
FreeRTOS_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f00  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08007090  08007090  00017090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071f0  080071f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080071f0  080071f0  000171f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071f8  080071f8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071f8  080071f8  000171f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071fc  080071fc  000171fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025b8  20000074  08007274  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00003004  2000262c  08007274  0002262c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e468  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034a1  00000000  00000000  0003e50c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001630  00000000  00000000  000419b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014b8  00000000  00000000  00042fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000047d7  00000000  00000000  00044498  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000127a5  00000000  00000000  00048c6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fec60  00000000  00000000  0005b414  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015a074  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006438  00000000  00000000  0015a0f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007078 	.word	0x08007078

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007078 	.word	0x08007078

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000574:	f000 fafd 	bl	8000b72 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000578:	f000 f828 	bl	80005cc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057c:	f000 f8cc 	bl	8000718 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000580:	f000 f89a 	bl	80006b8 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(250);
 8000584:	20fa      	movs	r0, #250	; 0xfa
 8000586:	f000 fb2d 	bl	8000be4 <HAL_Delay>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 800058a:	f003 f8af 	bl	80036ec <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Start */
	StartHandle = osThreadNew(MainThread, NULL, &Start_attributes);
 800058e:	4a0a      	ldr	r2, [pc, #40]	; (80005b8 <main+0x48>)
 8000590:	2100      	movs	r1, #0
 8000592:	480a      	ldr	r0, [pc, #40]	; (80005bc <main+0x4c>)
 8000594:	f003 f914 	bl	80037c0 <osThreadNew>
 8000598:	4602      	mov	r2, r0
 800059a:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <main+0x50>)
 800059c:	601a      	str	r2, [r3, #0]
	if (StartHandle == NULL) {
 800059e:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <main+0x50>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d105      	bne.n	80005b2 <main+0x42>
		KERNEL_DBG("Failed to create the task");
 80005a6:	4807      	ldr	r0, [pc, #28]	; (80005c4 <main+0x54>)
 80005a8:	f005 fe1e 	bl	80061e8 <iprintf>
 80005ac:	4806      	ldr	r0, [pc, #24]	; (80005c8 <main+0x58>)
 80005ae:	f005 fe8f 	bl	80062d0 <puts>
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80005b2:	f003 f8cf 	bl	8003754 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80005b6:	e7fe      	b.n	80005b6 <main+0x46>
 80005b8:	080070ec 	.word	0x080070ec
 80005bc:	08000761 	.word	0x08000761
 80005c0:	20002514 	.word	0x20002514
 80005c4:	08007098 	.word	0x08007098
 80005c8:	080070b4 	.word	0x080070b4

080005cc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b0b8      	sub	sp, #224	; 0xe0
 80005d0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80005d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005d6:	2244      	movs	r2, #68	; 0x44
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f005 fdfb 	bl	80061d6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80005e0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80005f0:	463b      	mov	r3, r7
 80005f2:	2288      	movs	r2, #136	; 0x88
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f005 fded 	bl	80061d6 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005fc:	2302      	movs	r3, #2
 80005fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000602:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000606:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060a:	2310      	movs	r3, #16
 800060c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000610:	2302      	movs	r3, #2
 8000612:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 800061c:	2301      	movs	r3, #1
 800061e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 8;
 8000622:	2308      	movs	r3, #8
 8000624:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000628:	2307      	movs	r3, #7
 800062a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800062e:	2302      	movs	r3, #2
 8000630:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000634:	2302      	movs	r3, #2
 8000636:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800063a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800063e:	4618      	mov	r0, r3
 8000640:	f000 fde0 	bl	8001204 <HAL_RCC_OscConfig>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <SystemClock_Config+0x82>
		Error_Handler();
 800064a:	f000 f8ad 	bl	80007a8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800064e:	230f      	movs	r3, #15
 8000650:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	2303      	movs	r3, #3
 8000656:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 800066c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000670:	2103      	movs	r1, #3
 8000672:	4618      	mov	r0, r3
 8000674:	f001 f9ac 	bl	80019d0 <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0xb6>
		Error_Handler();
 800067e:	f000 f893 	bl	80007a8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000682:	2302      	movs	r3, #2
 8000684:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000686:	2300      	movs	r3, #0
 8000688:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800068a:	463b      	mov	r3, r7
 800068c:	4618      	mov	r0, r3
 800068e:	f001 fbd5 	bl	8001e3c <HAL_RCCEx_PeriphCLKConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0xd0>
		Error_Handler();
 8000698:	f000 f886 	bl	80007a8 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800069c:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006a0:	f000 fd5a 	bl	8001158 <HAL_PWREx_ControlVoltageScaling>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0xe2>
			!= HAL_OK) {
		Error_Handler();
 80006aa:	f000 f87d 	bl	80007a8 <Error_Handler>
	}
}
 80006ae:	bf00      	nop
 80006b0:	37e0      	adds	r7, #224	; 0xe0
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006be:	4a15      	ldr	r2, [pc, #84]	; (8000714 <MX_USART2_UART_Init+0x5c>)
 80006c0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80006c2:	4b13      	ldr	r3, [pc, #76]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b11      	ldr	r3, [pc, #68]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b09      	ldr	r3, [pc, #36]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80006fa:	4805      	ldr	r0, [pc, #20]	; (8000710 <MX_USART2_UART_Init+0x58>)
 80006fc:	f002 fb20 	bl	8002d40 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000706:	f000 f84f 	bl	80007a8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20002518 	.word	0x20002518
 8000714:	40004400 	.word	0x40004400

08000718 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b0f      	ldr	r3, [pc, #60]	; (800075c <MX_GPIO_Init+0x44>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000722:	4a0e      	ldr	r2, [pc, #56]	; (800075c <MX_GPIO_Init+0x44>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <MX_GPIO_Init+0x44>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <MX_GPIO_Init+0x44>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	4a08      	ldr	r2, [pc, #32]	; (800075c <MX_GPIO_Init+0x44>)
 800073c:	f043 0308 	orr.w	r3, r3, #8
 8000740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000742:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_GPIO_Init+0x44>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000746:	f003 0308 	and.w	r3, r3, #8
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000

08000760 <MainThread>:
 * @brief  Function implementing the Start thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_MainThread */
void MainThread(void *argument) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	UNUSED(argument);
	/* Infinite loop */
	for (;;) {
		KERNEL_DBG("MainThread is Running...");
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <MainThread+0x1c>)
 800076a:	f005 fd3d 	bl	80061e8 <iprintf>
 800076e:	4804      	ldr	r0, [pc, #16]	; (8000780 <MainThread+0x20>)
 8000770:	f005 fdae 	bl	80062d0 <puts>
		osDelay(250);
 8000774:	20fa      	movs	r0, #250	; 0xfa
 8000776:	f003 f8c9 	bl	800390c <osDelay>
		KERNEL_DBG("MainThread is Running...");
 800077a:	e7f5      	b.n	8000768 <MainThread+0x8>
 800077c:	080070b8 	.word	0x080070b8
 8000780:	080070b4 	.word	0x080070b4

08000784 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM3) {
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a04      	ldr	r2, [pc, #16]	; (80007a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d101      	bne.n	800079a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000796:	f000 fa05 	bl	8000ba4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40000400 	.word	0x40000400

080007a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ac:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80007ae:	e7fe      	b.n	80007ae <Error_Handler+0x6>

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <HAL_MspInit+0x4c>)
 80007b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007ba:	4a10      	ldr	r2, [pc, #64]	; (80007fc <HAL_MspInit+0x4c>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6613      	str	r3, [r2, #96]	; 0x60
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <HAL_MspInit+0x4c>)
 80007c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <HAL_MspInit+0x4c>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007d2:	4a0a      	ldr	r2, [pc, #40]	; (80007fc <HAL_MspInit+0x4c>)
 80007d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d8:	6593      	str	r3, [r2, #88]	; 0x58
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <HAL_MspInit+0x4c>)
 80007dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	210f      	movs	r1, #15
 80007ea:	f06f 0001 	mvn.w	r0, #1
 80007ee:	f000 fad3 	bl	8000d98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40021000 	.word	0x40021000

08000800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a17      	ldr	r2, [pc, #92]	; (800087c <HAL_UART_MspInit+0x7c>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d127      	bne.n	8000872 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000822:	4b17      	ldr	r3, [pc, #92]	; (8000880 <HAL_UART_MspInit+0x80>)
 8000824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000826:	4a16      	ldr	r2, [pc, #88]	; (8000880 <HAL_UART_MspInit+0x80>)
 8000828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082c:	6593      	str	r3, [r2, #88]	; 0x58
 800082e:	4b14      	ldr	r3, [pc, #80]	; (8000880 <HAL_UART_MspInit+0x80>)
 8000830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <HAL_UART_MspInit+0x80>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	4a10      	ldr	r2, [pc, #64]	; (8000880 <HAL_UART_MspInit+0x80>)
 8000840:	f043 0308 	orr.w	r3, r3, #8
 8000844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <HAL_UART_MspInit+0x80>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_TX_Pin|DEBUG_RX_Pin;
 8000852:	2360      	movs	r3, #96	; 0x60
 8000854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000856:	2302      	movs	r3, #2
 8000858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085e:	2303      	movs	r3, #3
 8000860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000862:	2307      	movs	r3, #7
 8000864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	4805      	ldr	r0, [pc, #20]	; (8000884 <HAL_UART_MspInit+0x84>)
 800086e:	f000 fabd 	bl	8000dec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000872:	bf00      	nop
 8000874:	3728      	adds	r7, #40	; 0x28
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40004400 	.word	0x40004400
 8000880:	40021000 	.word	0x40021000
 8000884:	48000c00 	.word	0x48000c00

08000888 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08c      	sub	sp, #48	; 0x30
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8000898:	2200      	movs	r2, #0
 800089a:	6879      	ldr	r1, [r7, #4]
 800089c:	201d      	movs	r0, #29
 800089e:	f000 fa7b 	bl	8000d98 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80008a2:	201d      	movs	r0, #29
 80008a4:	f000 fa94 	bl	8000dd0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <HAL_InitTick+0x9c>)
 80008aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008ac:	4a1d      	ldr	r2, [pc, #116]	; (8000924 <HAL_InitTick+0x9c>)
 80008ae:	f043 0302 	orr.w	r3, r3, #2
 80008b2:	6593      	str	r3, [r2, #88]	; 0x58
 80008b4:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <HAL_InitTick+0x9c>)
 80008b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008b8:	f003 0302 	and.w	r3, r3, #2
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008c0:	f107 0210 	add.w	r2, r7, #16
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 fa24 	bl	8001d18 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80008d0:	f001 f9f6 	bl	8001cc0 <HAL_RCC_GetPCLK1Freq>
 80008d4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008d8:	4a13      	ldr	r2, [pc, #76]	; (8000928 <HAL_InitTick+0xa0>)
 80008da:	fba2 2303 	umull	r2, r3, r2, r3
 80008de:	0c9b      	lsrs	r3, r3, #18
 80008e0:	3b01      	subs	r3, #1
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <HAL_InitTick+0xa4>)
 80008e6:	4a12      	ldr	r2, [pc, #72]	; (8000930 <HAL_InitTick+0xa8>)
 80008e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <HAL_InitTick+0xa4>)
 80008ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008f0:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80008f2:	4a0e      	ldr	r2, [pc, #56]	; (800092c <HAL_InitTick+0xa4>)
 80008f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008f6:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <HAL_InitTick+0xa4>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <HAL_InitTick+0xa4>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8000904:	4809      	ldr	r0, [pc, #36]	; (800092c <HAL_InitTick+0xa4>)
 8000906:	f001 ff49 	bl	800279c <HAL_TIM_Base_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d104      	bne.n	800091a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <HAL_InitTick+0xa4>)
 8000912:	f001 ffa5 	bl	8002860 <HAL_TIM_Base_Start_IT>
 8000916:	4603      	mov	r3, r0
 8000918:	e000      	b.n	800091c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
}
 800091c:	4618      	mov	r0, r3
 800091e:	3730      	adds	r7, #48	; 0x30
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40021000 	.word	0x40021000
 8000928:	431bde83 	.word	0x431bde83
 800092c:	20002598 	.word	0x20002598
 8000930:	40000400 	.word	0x40000400

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <NMI_Handler+0x4>

0800093a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <HardFault_Handler+0x4>

08000940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <MemManage_Handler+0x4>

08000946 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094a:	e7fe      	b.n	800094a <BusFault_Handler+0x4>

0800094c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <UsageFault_Handler+0x4>

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000964:	4802      	ldr	r0, [pc, #8]	; (8000970 <TIM3_IRQHandler+0x10>)
 8000966:	f001 ffeb 	bl	8002940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20002598 	.word	0x20002598

08000974 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
 8000984:	e00a      	b.n	800099c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000986:	f3af 8000 	nop.w
 800098a:	4601      	mov	r1, r0
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	1c5a      	adds	r2, r3, #1
 8000990:	60ba      	str	r2, [r7, #8]
 8000992:	b2ca      	uxtb	r2, r1
 8000994:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3301      	adds	r3, #1
 800099a:	617b      	str	r3, [r7, #20]
 800099c:	697a      	ldr	r2, [r7, #20]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	dbf0      	blt.n	8000986 <_read+0x12>
	}

return len;
 80009a4:	687b      	ldr	r3, [r7, #4]
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 250)==HAL_OK)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	b29a      	uxth	r2, r3
 80009c0:	23fa      	movs	r3, #250	; 0xfa
 80009c2:	68b9      	ldr	r1, [r7, #8]
 80009c4:	4805      	ldr	r0, [pc, #20]	; (80009dc <_write+0x2c>)
 80009c6:	f002 fa09 	bl	8002ddc <HAL_UART_Transmit>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d101      	bne.n	80009d4 <_write+0x24>
	{
		return len;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	e7ff      	b.n	80009d4 <_write+0x24>
	}
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20002518 	.word	0x20002518

080009e0 <_close>:

int _close(int file)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	return -1;
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a08:	605a      	str	r2, [r3, #4]
	return 0;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <_isatty>:

int _isatty(int file)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	return 1;
 8000a20:	2301      	movs	r3, #1
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b085      	sub	sp, #20
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	60f8      	str	r0, [r7, #12]
 8000a36:	60b9      	str	r1, [r7, #8]
 8000a38:	607a      	str	r2, [r7, #4]
	return 0;
 8000a3a:	2300      	movs	r3, #0
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a50:	4a14      	ldr	r2, [pc, #80]	; (8000aa4 <_sbrk+0x5c>)
 8000a52:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <_sbrk+0x60>)
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a5c:	4b13      	ldr	r3, [pc, #76]	; (8000aac <_sbrk+0x64>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d102      	bne.n	8000a6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a64:	4b11      	ldr	r3, [pc, #68]	; (8000aac <_sbrk+0x64>)
 8000a66:	4a12      	ldr	r2, [pc, #72]	; (8000ab0 <_sbrk+0x68>)
 8000a68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6a:	4b10      	ldr	r3, [pc, #64]	; (8000aac <_sbrk+0x64>)
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4413      	add	r3, r2
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d207      	bcs.n	8000a88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a78:	f005 fb78 	bl	800616c <__errno>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	230c      	movs	r3, #12
 8000a80:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a86:	e009      	b.n	8000a9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <_sbrk+0x64>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a8e:	4b07      	ldr	r3, [pc, #28]	; (8000aac <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	4a05      	ldr	r2, [pc, #20]	; (8000aac <_sbrk+0x64>)
 8000a98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3718      	adds	r7, #24
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20018000 	.word	0x20018000
 8000aa8:	00002000 	.word	0x00002000
 8000aac:	20000090 	.word	0x20000090
 8000ab0:	20002630 	.word	0x20002630

08000ab4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab8:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <SystemInit+0x64>)
 8000aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000abe:	4a16      	ldr	r2, [pc, #88]	; (8000b18 <SystemInit+0x64>)
 8000ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <SystemInit+0x68>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a13      	ldr	r2, [pc, #76]	; (8000b1c <SystemInit+0x68>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <SystemInit+0x68>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <SystemInit+0x68>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a0f      	ldr	r2, [pc, #60]	; (8000b1c <SystemInit+0x68>)
 8000ae0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000ae4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000ae8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000aea:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <SystemInit+0x68>)
 8000aec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000af0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <SystemInit+0x68>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a09      	ldr	r2, [pc, #36]	; (8000b1c <SystemInit+0x68>)
 8000af8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000afc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <SystemInit+0x68>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b04:	4b04      	ldr	r3, [pc, #16]	; (8000b18 <SystemInit+0x64>)
 8000b06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b0a:	609a      	str	r2, [r3, #8]
#endif
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00
 8000b1c:	40021000 	.word	0x40021000

08000b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b24:	f7ff ffc6 	bl	8000ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b28:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b2a:	e003      	b.n	8000b34 <LoopCopyDataInit>

08000b2c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b2e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b30:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b32:	3104      	adds	r1, #4

08000b34 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b34:	480a      	ldr	r0, [pc, #40]	; (8000b60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b38:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b3a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b3c:	d3f6      	bcc.n	8000b2c <CopyDataInit>
	ldr	r2, =_sbss
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b40:	e002      	b.n	8000b48 <LoopFillZerobss>

08000b42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b42:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b44:	f842 3b04 	str.w	r3, [r2], #4

08000b48 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <LoopForever+0x16>)
	cmp	r2, r3
 8000b4a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b4c:	d3f9      	bcc.n	8000b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4e:	f005 fb13 	bl	8006178 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b52:	f7ff fd0d 	bl	8000570 <main>

08000b56 <LoopForever>:

LoopForever:
    b LoopForever
 8000b56:	e7fe      	b.n	8000b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b58:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000b5c:	08007200 	.word	0x08007200
	ldr	r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b64:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000b68:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000b6c:	2000262c 	.word	0x2000262c

08000b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC1_2_IRQHandler>

08000b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f900 	bl	8000d82 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff fe80 	bl	8000888 <HAL_InitTick>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d002      	beq.n	8000b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	e001      	b.n	8000b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b94:	f7ff fe0c 	bl	80007b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	200025e4 	.word	0x200025e4

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	200025e4 	.word	0x200025e4

08000be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bec:	f7ff ffee 	bl	8000bcc <HAL_GetTick>
 8000bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bfc:	d005      	beq.n	8000c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <HAL_Delay+0x40>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	461a      	mov	r2, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4413      	add	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c0a:	bf00      	nop
 8000c0c:	f7ff ffde 	bl	8000bcc <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d8f7      	bhi.n	8000c0c <HAL_Delay+0x28>
  {
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000008 	.word	0x20000008

08000c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c44:	4013      	ands	r3, r2
 8000c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c5a:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <__NVIC_SetPriorityGrouping+0x44>)
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	60d3      	str	r3, [r2, #12]
}
 8000c60:	bf00      	nop
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c74:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <__NVIC_GetPriorityGrouping+0x18>)
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	f003 0307 	and.w	r3, r3, #7
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	db0b      	blt.n	8000cb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 021f 	and.w	r2, r3, #31
 8000ca4:	4907      	ldr	r1, [pc, #28]	; (8000cc4 <__NVIC_EnableIRQ+0x38>)
 8000ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000caa:	095b      	lsrs	r3, r3, #5
 8000cac:	2001      	movs	r0, #1
 8000cae:	fa00 f202 	lsl.w	r2, r0, r2
 8000cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000e100 	.word	0xe000e100

08000cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	6039      	str	r1, [r7, #0]
 8000cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db0a      	blt.n	8000cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	490c      	ldr	r1, [pc, #48]	; (8000d14 <__NVIC_SetPriority+0x4c>)
 8000ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce6:	0112      	lsls	r2, r2, #4
 8000ce8:	b2d2      	uxtb	r2, r2
 8000cea:	440b      	add	r3, r1
 8000cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf0:	e00a      	b.n	8000d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4908      	ldr	r1, [pc, #32]	; (8000d18 <__NVIC_SetPriority+0x50>)
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 030f 	and.w	r3, r3, #15
 8000cfe:	3b04      	subs	r3, #4
 8000d00:	0112      	lsls	r2, r2, #4
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	440b      	add	r3, r1
 8000d06:	761a      	strb	r2, [r3, #24]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000e100 	.word	0xe000e100
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b089      	sub	sp, #36	; 0x24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	f1c3 0307 	rsb	r3, r3, #7
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	bf28      	it	cs
 8000d3a:	2304      	movcs	r3, #4
 8000d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3304      	adds	r3, #4
 8000d42:	2b06      	cmp	r3, #6
 8000d44:	d902      	bls.n	8000d4c <NVIC_EncodePriority+0x30>
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	3b03      	subs	r3, #3
 8000d4a:	e000      	b.n	8000d4e <NVIC_EncodePriority+0x32>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	401a      	ands	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6e:	43d9      	mvns	r1, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	4313      	orrs	r3, r2
         );
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3724      	adds	r7, #36	; 0x24
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff ff4c 	bl	8000c28 <__NVIC_SetPriorityGrouping>
}
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
 8000da4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000daa:	f7ff ff61 	bl	8000c70 <__NVIC_GetPriorityGrouping>
 8000dae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	68b9      	ldr	r1, [r7, #8]
 8000db4:	6978      	ldr	r0, [r7, #20]
 8000db6:	f7ff ffb1 	bl	8000d1c <NVIC_EncodePriority>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff ff80 	bl	8000cc8 <__NVIC_SetPriority>
}
 8000dc8:	bf00      	nop
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff ff54 	bl	8000c8c <__NVIC_EnableIRQ>
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b087      	sub	sp, #28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dfa:	e17f      	b.n	80010fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	2101      	movs	r1, #1
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	fa01 f303 	lsl.w	r3, r1, r3
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f000 8171 	beq.w	80010f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d00b      	beq.n	8000e34 <HAL_GPIO_Init+0x48>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d007      	beq.n	8000e34 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e28:	2b11      	cmp	r3, #17
 8000e2a:	d003      	beq.n	8000e34 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b12      	cmp	r3, #18
 8000e32:	d130      	bne.n	8000e96 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68da      	ldr	r2, [r3, #12]
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	091b      	lsrs	r3, r3, #4
 8000e80:	f003 0201 	and.w	r2, r3, #1
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d118      	bne.n	8000ed4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	f003 0201 	and.w	r2, r3, #1
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	2203      	movs	r2, #3
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d003      	beq.n	8000f14 <HAL_GPIO_Init+0x128>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	2b12      	cmp	r3, #18
 8000f12:	d123      	bne.n	8000f5c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	08da      	lsrs	r2, r3, #3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3208      	adds	r2, #8
 8000f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f20:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	220f      	movs	r2, #15
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	691a      	ldr	r2, [r3, #16]
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	08da      	lsrs	r2, r3, #3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3208      	adds	r2, #8
 8000f56:	6939      	ldr	r1, [r7, #16]
 8000f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	2203      	movs	r2, #3
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0203 	and.w	r2, r3, #3
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f000 80ac 	beq.w	80010f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9e:	4b5e      	ldr	r3, [pc, #376]	; (8001118 <HAL_GPIO_Init+0x32c>)
 8000fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa2:	4a5d      	ldr	r2, [pc, #372]	; (8001118 <HAL_GPIO_Init+0x32c>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	6613      	str	r3, [r2, #96]	; 0x60
 8000faa:	4b5b      	ldr	r3, [pc, #364]	; (8001118 <HAL_GPIO_Init+0x32c>)
 8000fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fb6:	4a59      	ldr	r2, [pc, #356]	; (800111c <HAL_GPIO_Init+0x330>)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	089b      	lsrs	r3, r3, #2
 8000fbc:	3302      	adds	r3, #2
 8000fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	f003 0303 	and.w	r3, r3, #3
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	220f      	movs	r2, #15
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fe0:	d025      	beq.n	800102e <HAL_GPIO_Init+0x242>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4e      	ldr	r2, [pc, #312]	; (8001120 <HAL_GPIO_Init+0x334>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01f      	beq.n	800102a <HAL_GPIO_Init+0x23e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a4d      	ldr	r2, [pc, #308]	; (8001124 <HAL_GPIO_Init+0x338>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d019      	beq.n	8001026 <HAL_GPIO_Init+0x23a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a4c      	ldr	r2, [pc, #304]	; (8001128 <HAL_GPIO_Init+0x33c>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d013      	beq.n	8001022 <HAL_GPIO_Init+0x236>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a4b      	ldr	r2, [pc, #300]	; (800112c <HAL_GPIO_Init+0x340>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d00d      	beq.n	800101e <HAL_GPIO_Init+0x232>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a4a      	ldr	r2, [pc, #296]	; (8001130 <HAL_GPIO_Init+0x344>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d007      	beq.n	800101a <HAL_GPIO_Init+0x22e>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a49      	ldr	r2, [pc, #292]	; (8001134 <HAL_GPIO_Init+0x348>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d101      	bne.n	8001016 <HAL_GPIO_Init+0x22a>
 8001012:	2306      	movs	r3, #6
 8001014:	e00c      	b.n	8001030 <HAL_GPIO_Init+0x244>
 8001016:	2307      	movs	r3, #7
 8001018:	e00a      	b.n	8001030 <HAL_GPIO_Init+0x244>
 800101a:	2305      	movs	r3, #5
 800101c:	e008      	b.n	8001030 <HAL_GPIO_Init+0x244>
 800101e:	2304      	movs	r3, #4
 8001020:	e006      	b.n	8001030 <HAL_GPIO_Init+0x244>
 8001022:	2303      	movs	r3, #3
 8001024:	e004      	b.n	8001030 <HAL_GPIO_Init+0x244>
 8001026:	2302      	movs	r3, #2
 8001028:	e002      	b.n	8001030 <HAL_GPIO_Init+0x244>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <HAL_GPIO_Init+0x244>
 800102e:	2300      	movs	r3, #0
 8001030:	697a      	ldr	r2, [r7, #20]
 8001032:	f002 0203 	and.w	r2, r2, #3
 8001036:	0092      	lsls	r2, r2, #2
 8001038:	4093      	lsls	r3, r2
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001040:	4936      	ldr	r1, [pc, #216]	; (800111c <HAL_GPIO_Init+0x330>)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800104e:	4b3a      	ldr	r3, [pc, #232]	; (8001138 <HAL_GPIO_Init+0x34c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001072:	4a31      	ldr	r2, [pc, #196]	; (8001138 <HAL_GPIO_Init+0x34c>)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001078:	4b2f      	ldr	r3, [pc, #188]	; (8001138 <HAL_GPIO_Init+0x34c>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800109c:	4a26      	ldr	r2, [pc, #152]	; (8001138 <HAL_GPIO_Init+0x34c>)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <HAL_GPIO_Init+0x34c>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010c6:	4a1c      	ldr	r2, [pc, #112]	; (8001138 <HAL_GPIO_Init+0x34c>)
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <HAL_GPIO_Init+0x34c>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010f0:	4a11      	ldr	r2, [pc, #68]	; (8001138 <HAL_GPIO_Init+0x34c>)
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3301      	adds	r3, #1
 80010fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa22 f303 	lsr.w	r3, r2, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	f47f ae78 	bne.w	8000dfc <HAL_GPIO_Init+0x10>
  }
}
 800110c:	bf00      	nop
 800110e:	371c      	adds	r7, #28
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	40021000 	.word	0x40021000
 800111c:	40010000 	.word	0x40010000
 8001120:	48000400 	.word	0x48000400
 8001124:	48000800 	.word	0x48000800
 8001128:	48000c00 	.word	0x48000c00
 800112c:	48001000 	.word	0x48001000
 8001130:	48001400 	.word	0x48001400
 8001134:	48001800 	.word	0x48001800
 8001138:	40010400 	.word	0x40010400

0800113c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <HAL_PWREx_GetVoltageRange+0x18>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001148:	4618      	mov	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	40007000 	.word	0x40007000

08001158 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001166:	d130      	bne.n	80011ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001168:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001174:	d038      	beq.n	80011e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800117e:	4a1e      	ldr	r2, [pc, #120]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001180:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001184:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001186:	4b1d      	ldr	r3, [pc, #116]	; (80011fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2232      	movs	r2, #50	; 0x32
 800118c:	fb02 f303 	mul.w	r3, r2, r3
 8001190:	4a1b      	ldr	r2, [pc, #108]	; (8001200 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	0c9b      	lsrs	r3, r3, #18
 8001198:	3301      	adds	r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800119c:	e002      	b.n	80011a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	3b01      	subs	r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011b0:	d102      	bne.n	80011b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f2      	bne.n	800119e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011c4:	d110      	bne.n	80011e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e00f      	b.n	80011ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011d6:	d007      	beq.n	80011e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011d8:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011e0:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40007000 	.word	0x40007000
 80011fc:	20000000 	.word	0x20000000
 8001200:	431bde83 	.word	0x431bde83

08001204 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e3d4      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001216:	4ba1      	ldr	r3, [pc, #644]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 030c 	and.w	r3, r3, #12
 800121e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001220:	4b9e      	ldr	r3, [pc, #632]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	f003 0303 	and.w	r3, r3, #3
 8001228:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0310 	and.w	r3, r3, #16
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 80e4 	beq.w	8001400 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d007      	beq.n	800124e <HAL_RCC_OscConfig+0x4a>
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	2b0c      	cmp	r3, #12
 8001242:	f040 808b 	bne.w	800135c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	2b01      	cmp	r3, #1
 800124a:	f040 8087 	bne.w	800135c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800124e:	4b93      	ldr	r3, [pc, #588]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d005      	beq.n	8001266 <HAL_RCC_OscConfig+0x62>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d101      	bne.n	8001266 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e3ac      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a1a      	ldr	r2, [r3, #32]
 800126a:	4b8c      	ldr	r3, [pc, #560]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0308 	and.w	r3, r3, #8
 8001272:	2b00      	cmp	r3, #0
 8001274:	d004      	beq.n	8001280 <HAL_RCC_OscConfig+0x7c>
 8001276:	4b89      	ldr	r3, [pc, #548]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800127e:	e005      	b.n	800128c <HAL_RCC_OscConfig+0x88>
 8001280:	4b86      	ldr	r3, [pc, #536]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001282:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001286:	091b      	lsrs	r3, r3, #4
 8001288:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800128c:	4293      	cmp	r3, r2
 800128e:	d223      	bcs.n	80012d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fd71 	bl	8001d7c <RCC_SetFlashLatencyFromMSIRange>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e38d      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012a4:	4b7d      	ldr	r3, [pc, #500]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a7c      	ldr	r2, [pc, #496]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b7a      	ldr	r3, [pc, #488]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4977      	ldr	r1, [pc, #476]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012c2:	4b76      	ldr	r3, [pc, #472]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	4972      	ldr	r1, [pc, #456]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
 80012d6:	e025      	b.n	8001324 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012d8:	4b70      	ldr	r3, [pc, #448]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a6f      	ldr	r2, [pc, #444]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012de:	f043 0308 	orr.w	r3, r3, #8
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	4b6d      	ldr	r3, [pc, #436]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a1b      	ldr	r3, [r3, #32]
 80012f0:	496a      	ldr	r1, [pc, #424]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012f2:	4313      	orrs	r3, r2
 80012f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012f6:	4b69      	ldr	r3, [pc, #420]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	4965      	ldr	r1, [pc, #404]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d109      	bne.n	8001324 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fd31 	bl	8001d7c <RCC_SetFlashLatencyFromMSIRange>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e34d      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001324:	f000 fc36 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8001328:	4601      	mov	r1, r0
 800132a:	4b5c      	ldr	r3, [pc, #368]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	091b      	lsrs	r3, r3, #4
 8001330:	f003 030f 	and.w	r3, r3, #15
 8001334:	4a5a      	ldr	r2, [pc, #360]	; (80014a0 <HAL_RCC_OscConfig+0x29c>)
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	f003 031f 	and.w	r3, r3, #31
 800133c:	fa21 f303 	lsr.w	r3, r1, r3
 8001340:	4a58      	ldr	r2, [pc, #352]	; (80014a4 <HAL_RCC_OscConfig+0x2a0>)
 8001342:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001344:	4b58      	ldr	r3, [pc, #352]	; (80014a8 <HAL_RCC_OscConfig+0x2a4>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fa9d 	bl	8000888 <HAL_InitTick>
 800134e:	4603      	mov	r3, r0
 8001350:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d052      	beq.n	80013fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	e331      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d032      	beq.n	80013ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001364:	4b4d      	ldr	r3, [pc, #308]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a4c      	ldr	r2, [pc, #304]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001370:	f7ff fc2c 	bl	8000bcc <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001378:	f7ff fc28 	bl	8000bcc <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e31a      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800138a:	4b44      	ldr	r3, [pc, #272]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f0      	beq.n	8001378 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001396:	4b41      	ldr	r3, [pc, #260]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a40      	ldr	r2, [pc, #256]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800139c:	f043 0308 	orr.w	r3, r3, #8
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	4b3e      	ldr	r3, [pc, #248]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	493b      	ldr	r1, [pc, #236]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013b4:	4b39      	ldr	r3, [pc, #228]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	69db      	ldr	r3, [r3, #28]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	4936      	ldr	r1, [pc, #216]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
 80013c8:	e01a      	b.n	8001400 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013ca:	4b34      	ldr	r3, [pc, #208]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a33      	ldr	r2, [pc, #204]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013d0:	f023 0301 	bic.w	r3, r3, #1
 80013d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013d6:	f7ff fbf9 	bl	8000bcc <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013de:	f7ff fbf5 	bl	8000bcc <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e2e7      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013f0:	4b2a      	ldr	r3, [pc, #168]	; (800149c <HAL_RCC_OscConfig+0x298>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1f0      	bne.n	80013de <HAL_RCC_OscConfig+0x1da>
 80013fc:	e000      	b.n	8001400 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	2b00      	cmp	r3, #0
 800140a:	d074      	beq.n	80014f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	2b08      	cmp	r3, #8
 8001410:	d005      	beq.n	800141e <HAL_RCC_OscConfig+0x21a>
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	2b0c      	cmp	r3, #12
 8001416:	d10e      	bne.n	8001436 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d10b      	bne.n	8001436 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800141e:	4b1f      	ldr	r3, [pc, #124]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d064      	beq.n	80014f4 <HAL_RCC_OscConfig+0x2f0>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d160      	bne.n	80014f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e2c4      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800143e:	d106      	bne.n	800144e <HAL_RCC_OscConfig+0x24a>
 8001440:	4b16      	ldr	r3, [pc, #88]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a15      	ldr	r2, [pc, #84]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	e01d      	b.n	800148a <HAL_RCC_OscConfig+0x286>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001456:	d10c      	bne.n	8001472 <HAL_RCC_OscConfig+0x26e>
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0f      	ldr	r2, [pc, #60]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800145e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0c      	ldr	r2, [pc, #48]	; (800149c <HAL_RCC_OscConfig+0x298>)
 800146a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	e00b      	b.n	800148a <HAL_RCC_OscConfig+0x286>
 8001472:	4b0a      	ldr	r3, [pc, #40]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a09      	ldr	r2, [pc, #36]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001478:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_RCC_OscConfig+0x298>)
 8001484:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001488:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d01c      	beq.n	80014cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001492:	f7ff fb9b 	bl	8000bcc <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001498:	e011      	b.n	80014be <HAL_RCC_OscConfig+0x2ba>
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000
 80014a0:	08007110 	.word	0x08007110
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014ac:	f7ff fb8e 	bl	8000bcc <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b64      	cmp	r3, #100	; 0x64
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e280      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014be:	4baf      	ldr	r3, [pc, #700]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0f0      	beq.n	80014ac <HAL_RCC_OscConfig+0x2a8>
 80014ca:	e014      	b.n	80014f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb7e 	bl	8000bcc <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d4:	f7ff fb7a 	bl	8000bcc <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b64      	cmp	r3, #100	; 0x64
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e26c      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014e6:	4ba5      	ldr	r3, [pc, #660]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x2d0>
 80014f2:	e000      	b.n	80014f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d060      	beq.n	80015c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b04      	cmp	r3, #4
 8001506:	d005      	beq.n	8001514 <HAL_RCC_OscConfig+0x310>
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2b0c      	cmp	r3, #12
 800150c:	d119      	bne.n	8001542 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	2b02      	cmp	r3, #2
 8001512:	d116      	bne.n	8001542 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001514:	4b99      	ldr	r3, [pc, #612]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <HAL_RCC_OscConfig+0x328>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e249      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152c:	4b93      	ldr	r3, [pc, #588]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	061b      	lsls	r3, r3, #24
 800153a:	4990      	ldr	r1, [pc, #576]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800153c:	4313      	orrs	r3, r2
 800153e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001540:	e040      	b.n	80015c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d023      	beq.n	8001592 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800154a:	4b8c      	ldr	r3, [pc, #560]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a8b      	ldr	r2, [pc, #556]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001554:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001556:	f7ff fb39 	bl	8000bcc <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155e:	f7ff fb35 	bl	8000bcc <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e227      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001570:	4b82      	ldr	r3, [pc, #520]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800157c:	4b7f      	ldr	r3, [pc, #508]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	061b      	lsls	r3, r3, #24
 800158a:	497c      	ldr	r1, [pc, #496]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
 8001590:	e018      	b.n	80015c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001592:	4b7a      	ldr	r3, [pc, #488]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a79      	ldr	r2, [pc, #484]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800159c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159e:	f7ff fb15 	bl	8000bcc <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015a6:	f7ff fb11 	bl	8000bcc <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e203      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015b8:	4b70      	ldr	r3, [pc, #448]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f0      	bne.n	80015a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d03c      	beq.n	800164a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	695b      	ldr	r3, [r3, #20]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d01c      	beq.n	8001612 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d8:	4b68      	ldr	r3, [pc, #416]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80015da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015de:	4a67      	ldr	r2, [pc, #412]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e8:	f7ff faf0 	bl	8000bcc <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ee:	e008      	b.n	8001602 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015f0:	f7ff faec 	bl	8000bcc <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e1de      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001602:	4b5e      	ldr	r3, [pc, #376]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001604:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0ef      	beq.n	80015f0 <HAL_RCC_OscConfig+0x3ec>
 8001610:	e01b      	b.n	800164a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001612:	4b5a      	ldr	r3, [pc, #360]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001614:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001618:	4a58      	ldr	r2, [pc, #352]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800161a:	f023 0301 	bic.w	r3, r3, #1
 800161e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001622:	f7ff fad3 	bl	8000bcc <HAL_GetTick>
 8001626:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001628:	e008      	b.n	800163c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800162a:	f7ff facf 	bl	8000bcc <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e1c1      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800163c:	4b4f      	ldr	r3, [pc, #316]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800163e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1ef      	bne.n	800162a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	2b00      	cmp	r3, #0
 8001654:	f000 80a6 	beq.w	80017a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800165c:	4b47      	ldr	r3, [pc, #284]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800165e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10d      	bne.n	8001684 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001668:	4b44      	ldr	r3, [pc, #272]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800166a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166c:	4a43      	ldr	r2, [pc, #268]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800166e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001672:	6593      	str	r3, [r2, #88]	; 0x58
 8001674:	4b41      	ldr	r3, [pc, #260]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001680:	2301      	movs	r3, #1
 8001682:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001684:	4b3e      	ldr	r3, [pc, #248]	; (8001780 <HAL_RCC_OscConfig+0x57c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168c:	2b00      	cmp	r3, #0
 800168e:	d118      	bne.n	80016c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001690:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <HAL_RCC_OscConfig+0x57c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a3a      	ldr	r2, [pc, #232]	; (8001780 <HAL_RCC_OscConfig+0x57c>)
 8001696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169c:	f7ff fa96 	bl	8000bcc <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a4:	f7ff fa92 	bl	8000bcc <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e184      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016b6:	4b32      	ldr	r3, [pc, #200]	; (8001780 <HAL_RCC_OscConfig+0x57c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d108      	bne.n	80016dc <HAL_RCC_OscConfig+0x4d8>
 80016ca:	4b2c      	ldr	r3, [pc, #176]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d0:	4a2a      	ldr	r2, [pc, #168]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016da:	e024      	b.n	8001726 <HAL_RCC_OscConfig+0x522>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b05      	cmp	r3, #5
 80016e2:	d110      	bne.n	8001706 <HAL_RCC_OscConfig+0x502>
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ea:	4a24      	ldr	r2, [pc, #144]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016f4:	4b21      	ldr	r3, [pc, #132]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016fa:	4a20      	ldr	r2, [pc, #128]	; (800177c <HAL_RCC_OscConfig+0x578>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001704:	e00f      	b.n	8001726 <HAL_RCC_OscConfig+0x522>
 8001706:	4b1d      	ldr	r3, [pc, #116]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800170c:	4a1b      	ldr	r2, [pc, #108]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800170e:	f023 0301 	bic.w	r3, r3, #1
 8001712:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001716:	4b19      	ldr	r3, [pc, #100]	; (800177c <HAL_RCC_OscConfig+0x578>)
 8001718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800171c:	4a17      	ldr	r2, [pc, #92]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800171e:	f023 0304 	bic.w	r3, r3, #4
 8001722:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d016      	beq.n	800175c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800172e:	f7ff fa4d 	bl	8000bcc <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff fa49 	bl	8000bcc <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e139      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800174c:	4b0b      	ldr	r3, [pc, #44]	; (800177c <HAL_RCC_OscConfig+0x578>)
 800174e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d0ed      	beq.n	8001736 <HAL_RCC_OscConfig+0x532>
 800175a:	e01a      	b.n	8001792 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800175c:	f7ff fa36 	bl	8000bcc <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001762:	e00f      	b.n	8001784 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001764:	f7ff fa32 	bl	8000bcc <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001772:	4293      	cmp	r3, r2
 8001774:	d906      	bls.n	8001784 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e122      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000
 8001780:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001784:	4b90      	ldr	r3, [pc, #576]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1e8      	bne.n	8001764 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001792:	7ffb      	ldrb	r3, [r7, #31]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d105      	bne.n	80017a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001798:	4b8b      	ldr	r3, [pc, #556]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800179a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179c:	4a8a      	ldr	r2, [pc, #552]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800179e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017a2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 8108 	beq.w	80019be <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	f040 80d0 	bne.w	8001958 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80017b8:	4b83      	ldr	r3, [pc, #524]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f003 0203 	and.w	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d130      	bne.n	800182e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	3b01      	subs	r3, #1
 80017d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d127      	bne.n	800182e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d11f      	bne.n	800182e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017f8:	2a07      	cmp	r2, #7
 80017fa:	bf14      	ite	ne
 80017fc:	2201      	movne	r2, #1
 80017fe:	2200      	moveq	r2, #0
 8001800:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001802:	4293      	cmp	r3, r2
 8001804:	d113      	bne.n	800182e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001810:	085b      	lsrs	r3, r3, #1
 8001812:	3b01      	subs	r3, #1
 8001814:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001816:	429a      	cmp	r2, r3
 8001818:	d109      	bne.n	800182e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	085b      	lsrs	r3, r3, #1
 8001826:	3b01      	subs	r3, #1
 8001828:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800182a:	429a      	cmp	r2, r3
 800182c:	d06e      	beq.n	800190c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	2b0c      	cmp	r3, #12
 8001832:	d069      	beq.n	8001908 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001834:	4b64      	ldr	r3, [pc, #400]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d105      	bne.n	800184c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001840:	4b61      	ldr	r3, [pc, #388]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e0b7      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001850:	4b5d      	ldr	r3, [pc, #372]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5c      	ldr	r2, [pc, #368]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001856:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800185a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800185c:	f7ff f9b6 	bl	8000bcc <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001864:	f7ff f9b2 	bl	8000bcc <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e0a4      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001876:	4b54      	ldr	r3, [pc, #336]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001882:	4b51      	ldr	r3, [pc, #324]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	4b51      	ldr	r3, [pc, #324]	; (80019cc <HAL_RCC_OscConfig+0x7c8>)
 8001888:	4013      	ands	r3, r2
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001892:	3a01      	subs	r2, #1
 8001894:	0112      	lsls	r2, r2, #4
 8001896:	4311      	orrs	r1, r2
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800189c:	0212      	lsls	r2, r2, #8
 800189e:	4311      	orrs	r1, r2
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018a4:	0852      	lsrs	r2, r2, #1
 80018a6:	3a01      	subs	r2, #1
 80018a8:	0552      	lsls	r2, r2, #21
 80018aa:	4311      	orrs	r1, r2
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018b0:	0852      	lsrs	r2, r2, #1
 80018b2:	3a01      	subs	r2, #1
 80018b4:	0652      	lsls	r2, r2, #25
 80018b6:	4311      	orrs	r1, r2
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018bc:	0912      	lsrs	r2, r2, #4
 80018be:	0452      	lsls	r2, r2, #17
 80018c0:	430a      	orrs	r2, r1
 80018c2:	4941      	ldr	r1, [pc, #260]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018c8:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a3e      	ldr	r2, [pc, #248]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018d4:	4b3c      	ldr	r3, [pc, #240]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4a3b      	ldr	r2, [pc, #236]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018e0:	f7ff f974 	bl	8000bcc <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e8:	f7ff f970 	bl	8000bcc <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e062      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fa:	4b33      	ldr	r3, [pc, #204]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001906:	e05a      	b.n	80019be <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e059      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800190c:	4b2e      	ldr	r3, [pc, #184]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d152      	bne.n	80019be <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001918:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a2a      	ldr	r2, [pc, #168]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800191e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001922:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	4a27      	ldr	r2, [pc, #156]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800192a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800192e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001930:	f7ff f94c 	bl	8000bcc <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001938:	f7ff f948 	bl	8000bcc <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e03a      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800194a:	4b1f      	ldr	r3, [pc, #124]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0f0      	beq.n	8001938 <HAL_RCC_OscConfig+0x734>
 8001956:	e032      	b.n	80019be <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	2b0c      	cmp	r3, #12
 800195c:	d02d      	beq.n	80019ba <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195e:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a19      	ldr	r2, [pc, #100]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001964:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001968:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800196a:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d105      	bne.n	8001982 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001976:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	4a13      	ldr	r2, [pc, #76]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 800197c:	f023 0303 	bic.w	r3, r3, #3
 8001980:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	4a10      	ldr	r2, [pc, #64]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 8001988:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800198c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001990:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff f91b 	bl	8000bcc <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800199a:	f7ff f917 	bl	8000bcc <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e009      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ac:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_RCC_OscConfig+0x7c4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1f0      	bne.n	800199a <HAL_RCC_OscConfig+0x796>
 80019b8:	e001      	b.n	80019be <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e000      	b.n	80019c0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3720      	adds	r7, #32
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	f99d808c 	.word	0xf99d808c

080019d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0c8      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019e4:	4b66      	ldr	r3, [pc, #408]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d910      	bls.n	8001a14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f2:	4b63      	ldr	r3, [pc, #396]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f023 0207 	bic.w	r2, r3, #7
 80019fa:	4961      	ldr	r1, [pc, #388]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a02:	4b5f      	ldr	r3, [pc, #380]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d001      	beq.n	8001a14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e0b0      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d04c      	beq.n	8001aba <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d107      	bne.n	8001a38 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a28:	4b56      	ldr	r3, [pc, #344]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d121      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e09e      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d107      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a40:	4b50      	ldr	r3, [pc, #320]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d115      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e092      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d107      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a58:	4b4a      	ldr	r3, [pc, #296]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d109      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e086      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a68:	4b46      	ldr	r3, [pc, #280]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d101      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e07e      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a78:	4b42      	ldr	r3, [pc, #264]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 0203 	bic.w	r2, r3, #3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	493f      	ldr	r1, [pc, #252]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a8a:	f7ff f89f 	bl	8000bcc <HAL_GetTick>
 8001a8e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a90:	e00a      	b.n	8001aa8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a92:	f7ff f89b 	bl	8000bcc <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e066      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa8:	4b36      	ldr	r3, [pc, #216]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 020c 	and.w	r2, r3, #12
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d1eb      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d008      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac6:	4b2f      	ldr	r3, [pc, #188]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	492c      	ldr	r1, [pc, #176]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b29      	ldr	r3, [pc, #164]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d210      	bcs.n	8001b08 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b26      	ldr	r3, [pc, #152]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 0207 	bic.w	r2, r3, #7
 8001aee:	4924      	ldr	r1, [pc, #144]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <HAL_RCC_ClockConfig+0x1b0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e036      	b.n	8001b76 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b14:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	4918      	ldr	r1, [pc, #96]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d009      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b32:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4910      	ldr	r1, [pc, #64]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b46:	f000 f825 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8001b4a:	4601      	mov	r1, r0
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <HAL_RCC_ClockConfig+0x1b4>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	091b      	lsrs	r3, r3, #4
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	4a0c      	ldr	r2, [pc, #48]	; (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001b58:	5cd3      	ldrb	r3, [r2, r3]
 8001b5a:	f003 031f 	and.w	r3, r3, #31
 8001b5e:	fa21 f303 	lsr.w	r3, r1, r3
 8001b62:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fe8c 	bl	8000888 <HAL_InitTick>
 8001b70:	4603      	mov	r3, r0
 8001b72:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b74:	7afb      	ldrb	r3, [r7, #11]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40022000 	.word	0x40022000
 8001b84:	40021000 	.word	0x40021000
 8001b88:	08007110 	.word	0x08007110
 8001b8c:	20000000 	.word	0x20000000
 8001b90:	20000004 	.word	0x20000004

08001b94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	; 0x24
 8001b98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ba2:	4b3d      	ldr	r3, [pc, #244]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
 8001baa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bac:	4b3a      	ldr	r3, [pc, #232]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x34>
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	2b0c      	cmp	r3, #12
 8001bc0:	d121      	bne.n	8001c06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d11e      	bne.n	8001c06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bc8:	4b33      	ldr	r3, [pc, #204]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d107      	bne.n	8001be4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bd4:	4b30      	ldr	r3, [pc, #192]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bda:	0a1b      	lsrs	r3, r3, #8
 8001bdc:	f003 030f 	and.w	r3, r3, #15
 8001be0:	61fb      	str	r3, [r7, #28]
 8001be2:	e005      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001be4:	4b2c      	ldr	r3, [pc, #176]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	091b      	lsrs	r3, r3, #4
 8001bea:	f003 030f 	and.w	r3, r3, #15
 8001bee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bf0:	4a2a      	ldr	r2, [pc, #168]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10d      	bne.n	8001c1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c04:	e00a      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	2b04      	cmp	r3, #4
 8001c0a:	d102      	bne.n	8001c12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c0c:	4b24      	ldr	r3, [pc, #144]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c0e:	61bb      	str	r3, [r7, #24]
 8001c10:	e004      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b08      	cmp	r3, #8
 8001c16:	d101      	bne.n	8001c1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c18:	4b22      	ldr	r3, [pc, #136]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2b0c      	cmp	r3, #12
 8001c20:	d133      	bne.n	8001c8a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d002      	beq.n	8001c38 <HAL_RCC_GetSysClockFreq+0xa4>
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	d003      	beq.n	8001c3e <HAL_RCC_GetSysClockFreq+0xaa>
 8001c36:	e005      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c3a:	617b      	str	r3, [r7, #20]
      break;
 8001c3c:	e005      	b.n	8001c4a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c3e:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c40:	617b      	str	r3, [r7, #20]
      break;
 8001c42:	e002      	b.n	8001c4a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	617b      	str	r3, [r7, #20]
      break;
 8001c48:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c4a:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	091b      	lsrs	r3, r3, #4
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	3301      	adds	r3, #1
 8001c56:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c58:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	0a1b      	lsrs	r3, r3, #8
 8001c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	fb02 f203 	mul.w	r2, r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c70:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	0e5b      	lsrs	r3, r3, #25
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c88:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c8a:	69bb      	ldr	r3, [r7, #24]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3724      	adds	r7, #36	; 0x24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	08007128 	.word	0x08007128
 8001ca0:	00f42400 	.word	0x00f42400
 8001ca4:	007a1200 	.word	0x007a1200

08001ca8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cac:	4b03      	ldr	r3, [pc, #12]	; (8001cbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000000 	.word	0x20000000

08001cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cc4:	f7ff fff0 	bl	8001ca8 <HAL_RCC_GetHCLKFreq>
 8001cc8:	4601      	mov	r1, r0
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	0a1b      	lsrs	r3, r3, #8
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	4a04      	ldr	r2, [pc, #16]	; (8001ce8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cd6:	5cd3      	ldrb	r3, [r2, r3]
 8001cd8:	f003 031f 	and.w	r3, r3, #31
 8001cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	08007120 	.word	0x08007120

08001cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001cf0:	f7ff ffda 	bl	8001ca8 <HAL_RCC_GetHCLKFreq>
 8001cf4:	4601      	mov	r1, r0
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	0adb      	lsrs	r3, r3, #11
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	4a04      	ldr	r2, [pc, #16]	; (8001d14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d02:	5cd3      	ldrb	r3, [r2, r3]
 8001d04:	f003 031f 	and.w	r3, r3, #31
 8001d08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40021000 	.word	0x40021000
 8001d14:	08007120 	.word	0x08007120

08001d18 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	220f      	movs	r2, #15
 8001d26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <HAL_RCC_GetClockConfig+0x5c>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0203 	and.w	r2, r3, #3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001d34:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <HAL_RCC_GetClockConfig+0x5c>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <HAL_RCC_GetClockConfig+0x5c>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001d4c:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_RCC_GetClockConfig+0x5c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <HAL_RCC_GetClockConfig+0x60>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0207 	and.w	r2, r3, #7
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	601a      	str	r2, [r3, #0]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40022000 	.word	0x40022000

08001d7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d84:	2300      	movs	r3, #0
 8001d86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d88:	4b2a      	ldr	r3, [pc, #168]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d94:	f7ff f9d2 	bl	800113c <HAL_PWREx_GetVoltageRange>
 8001d98:	6178      	str	r0, [r7, #20]
 8001d9a:	e014      	b.n	8001dc6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d9c:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da0:	4a24      	ldr	r2, [pc, #144]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da6:	6593      	str	r3, [r2, #88]	; 0x58
 8001da8:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001db4:	f7ff f9c2 	bl	800113c <HAL_PWREx_GetVoltageRange>
 8001db8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001dba:	4b1e      	ldr	r3, [pc, #120]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbe:	4a1d      	ldr	r2, [pc, #116]	; (8001e34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dc4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dcc:	d10b      	bne.n	8001de6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b80      	cmp	r3, #128	; 0x80
 8001dd2:	d919      	bls.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2ba0      	cmp	r3, #160	; 0xa0
 8001dd8:	d902      	bls.n	8001de0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001dda:	2302      	movs	r3, #2
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	e013      	b.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001de0:	2301      	movs	r3, #1
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	e010      	b.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b80      	cmp	r3, #128	; 0x80
 8001dea:	d902      	bls.n	8001df2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001dec:	2303      	movs	r3, #3
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	e00a      	b.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b80      	cmp	r3, #128	; 0x80
 8001df6:	d102      	bne.n	8001dfe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001df8:	2302      	movs	r3, #2
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	e004      	b.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b70      	cmp	r3, #112	; 0x70
 8001e02:	d101      	bne.n	8001e08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e04:	2301      	movs	r3, #1
 8001e06:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f023 0207 	bic.w	r2, r3, #7
 8001e10:	4909      	ldr	r1, [pc, #36]	; (8001e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e18:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	d001      	beq.n	8001e2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e000      	b.n	8001e2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40022000 	.word	0x40022000

08001e3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e44:	2300      	movs	r3, #0
 8001e46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e48:	2300      	movs	r3, #0
 8001e4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d03f      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e60:	d01c      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e66:	d802      	bhi.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00e      	beq.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001e6c:	e01f      	b.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001e6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e72:	d003      	beq.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001e74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e78:	d01c      	beq.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001e7a:	e018      	b.n	8001eae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e7c:	4b85      	ldr	r3, [pc, #532]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	4a84      	ldr	r2, [pc, #528]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e86:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e88:	e015      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 fab9 	bl	8002408 <RCCEx_PLLSAI1_Config>
 8001e96:	4603      	mov	r3, r0
 8001e98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e9a:	e00c      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3320      	adds	r3, #32
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fba0 	bl	80025e8 <RCCEx_PLLSAI2_Config>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001eac:	e003      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	74fb      	strb	r3, [r7, #19]
      break;
 8001eb2:	e000      	b.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001eb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001eb6:	7cfb      	ldrb	r3, [r7, #19]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d10b      	bne.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ebc:	4b75      	ldr	r3, [pc, #468]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001eca:	4972      	ldr	r1, [pc, #456]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001ed2:	e001      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ed4:	7cfb      	ldrb	r3, [r7, #19]
 8001ed6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d03f      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ee8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eec:	d01c      	beq.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001eee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef2:	d802      	bhi.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00e      	beq.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001ef8:	e01f      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001efa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001efe:	d003      	beq.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001f00:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f04:	d01c      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001f06:	e018      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f08:	4b62      	ldr	r3, [pc, #392]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	4a61      	ldr	r2, [pc, #388]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f12:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f14:	e015      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 fa73 	bl	8002408 <RCCEx_PLLSAI1_Config>
 8001f22:	4603      	mov	r3, r0
 8001f24:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f26:	e00c      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3320      	adds	r3, #32
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 fb5a 	bl	80025e8 <RCCEx_PLLSAI2_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f38:	e003      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	74fb      	strb	r3, [r7, #19]
      break;
 8001f3e:	e000      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f42:	7cfb      	ldrb	r3, [r7, #19]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d10b      	bne.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f48:	4b52      	ldr	r3, [pc, #328]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f56:	494f      	ldr	r1, [pc, #316]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f5e:	e001      	b.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f60:	7cfb      	ldrb	r3, [r7, #19]
 8001f62:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 80a0 	beq.w	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f72:	2300      	movs	r3, #0
 8001f74:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f76:	4b47      	ldr	r3, [pc, #284]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001f86:	2300      	movs	r3, #0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d00d      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f8c:	4b41      	ldr	r3, [pc, #260]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f90:	4a40      	ldr	r2, [pc, #256]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f96:	6593      	str	r3, [r2, #88]	; 0x58
 8001f98:	4b3e      	ldr	r3, [pc, #248]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fa8:	4b3b      	ldr	r3, [pc, #236]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a3a      	ldr	r2, [pc, #232]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fb4:	f7fe fe0a 	bl	8000bcc <HAL_GetTick>
 8001fb8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fba:	e009      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fbc:	f7fe fe06 	bl	8000bcc <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d902      	bls.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	74fb      	strb	r3, [r7, #19]
        break;
 8001fce:	e005      	b.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fd0:	4b31      	ldr	r3, [pc, #196]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0ef      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001fdc:	7cfb      	ldrb	r3, [r7, #19]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d15c      	bne.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fe2:	4b2c      	ldr	r3, [pc, #176]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d01f      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d019      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002000:	4b24      	ldr	r3, [pc, #144]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800200a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800200c:	4b21      	ldr	r3, [pc, #132]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800200e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002012:	4a20      	ldr	r2, [pc, #128]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002018:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800201c:	4b1d      	ldr	r3, [pc, #116]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800201e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002022:	4a1c      	ldr	r2, [pc, #112]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002028:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800202c:	4a19      	ldr	r2, [pc, #100]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d016      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203e:	f7fe fdc5 	bl	8000bcc <HAL_GetTick>
 8002042:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002044:	e00b      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002046:	f7fe fdc1 	bl	8000bcc <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	f241 3288 	movw	r2, #5000	; 0x1388
 8002054:	4293      	cmp	r3, r2
 8002056:	d902      	bls.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	74fb      	strb	r3, [r7, #19]
            break;
 800205c:	e006      	b.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800205e:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0ec      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800206c:	7cfb      	ldrb	r3, [r7, #19]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10c      	bne.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002072:	4b08      	ldr	r3, [pc, #32]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002082:	4904      	ldr	r1, [pc, #16]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002084:	4313      	orrs	r3, r2
 8002086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800208a:	e009      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800208c:	7cfb      	ldrb	r3, [r7, #19]
 800208e:	74bb      	strb	r3, [r7, #18]
 8002090:	e006      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000
 8002098:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800209c:	7cfb      	ldrb	r3, [r7, #19]
 800209e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020a0:	7c7b      	ldrb	r3, [r7, #17]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d105      	bne.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a6:	4b9e      	ldr	r3, [pc, #632]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020aa:	4a9d      	ldr	r2, [pc, #628]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00a      	beq.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020be:	4b98      	ldr	r3, [pc, #608]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020c4:	f023 0203 	bic.w	r2, r3, #3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020cc:	4994      	ldr	r1, [pc, #592]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d00a      	beq.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020e0:	4b8f      	ldr	r3, [pc, #572]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e6:	f023 020c 	bic.w	r2, r3, #12
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ee:	498c      	ldr	r1, [pc, #560]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00a      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002102:	4b87      	ldr	r3, [pc, #540]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002108:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	4983      	ldr	r1, [pc, #524]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002112:	4313      	orrs	r3, r2
 8002114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00a      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002124:	4b7e      	ldr	r3, [pc, #504]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800212a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002132:	497b      	ldr	r1, [pc, #492]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002134:	4313      	orrs	r3, r2
 8002136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00a      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002146:	4b76      	ldr	r3, [pc, #472]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002154:	4972      	ldr	r1, [pc, #456]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0320 	and.w	r3, r3, #32
 8002164:	2b00      	cmp	r3, #0
 8002166:	d00a      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002168:	4b6d      	ldr	r3, [pc, #436]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800216a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800216e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002176:	496a      	ldr	r1, [pc, #424]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002178:	4313      	orrs	r3, r2
 800217a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00a      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800218a:	4b65      	ldr	r3, [pc, #404]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800218c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002190:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002198:	4961      	ldr	r1, [pc, #388]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800219a:	4313      	orrs	r3, r2
 800219c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d00a      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80021ac:	4b5c      	ldr	r3, [pc, #368]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ba:	4959      	ldr	r1, [pc, #356]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00a      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021ce:	4b54      	ldr	r3, [pc, #336]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021dc:	4950      	ldr	r1, [pc, #320]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021f0:	4b4b      	ldr	r3, [pc, #300]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fe:	4948      	ldr	r1, [pc, #288]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002200:	4313      	orrs	r3, r2
 8002202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00a      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002212:	4b43      	ldr	r3, [pc, #268]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002218:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	493f      	ldr	r1, [pc, #252]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002222:	4313      	orrs	r3, r2
 8002224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d028      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002234:	4b3a      	ldr	r3, [pc, #232]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800223a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002242:	4937      	ldr	r1, [pc, #220]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002244:	4313      	orrs	r3, r2
 8002246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800224e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002252:	d106      	bne.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002254:	4b32      	ldr	r3, [pc, #200]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4a31      	ldr	r2, [pc, #196]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800225a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800225e:	60d3      	str	r3, [r2, #12]
 8002260:	e011      	b.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002266:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800226a:	d10c      	bne.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3304      	adds	r3, #4
 8002270:	2101      	movs	r1, #1
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f8c8 	bl	8002408 <RCCEx_PLLSAI1_Config>
 8002278:	4603      	mov	r3, r0
 800227a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800227c:	7cfb      	ldrb	r3, [r7, #19]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002282:	7cfb      	ldrb	r3, [r7, #19]
 8002284:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d028      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002292:	4b23      	ldr	r3, [pc, #140]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002298:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a0:	491f      	ldr	r1, [pc, #124]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022b0:	d106      	bne.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022b2:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	4a1a      	ldr	r2, [pc, #104]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022bc:	60d3      	str	r3, [r2, #12]
 80022be:	e011      	b.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3304      	adds	r3, #4
 80022ce:	2101      	movs	r1, #1
 80022d0:	4618      	mov	r0, r3
 80022d2:	f000 f899 	bl	8002408 <RCCEx_PLLSAI1_Config>
 80022d6:	4603      	mov	r3, r0
 80022d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022da:	7cfb      	ldrb	r3, [r7, #19]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d02b      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022fe:	4908      	ldr	r1, [pc, #32]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800230a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800230e:	d109      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002310:	4b03      	ldr	r3, [pc, #12]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a02      	ldr	r2, [pc, #8]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002316:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800231a:	60d3      	str	r3, [r2, #12]
 800231c:	e014      	b.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002328:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800232c:	d10c      	bne.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3304      	adds	r3, #4
 8002332:	2101      	movs	r1, #1
 8002334:	4618      	mov	r0, r3
 8002336:	f000 f867 	bl	8002408 <RCCEx_PLLSAI1_Config>
 800233a:	4603      	mov	r3, r0
 800233c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800233e:	7cfb      	ldrb	r3, [r7, #19]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d02f      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002354:	4b2b      	ldr	r3, [pc, #172]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002362:	4928      	ldr	r1, [pc, #160]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002364:	4313      	orrs	r3, r2
 8002366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800236e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002372:	d10d      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3304      	adds	r3, #4
 8002378:	2102      	movs	r1, #2
 800237a:	4618      	mov	r0, r3
 800237c:	f000 f844 	bl	8002408 <RCCEx_PLLSAI1_Config>
 8002380:	4603      	mov	r3, r0
 8002382:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002384:	7cfb      	ldrb	r3, [r7, #19]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d014      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	74bb      	strb	r3, [r7, #18]
 800238e:	e011      	b.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002394:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002398:	d10c      	bne.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3320      	adds	r3, #32
 800239e:	2102      	movs	r1, #2
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 f921 	bl	80025e8 <RCCEx_PLLSAI2_Config>
 80023a6:	4603      	mov	r3, r0
 80023a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023aa:	7cfb      	ldrb	r3, [r7, #19]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80023b0:	7cfb      	ldrb	r3, [r7, #19]
 80023b2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00a      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80023c0:	4b10      	ldr	r3, [pc, #64]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023ce:	490d      	ldr	r1, [pc, #52]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00b      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023e2:	4b08      	ldr	r3, [pc, #32]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80023e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023f2:	4904      	ldr	r1, [pc, #16]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40021000 	.word	0x40021000

08002408 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002412:	2300      	movs	r3, #0
 8002414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002416:	4b73      	ldr	r3, [pc, #460]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d018      	beq.n	8002454 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002422:	4b70      	ldr	r3, [pc, #448]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f003 0203 	and.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	429a      	cmp	r2, r3
 8002430:	d10d      	bne.n	800244e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
       ||
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800243a:	4b6a      	ldr	r3, [pc, #424]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	1c5a      	adds	r2, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
       ||
 800244a:	429a      	cmp	r2, r3
 800244c:	d044      	beq.n	80024d8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	73fb      	strb	r3, [r7, #15]
 8002452:	e041      	b.n	80024d8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d00c      	beq.n	8002476 <RCCEx_PLLSAI1_Config+0x6e>
 800245c:	2b03      	cmp	r3, #3
 800245e:	d013      	beq.n	8002488 <RCCEx_PLLSAI1_Config+0x80>
 8002460:	2b01      	cmp	r3, #1
 8002462:	d120      	bne.n	80024a6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002464:	4b5f      	ldr	r3, [pc, #380]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d11d      	bne.n	80024ac <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002474:	e01a      	b.n	80024ac <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002476:	4b5b      	ldr	r3, [pc, #364]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247e:	2b00      	cmp	r3, #0
 8002480:	d116      	bne.n	80024b0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002486:	e013      	b.n	80024b0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002488:	4b56      	ldr	r3, [pc, #344]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10f      	bne.n	80024b4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002494:	4b53      	ldr	r3, [pc, #332]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d109      	bne.n	80024b4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024a4:	e006      	b.n	80024b4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	73fb      	strb	r3, [r7, #15]
      break;
 80024aa:	e004      	b.n	80024b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80024ac:	bf00      	nop
 80024ae:	e002      	b.n	80024b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80024b0:	bf00      	nop
 80024b2:	e000      	b.n	80024b6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80024b4:	bf00      	nop
    }

    if(status == HAL_OK)
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d10d      	bne.n	80024d8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024bc:	4b49      	ldr	r3, [pc, #292]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6819      	ldr	r1, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	3b01      	subs	r3, #1
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	430b      	orrs	r3, r1
 80024d2:	4944      	ldr	r1, [pc, #272]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d17d      	bne.n	80025da <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024de:	4b41      	ldr	r3, [pc, #260]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a40      	ldr	r2, [pc, #256]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80024e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024ea:	f7fe fb6f 	bl	8000bcc <HAL_GetTick>
 80024ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024f0:	e009      	b.n	8002506 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024f2:	f7fe fb6b 	bl	8000bcc <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d902      	bls.n	8002506 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	73fb      	strb	r3, [r7, #15]
        break;
 8002504:	e005      	b.n	8002512 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002506:	4b37      	ldr	r3, [pc, #220]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1ef      	bne.n	80024f2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002512:	7bfb      	ldrb	r3, [r7, #15]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d160      	bne.n	80025da <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d111      	bne.n	8002542 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800251e:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6892      	ldr	r2, [r2, #8]
 800252e:	0211      	lsls	r1, r2, #8
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	68d2      	ldr	r2, [r2, #12]
 8002534:	0912      	lsrs	r2, r2, #4
 8002536:	0452      	lsls	r2, r2, #17
 8002538:	430a      	orrs	r2, r1
 800253a:	492a      	ldr	r1, [pc, #168]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800253c:	4313      	orrs	r3, r2
 800253e:	610b      	str	r3, [r1, #16]
 8002540:	e027      	b.n	8002592 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d112      	bne.n	800256e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002548:	4b26      	ldr	r3, [pc, #152]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002550:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6892      	ldr	r2, [r2, #8]
 8002558:	0211      	lsls	r1, r2, #8
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6912      	ldr	r2, [r2, #16]
 800255e:	0852      	lsrs	r2, r2, #1
 8002560:	3a01      	subs	r2, #1
 8002562:	0552      	lsls	r2, r2, #21
 8002564:	430a      	orrs	r2, r1
 8002566:	491f      	ldr	r1, [pc, #124]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002568:	4313      	orrs	r3, r2
 800256a:	610b      	str	r3, [r1, #16]
 800256c:	e011      	b.n	8002592 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002576:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6892      	ldr	r2, [r2, #8]
 800257e:	0211      	lsls	r1, r2, #8
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6952      	ldr	r2, [r2, #20]
 8002584:	0852      	lsrs	r2, r2, #1
 8002586:	3a01      	subs	r2, #1
 8002588:	0652      	lsls	r2, r2, #25
 800258a:	430a      	orrs	r2, r1
 800258c:	4915      	ldr	r1, [pc, #84]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800258e:	4313      	orrs	r3, r2
 8002590:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002592:	4b14      	ldr	r3, [pc, #80]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a13      	ldr	r2, [pc, #76]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002598:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800259c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259e:	f7fe fb15 	bl	8000bcc <HAL_GetTick>
 80025a2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025a4:	e009      	b.n	80025ba <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025a6:	f7fe fb11 	bl	8000bcc <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d902      	bls.n	80025ba <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	73fb      	strb	r3, [r7, #15]
          break;
 80025b8:	e005      	b.n	80025c6 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025ba:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0ef      	beq.n	80025a6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d106      	bne.n	80025da <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	4903      	ldr	r1, [pc, #12]	; (80025e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025da:	7bfb      	ldrb	r3, [r7, #15]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40021000 	.word	0x40021000

080025e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025f6:	4b68      	ldr	r3, [pc, #416]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d018      	beq.n	8002634 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002602:	4b65      	ldr	r3, [pc, #404]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f003 0203 	and.w	r2, r3, #3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d10d      	bne.n	800262e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
       ||
 8002616:	2b00      	cmp	r3, #0
 8002618:	d009      	beq.n	800262e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800261a:	4b5f      	ldr	r3, [pc, #380]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	091b      	lsrs	r3, r3, #4
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
       ||
 800262a:	429a      	cmp	r2, r3
 800262c:	d044      	beq.n	80026b8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	73fb      	strb	r3, [r7, #15]
 8002632:	e041      	b.n	80026b8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b02      	cmp	r3, #2
 800263a:	d00c      	beq.n	8002656 <RCCEx_PLLSAI2_Config+0x6e>
 800263c:	2b03      	cmp	r3, #3
 800263e:	d013      	beq.n	8002668 <RCCEx_PLLSAI2_Config+0x80>
 8002640:	2b01      	cmp	r3, #1
 8002642:	d120      	bne.n	8002686 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002644:	4b54      	ldr	r3, [pc, #336]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d11d      	bne.n	800268c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002654:	e01a      	b.n	800268c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002656:	4b50      	ldr	r3, [pc, #320]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800265e:	2b00      	cmp	r3, #0
 8002660:	d116      	bne.n	8002690 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002666:	e013      	b.n	8002690 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002668:	4b4b      	ldr	r3, [pc, #300]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10f      	bne.n	8002694 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002674:	4b48      	ldr	r3, [pc, #288]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d109      	bne.n	8002694 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002684:	e006      	b.n	8002694 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
      break;
 800268a:	e004      	b.n	8002696 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800268c:	bf00      	nop
 800268e:	e002      	b.n	8002696 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002690:	bf00      	nop
 8002692:	e000      	b.n	8002696 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002694:	bf00      	nop
    }

    if(status == HAL_OK)
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10d      	bne.n	80026b8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800269c:	4b3e      	ldr	r3, [pc, #248]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6819      	ldr	r1, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	3b01      	subs	r3, #1
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	430b      	orrs	r3, r1
 80026b2:	4939      	ldr	r1, [pc, #228]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d167      	bne.n	800278e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80026be:	4b36      	ldr	r3, [pc, #216]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a35      	ldr	r2, [pc, #212]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ca:	f7fe fa7f 	bl	8000bcc <HAL_GetTick>
 80026ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026d0:	e009      	b.n	80026e6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026d2:	f7fe fa7b 	bl	8000bcc <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d902      	bls.n	80026e6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	73fb      	strb	r3, [r7, #15]
        break;
 80026e4:	e005      	b.n	80026f2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026e6:	4b2c      	ldr	r3, [pc, #176]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1ef      	bne.n	80026d2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d14a      	bne.n	800278e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d111      	bne.n	8002722 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026fe:	4b26      	ldr	r3, [pc, #152]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6892      	ldr	r2, [r2, #8]
 800270e:	0211      	lsls	r1, r2, #8
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	68d2      	ldr	r2, [r2, #12]
 8002714:	0912      	lsrs	r2, r2, #4
 8002716:	0452      	lsls	r2, r2, #17
 8002718:	430a      	orrs	r2, r1
 800271a:	491f      	ldr	r1, [pc, #124]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800271c:	4313      	orrs	r3, r2
 800271e:	614b      	str	r3, [r1, #20]
 8002720:	e011      	b.n	8002746 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002722:	4b1d      	ldr	r3, [pc, #116]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800272a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6892      	ldr	r2, [r2, #8]
 8002732:	0211      	lsls	r1, r2, #8
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6912      	ldr	r2, [r2, #16]
 8002738:	0852      	lsrs	r2, r2, #1
 800273a:	3a01      	subs	r2, #1
 800273c:	0652      	lsls	r2, r2, #25
 800273e:	430a      	orrs	r2, r1
 8002740:	4915      	ldr	r1, [pc, #84]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002742:	4313      	orrs	r3, r2
 8002744:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002746:	4b14      	ldr	r3, [pc, #80]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a13      	ldr	r2, [pc, #76]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800274c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002750:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002752:	f7fe fa3b 	bl	8000bcc <HAL_GetTick>
 8002756:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002758:	e009      	b.n	800276e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800275a:	f7fe fa37 	bl	8000bcc <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d902      	bls.n	800276e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	73fb      	strb	r3, [r7, #15]
          break;
 800276c:	e005      	b.n	800277a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800276e:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0ef      	beq.n	800275a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d106      	bne.n	800278e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002780:	4b05      	ldr	r3, [pc, #20]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	4903      	ldr	r1, [pc, #12]	; (8002798 <RCCEx_PLLSAI2_Config+0x1b0>)
 800278a:	4313      	orrs	r3, r2
 800278c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800278e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40021000 	.word	0x40021000

0800279c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e049      	b.n	8002842 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d106      	bne.n	80027c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f841 	bl	800284a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3304      	adds	r3, #4
 80027d8:	4619      	mov	r1, r3
 80027da:	4610      	mov	r0, r2
 80027dc:	f000 f9f8 	bl	8002bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
	...

08002860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d001      	beq.n	8002878 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e04f      	b.n	8002918 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2202      	movs	r2, #2
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0201 	orr.w	r2, r2, #1
 800288e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a23      	ldr	r2, [pc, #140]	; (8002924 <HAL_TIM_Base_Start_IT+0xc4>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d01d      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a2:	d018      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a1f      	ldr	r2, [pc, #124]	; (8002928 <HAL_TIM_Base_Start_IT+0xc8>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a1e      	ldr	r2, [pc, #120]	; (800292c <HAL_TIM_Base_Start_IT+0xcc>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d00e      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a1c      	ldr	r2, [pc, #112]	; (8002930 <HAL_TIM_Base_Start_IT+0xd0>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d009      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a1b      	ldr	r2, [pc, #108]	; (8002934 <HAL_TIM_Base_Start_IT+0xd4>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d004      	beq.n	80028d6 <HAL_TIM_Base_Start_IT+0x76>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a19      	ldr	r2, [pc, #100]	; (8002938 <HAL_TIM_Base_Start_IT+0xd8>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d115      	bne.n	8002902 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	4b17      	ldr	r3, [pc, #92]	; (800293c <HAL_TIM_Base_Start_IT+0xdc>)
 80028de:	4013      	ands	r3, r2
 80028e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2b06      	cmp	r3, #6
 80028e6:	d015      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0xb4>
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ee:	d011      	beq.n	8002914 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0201 	orr.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002900:	e008      	b.n	8002914 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	e000      	b.n	8002916 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002914:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	40012c00 	.word	0x40012c00
 8002928:	40000400 	.word	0x40000400
 800292c:	40000800 	.word	0x40000800
 8002930:	40000c00 	.word	0x40000c00
 8002934:	40013400 	.word	0x40013400
 8002938:	40014000 	.word	0x40014000
 800293c:	00010007 	.word	0x00010007

08002940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b02      	cmp	r3, #2
 8002954:	d122      	bne.n	800299c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b02      	cmp	r3, #2
 8002962:	d11b      	bne.n	800299c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f06f 0202 	mvn.w	r2, #2
 800296c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f905 	bl	8002b92 <HAL_TIM_IC_CaptureCallback>
 8002988:	e005      	b.n	8002996 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f8f7 	bl	8002b7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f000 f908 	bl	8002ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d122      	bne.n	80029f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b04      	cmp	r3, #4
 80029b6:	d11b      	bne.n	80029f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0204 	mvn.w	r2, #4
 80029c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2202      	movs	r2, #2
 80029c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f8db 	bl	8002b92 <HAL_TIM_IC_CaptureCallback>
 80029dc:	e005      	b.n	80029ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f8cd 	bl	8002b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 f8de 	bl	8002ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d122      	bne.n	8002a44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d11b      	bne.n	8002a44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0208 	mvn.w	r2, #8
 8002a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2204      	movs	r2, #4
 8002a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f8b1 	bl	8002b92 <HAL_TIM_IC_CaptureCallback>
 8002a30:	e005      	b.n	8002a3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f8a3 	bl	8002b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f8b4 	bl	8002ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d122      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b10      	cmp	r3, #16
 8002a5e:	d11b      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0210 	mvn.w	r2, #16
 8002a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f887 	bl	8002b92 <HAL_TIM_IC_CaptureCallback>
 8002a84:	e005      	b.n	8002a92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f879 	bl	8002b7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f88a 	bl	8002ba6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d10e      	bne.n	8002ac4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d107      	bne.n	8002ac4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f06f 0201 	mvn.w	r2, #1
 8002abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7fd fe60 	bl	8000784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ace:	2b80      	cmp	r3, #128	; 0x80
 8002ad0:	d10e      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002adc:	2b80      	cmp	r3, #128	; 0x80
 8002ade:	d107      	bne.n	8002af0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f914 	bl	8002d18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002afe:	d10e      	bne.n	8002b1e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b0a:	2b80      	cmp	r3, #128	; 0x80
 8002b0c:	d107      	bne.n	8002b1e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 f907 	bl	8002d2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b28:	2b40      	cmp	r3, #64	; 0x40
 8002b2a:	d10e      	bne.n	8002b4a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b36:	2b40      	cmp	r3, #64	; 0x40
 8002b38:	d107      	bne.n	8002b4a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f838 	bl	8002bba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	691b      	ldr	r3, [r3, #16]
 8002b50:	f003 0320 	and.w	r3, r3, #32
 8002b54:	2b20      	cmp	r3, #32
 8002b56:	d10e      	bne.n	8002b76 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f003 0320 	and.w	r3, r3, #32
 8002b62:	2b20      	cmp	r3, #32
 8002b64:	d107      	bne.n	8002b76 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f06f 0220 	mvn.w	r2, #32
 8002b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 f8c7 	bl	8002d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b083      	sub	sp, #12
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b86:	bf00      	nop
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b9a:	bf00      	nop
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a40      	ldr	r2, [pc, #256]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d013      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bee:	d00f      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a3d      	ldr	r2, [pc, #244]	; (8002ce8 <TIM_Base_SetConfig+0x118>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d00b      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a3c      	ldr	r2, [pc, #240]	; (8002cec <TIM_Base_SetConfig+0x11c>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d007      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3b      	ldr	r2, [pc, #236]	; (8002cf0 <TIM_Base_SetConfig+0x120>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d003      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a3a      	ldr	r2, [pc, #232]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d108      	bne.n	8002c22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a2f      	ldr	r2, [pc, #188]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d01f      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c30:	d01b      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a2c      	ldr	r2, [pc, #176]	; (8002ce8 <TIM_Base_SetConfig+0x118>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d017      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a2b      	ldr	r2, [pc, #172]	; (8002cec <TIM_Base_SetConfig+0x11c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d013      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a2a      	ldr	r2, [pc, #168]	; (8002cf0 <TIM_Base_SetConfig+0x120>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00f      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a29      	ldr	r2, [pc, #164]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d00b      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a28      	ldr	r2, [pc, #160]	; (8002cf8 <TIM_Base_SetConfig+0x128>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d007      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a27      	ldr	r2, [pc, #156]	; (8002cfc <TIM_Base_SetConfig+0x12c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d003      	beq.n	8002c6a <TIM_Base_SetConfig+0x9a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a26      	ldr	r2, [pc, #152]	; (8002d00 <TIM_Base_SetConfig+0x130>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d108      	bne.n	8002c7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68fa      	ldr	r2, [r7, #12]
 8002c8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a10      	ldr	r2, [pc, #64]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00f      	beq.n	8002cc8 <TIM_Base_SetConfig+0xf8>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a12      	ldr	r2, [pc, #72]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00b      	beq.n	8002cc8 <TIM_Base_SetConfig+0xf8>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a11      	ldr	r2, [pc, #68]	; (8002cf8 <TIM_Base_SetConfig+0x128>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d007      	beq.n	8002cc8 <TIM_Base_SetConfig+0xf8>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a10      	ldr	r2, [pc, #64]	; (8002cfc <TIM_Base_SetConfig+0x12c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d003      	beq.n	8002cc8 <TIM_Base_SetConfig+0xf8>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <TIM_Base_SetConfig+0x130>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d103      	bne.n	8002cd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	615a      	str	r2, [r3, #20]
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800
 8002cf0:	40000c00 	.word	0x40000c00
 8002cf4:	40013400 	.word	0x40013400
 8002cf8:	40014000 	.word	0x40014000
 8002cfc:	40014400 	.word	0x40014400
 8002d00:	40014800 	.word	0x40014800

08002d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e040      	b.n	8002dd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d106      	bne.n	8002d68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7fd fd4c 	bl	8000800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2224      	movs	r2, #36	; 0x24
 8002d6c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 0201 	bic.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f8c0 	bl	8002f04 <UART_SetConfig>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e022      	b.n	8002dd4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 fb3e 	bl	8003418 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002daa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 fbc5 	bl	800355c <UART_CheckIdleState>
 8002dd2:	4603      	mov	r3, r0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	4613      	mov	r3, r2
 8002dea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	f040 8081 	bne.w	8002ef8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <HAL_UART_Transmit+0x26>
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e079      	b.n	8002efa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d101      	bne.n	8002e14 <HAL_UART_Transmit+0x38>
 8002e10:	2302      	movs	r3, #2
 8002e12:	e072      	b.n	8002efa <HAL_UART_Transmit+0x11e>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2221      	movs	r2, #33	; 0x21
 8002e26:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002e28:	f7fd fed0 	bl	8000bcc <HAL_GetTick>
 8002e2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	88fa      	ldrh	r2, [r7, #6]
 8002e32:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	88fa      	ldrh	r2, [r7, #6]
 8002e3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e46:	d108      	bne.n	8002e5a <HAL_UART_Transmit+0x7e>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d104      	bne.n	8002e5a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	61bb      	str	r3, [r7, #24]
 8002e58:	e003      	b.n	8002e62 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002e6a:	e02d      	b.n	8002ec8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	2200      	movs	r2, #0
 8002e74:	2180      	movs	r1, #128	; 0x80
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 fbb5 	bl	80035e6 <UART_WaitOnFlagUntilTimeout>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e039      	b.n	8002efa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	881a      	ldrh	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e008      	b.n	8002eb6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	781a      	ldrb	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	b292      	uxth	r2, r2
 8002eae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1cb      	bne.n	8002e6c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	2200      	movs	r2, #0
 8002edc:	2140      	movs	r1, #64	; 0x40
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 fb81 	bl	80035e6 <UART_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e005      	b.n	8002efa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2220      	movs	r2, #32
 8002ef2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e000      	b.n	8002efa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002ef8:	2302      	movs	r3, #2
  }
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3720      	adds	r7, #32
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
	...

08002f04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f04:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002f08:	b088      	sub	sp, #32
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	4bac      	ldr	r3, [pc, #688]	; (80031e4 <UART_SetConfig+0x2e0>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	69f9      	ldr	r1, [r7, #28]
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4aa2      	ldr	r2, [pc, #648]	; (80031e8 <UART_SetConfig+0x2e4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d004      	beq.n	8002f6e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	69fa      	ldr	r2, [r7, #28]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a99      	ldr	r2, [pc, #612]	; (80031ec <UART_SetConfig+0x2e8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d121      	bne.n	8002fd0 <UART_SetConfig+0xcc>
 8002f8c:	4b98      	ldr	r3, [pc, #608]	; (80031f0 <UART_SetConfig+0x2ec>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d816      	bhi.n	8002fc8 <UART_SetConfig+0xc4>
 8002f9a:	a201      	add	r2, pc, #4	; (adr r2, 8002fa0 <UART_SetConfig+0x9c>)
 8002f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa0:	08002fb1 	.word	0x08002fb1
 8002fa4:	08002fbd 	.word	0x08002fbd
 8002fa8:	08002fb7 	.word	0x08002fb7
 8002fac:	08002fc3 	.word	0x08002fc3
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	76fb      	strb	r3, [r7, #27]
 8002fb4:	e0e8      	b.n	8003188 <UART_SetConfig+0x284>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	76fb      	strb	r3, [r7, #27]
 8002fba:	e0e5      	b.n	8003188 <UART_SetConfig+0x284>
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	76fb      	strb	r3, [r7, #27]
 8002fc0:	e0e2      	b.n	8003188 <UART_SetConfig+0x284>
 8002fc2:	2308      	movs	r3, #8
 8002fc4:	76fb      	strb	r3, [r7, #27]
 8002fc6:	e0df      	b.n	8003188 <UART_SetConfig+0x284>
 8002fc8:	2310      	movs	r3, #16
 8002fca:	76fb      	strb	r3, [r7, #27]
 8002fcc:	bf00      	nop
 8002fce:	e0db      	b.n	8003188 <UART_SetConfig+0x284>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a87      	ldr	r2, [pc, #540]	; (80031f4 <UART_SetConfig+0x2f0>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d134      	bne.n	8003044 <UART_SetConfig+0x140>
 8002fda:	4b85      	ldr	r3, [pc, #532]	; (80031f0 <UART_SetConfig+0x2ec>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f003 030c 	and.w	r3, r3, #12
 8002fe4:	2b0c      	cmp	r3, #12
 8002fe6:	d829      	bhi.n	800303c <UART_SetConfig+0x138>
 8002fe8:	a201      	add	r2, pc, #4	; (adr r2, 8002ff0 <UART_SetConfig+0xec>)
 8002fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fee:	bf00      	nop
 8002ff0:	08003025 	.word	0x08003025
 8002ff4:	0800303d 	.word	0x0800303d
 8002ff8:	0800303d 	.word	0x0800303d
 8002ffc:	0800303d 	.word	0x0800303d
 8003000:	08003031 	.word	0x08003031
 8003004:	0800303d 	.word	0x0800303d
 8003008:	0800303d 	.word	0x0800303d
 800300c:	0800303d 	.word	0x0800303d
 8003010:	0800302b 	.word	0x0800302b
 8003014:	0800303d 	.word	0x0800303d
 8003018:	0800303d 	.word	0x0800303d
 800301c:	0800303d 	.word	0x0800303d
 8003020:	08003037 	.word	0x08003037
 8003024:	2300      	movs	r3, #0
 8003026:	76fb      	strb	r3, [r7, #27]
 8003028:	e0ae      	b.n	8003188 <UART_SetConfig+0x284>
 800302a:	2302      	movs	r3, #2
 800302c:	76fb      	strb	r3, [r7, #27]
 800302e:	e0ab      	b.n	8003188 <UART_SetConfig+0x284>
 8003030:	2304      	movs	r3, #4
 8003032:	76fb      	strb	r3, [r7, #27]
 8003034:	e0a8      	b.n	8003188 <UART_SetConfig+0x284>
 8003036:	2308      	movs	r3, #8
 8003038:	76fb      	strb	r3, [r7, #27]
 800303a:	e0a5      	b.n	8003188 <UART_SetConfig+0x284>
 800303c:	2310      	movs	r3, #16
 800303e:	76fb      	strb	r3, [r7, #27]
 8003040:	bf00      	nop
 8003042:	e0a1      	b.n	8003188 <UART_SetConfig+0x284>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a6b      	ldr	r2, [pc, #428]	; (80031f8 <UART_SetConfig+0x2f4>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d120      	bne.n	8003090 <UART_SetConfig+0x18c>
 800304e:	4b68      	ldr	r3, [pc, #416]	; (80031f0 <UART_SetConfig+0x2ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003058:	2b10      	cmp	r3, #16
 800305a:	d00f      	beq.n	800307c <UART_SetConfig+0x178>
 800305c:	2b10      	cmp	r3, #16
 800305e:	d802      	bhi.n	8003066 <UART_SetConfig+0x162>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <UART_SetConfig+0x16c>
 8003064:	e010      	b.n	8003088 <UART_SetConfig+0x184>
 8003066:	2b20      	cmp	r3, #32
 8003068:	d005      	beq.n	8003076 <UART_SetConfig+0x172>
 800306a:	2b30      	cmp	r3, #48	; 0x30
 800306c:	d009      	beq.n	8003082 <UART_SetConfig+0x17e>
 800306e:	e00b      	b.n	8003088 <UART_SetConfig+0x184>
 8003070:	2300      	movs	r3, #0
 8003072:	76fb      	strb	r3, [r7, #27]
 8003074:	e088      	b.n	8003188 <UART_SetConfig+0x284>
 8003076:	2302      	movs	r3, #2
 8003078:	76fb      	strb	r3, [r7, #27]
 800307a:	e085      	b.n	8003188 <UART_SetConfig+0x284>
 800307c:	2304      	movs	r3, #4
 800307e:	76fb      	strb	r3, [r7, #27]
 8003080:	e082      	b.n	8003188 <UART_SetConfig+0x284>
 8003082:	2308      	movs	r3, #8
 8003084:	76fb      	strb	r3, [r7, #27]
 8003086:	e07f      	b.n	8003188 <UART_SetConfig+0x284>
 8003088:	2310      	movs	r3, #16
 800308a:	76fb      	strb	r3, [r7, #27]
 800308c:	bf00      	nop
 800308e:	e07b      	b.n	8003188 <UART_SetConfig+0x284>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a59      	ldr	r2, [pc, #356]	; (80031fc <UART_SetConfig+0x2f8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d120      	bne.n	80030dc <UART_SetConfig+0x1d8>
 800309a:	4b55      	ldr	r3, [pc, #340]	; (80031f0 <UART_SetConfig+0x2ec>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80030a4:	2b40      	cmp	r3, #64	; 0x40
 80030a6:	d00f      	beq.n	80030c8 <UART_SetConfig+0x1c4>
 80030a8:	2b40      	cmp	r3, #64	; 0x40
 80030aa:	d802      	bhi.n	80030b2 <UART_SetConfig+0x1ae>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d005      	beq.n	80030bc <UART_SetConfig+0x1b8>
 80030b0:	e010      	b.n	80030d4 <UART_SetConfig+0x1d0>
 80030b2:	2b80      	cmp	r3, #128	; 0x80
 80030b4:	d005      	beq.n	80030c2 <UART_SetConfig+0x1be>
 80030b6:	2bc0      	cmp	r3, #192	; 0xc0
 80030b8:	d009      	beq.n	80030ce <UART_SetConfig+0x1ca>
 80030ba:	e00b      	b.n	80030d4 <UART_SetConfig+0x1d0>
 80030bc:	2300      	movs	r3, #0
 80030be:	76fb      	strb	r3, [r7, #27]
 80030c0:	e062      	b.n	8003188 <UART_SetConfig+0x284>
 80030c2:	2302      	movs	r3, #2
 80030c4:	76fb      	strb	r3, [r7, #27]
 80030c6:	e05f      	b.n	8003188 <UART_SetConfig+0x284>
 80030c8:	2304      	movs	r3, #4
 80030ca:	76fb      	strb	r3, [r7, #27]
 80030cc:	e05c      	b.n	8003188 <UART_SetConfig+0x284>
 80030ce:	2308      	movs	r3, #8
 80030d0:	76fb      	strb	r3, [r7, #27]
 80030d2:	e059      	b.n	8003188 <UART_SetConfig+0x284>
 80030d4:	2310      	movs	r3, #16
 80030d6:	76fb      	strb	r3, [r7, #27]
 80030d8:	bf00      	nop
 80030da:	e055      	b.n	8003188 <UART_SetConfig+0x284>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a47      	ldr	r2, [pc, #284]	; (8003200 <UART_SetConfig+0x2fc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d124      	bne.n	8003130 <UART_SetConfig+0x22c>
 80030e6:	4b42      	ldr	r3, [pc, #264]	; (80031f0 <UART_SetConfig+0x2ec>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030f4:	d012      	beq.n	800311c <UART_SetConfig+0x218>
 80030f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030fa:	d802      	bhi.n	8003102 <UART_SetConfig+0x1fe>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <UART_SetConfig+0x20c>
 8003100:	e012      	b.n	8003128 <UART_SetConfig+0x224>
 8003102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003106:	d006      	beq.n	8003116 <UART_SetConfig+0x212>
 8003108:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800310c:	d009      	beq.n	8003122 <UART_SetConfig+0x21e>
 800310e:	e00b      	b.n	8003128 <UART_SetConfig+0x224>
 8003110:	2300      	movs	r3, #0
 8003112:	76fb      	strb	r3, [r7, #27]
 8003114:	e038      	b.n	8003188 <UART_SetConfig+0x284>
 8003116:	2302      	movs	r3, #2
 8003118:	76fb      	strb	r3, [r7, #27]
 800311a:	e035      	b.n	8003188 <UART_SetConfig+0x284>
 800311c:	2304      	movs	r3, #4
 800311e:	76fb      	strb	r3, [r7, #27]
 8003120:	e032      	b.n	8003188 <UART_SetConfig+0x284>
 8003122:	2308      	movs	r3, #8
 8003124:	76fb      	strb	r3, [r7, #27]
 8003126:	e02f      	b.n	8003188 <UART_SetConfig+0x284>
 8003128:	2310      	movs	r3, #16
 800312a:	76fb      	strb	r3, [r7, #27]
 800312c:	bf00      	nop
 800312e:	e02b      	b.n	8003188 <UART_SetConfig+0x284>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a2c      	ldr	r2, [pc, #176]	; (80031e8 <UART_SetConfig+0x2e4>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d124      	bne.n	8003184 <UART_SetConfig+0x280>
 800313a:	4b2d      	ldr	r3, [pc, #180]	; (80031f0 <UART_SetConfig+0x2ec>)
 800313c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003140:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003144:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003148:	d012      	beq.n	8003170 <UART_SetConfig+0x26c>
 800314a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800314e:	d802      	bhi.n	8003156 <UART_SetConfig+0x252>
 8003150:	2b00      	cmp	r3, #0
 8003152:	d007      	beq.n	8003164 <UART_SetConfig+0x260>
 8003154:	e012      	b.n	800317c <UART_SetConfig+0x278>
 8003156:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800315a:	d006      	beq.n	800316a <UART_SetConfig+0x266>
 800315c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003160:	d009      	beq.n	8003176 <UART_SetConfig+0x272>
 8003162:	e00b      	b.n	800317c <UART_SetConfig+0x278>
 8003164:	2300      	movs	r3, #0
 8003166:	76fb      	strb	r3, [r7, #27]
 8003168:	e00e      	b.n	8003188 <UART_SetConfig+0x284>
 800316a:	2302      	movs	r3, #2
 800316c:	76fb      	strb	r3, [r7, #27]
 800316e:	e00b      	b.n	8003188 <UART_SetConfig+0x284>
 8003170:	2304      	movs	r3, #4
 8003172:	76fb      	strb	r3, [r7, #27]
 8003174:	e008      	b.n	8003188 <UART_SetConfig+0x284>
 8003176:	2308      	movs	r3, #8
 8003178:	76fb      	strb	r3, [r7, #27]
 800317a:	e005      	b.n	8003188 <UART_SetConfig+0x284>
 800317c:	2310      	movs	r3, #16
 800317e:	76fb      	strb	r3, [r7, #27]
 8003180:	bf00      	nop
 8003182:	e001      	b.n	8003188 <UART_SetConfig+0x284>
 8003184:	2310      	movs	r3, #16
 8003186:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a16      	ldr	r2, [pc, #88]	; (80031e8 <UART_SetConfig+0x2e4>)
 800318e:	4293      	cmp	r3, r2
 8003190:	f040 8087 	bne.w	80032a2 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003194:	7efb      	ldrb	r3, [r7, #27]
 8003196:	2b08      	cmp	r3, #8
 8003198:	d836      	bhi.n	8003208 <UART_SetConfig+0x304>
 800319a:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <UART_SetConfig+0x29c>)
 800319c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a0:	080031c5 	.word	0x080031c5
 80031a4:	08003209 	.word	0x08003209
 80031a8:	080031cd 	.word	0x080031cd
 80031ac:	08003209 	.word	0x08003209
 80031b0:	080031d3 	.word	0x080031d3
 80031b4:	08003209 	.word	0x08003209
 80031b8:	08003209 	.word	0x08003209
 80031bc:	08003209 	.word	0x08003209
 80031c0:	080031db 	.word	0x080031db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031c4:	f7fe fd7c 	bl	8001cc0 <HAL_RCC_GetPCLK1Freq>
 80031c8:	6178      	str	r0, [r7, #20]
        break;
 80031ca:	e022      	b.n	8003212 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031cc:	4b0d      	ldr	r3, [pc, #52]	; (8003204 <UART_SetConfig+0x300>)
 80031ce:	617b      	str	r3, [r7, #20]
        break;
 80031d0:	e01f      	b.n	8003212 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031d2:	f7fe fcdf 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 80031d6:	6178      	str	r0, [r7, #20]
        break;
 80031d8:	e01b      	b.n	8003212 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031de:	617b      	str	r3, [r7, #20]
        break;
 80031e0:	e017      	b.n	8003212 <UART_SetConfig+0x30e>
 80031e2:	bf00      	nop
 80031e4:	efff69f3 	.word	0xefff69f3
 80031e8:	40008000 	.word	0x40008000
 80031ec:	40013800 	.word	0x40013800
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40004400 	.word	0x40004400
 80031f8:	40004800 	.word	0x40004800
 80031fc:	40004c00 	.word	0x40004c00
 8003200:	40005000 	.word	0x40005000
 8003204:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	76bb      	strb	r3, [r7, #26]
        break;
 8003210:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 80f1 	beq.w	80033fc <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	4413      	add	r3, r2
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	429a      	cmp	r2, r3
 8003228:	d305      	bcc.n	8003236 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	429a      	cmp	r2, r3
 8003234:	d902      	bls.n	800323c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	76bb      	strb	r3, [r7, #26]
 800323a:	e0df      	b.n	80033fc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	4619      	mov	r1, r3
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	f04f 0400 	mov.w	r4, #0
 800324c:	0214      	lsls	r4, r2, #8
 800324e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003252:	020b      	lsls	r3, r1, #8
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6852      	ldr	r2, [r2, #4]
 8003258:	0852      	lsrs	r2, r2, #1
 800325a:	4611      	mov	r1, r2
 800325c:	f04f 0200 	mov.w	r2, #0
 8003260:	eb13 0b01 	adds.w	fp, r3, r1
 8003264:	eb44 0c02 	adc.w	ip, r4, r2
 8003268:	4658      	mov	r0, fp
 800326a:	4661      	mov	r1, ip
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f04f 0400 	mov.w	r4, #0
 8003274:	461a      	mov	r2, r3
 8003276:	4623      	mov	r3, r4
 8003278:	f7fc fffa 	bl	8000270 <__aeabi_uldivmod>
 800327c:	4603      	mov	r3, r0
 800327e:	460c      	mov	r4, r1
 8003280:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003288:	d308      	bcc.n	800329c <UART_SetConfig+0x398>
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003290:	d204      	bcs.n	800329c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	60da      	str	r2, [r3, #12]
 800329a:	e0af      	b.n	80033fc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	76bb      	strb	r3, [r7, #26]
 80032a0:	e0ac      	b.n	80033fc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032aa:	d15b      	bne.n	8003364 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80032ac:	7efb      	ldrb	r3, [r7, #27]
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d827      	bhi.n	8003302 <UART_SetConfig+0x3fe>
 80032b2:	a201      	add	r2, pc, #4	; (adr r2, 80032b8 <UART_SetConfig+0x3b4>)
 80032b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b8:	080032dd 	.word	0x080032dd
 80032bc:	080032e5 	.word	0x080032e5
 80032c0:	080032ed 	.word	0x080032ed
 80032c4:	08003303 	.word	0x08003303
 80032c8:	080032f3 	.word	0x080032f3
 80032cc:	08003303 	.word	0x08003303
 80032d0:	08003303 	.word	0x08003303
 80032d4:	08003303 	.word	0x08003303
 80032d8:	080032fb 	.word	0x080032fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032dc:	f7fe fcf0 	bl	8001cc0 <HAL_RCC_GetPCLK1Freq>
 80032e0:	6178      	str	r0, [r7, #20]
        break;
 80032e2:	e013      	b.n	800330c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032e4:	f7fe fd02 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 80032e8:	6178      	str	r0, [r7, #20]
        break;
 80032ea:	e00f      	b.n	800330c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032ec:	4b49      	ldr	r3, [pc, #292]	; (8003414 <UART_SetConfig+0x510>)
 80032ee:	617b      	str	r3, [r7, #20]
        break;
 80032f0:	e00c      	b.n	800330c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032f2:	f7fe fc4f 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 80032f6:	6178      	str	r0, [r7, #20]
        break;
 80032f8:	e008      	b.n	800330c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032fe:	617b      	str	r3, [r7, #20]
        break;
 8003300:	e004      	b.n	800330c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003302:	2300      	movs	r3, #0
 8003304:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	76bb      	strb	r3, [r7, #26]
        break;
 800330a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d074      	beq.n	80033fc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	005a      	lsls	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	085b      	lsrs	r3, r3, #1
 800331c:	441a      	add	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	fbb2 f3f3 	udiv	r3, r2, r3
 8003326:	b29b      	uxth	r3, r3
 8003328:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	2b0f      	cmp	r3, #15
 800332e:	d916      	bls.n	800335e <UART_SetConfig+0x45a>
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003336:	d212      	bcs.n	800335e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	b29b      	uxth	r3, r3
 800333c:	f023 030f 	bic.w	r3, r3, #15
 8003340:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	085b      	lsrs	r3, r3, #1
 8003346:	b29b      	uxth	r3, r3
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	b29a      	uxth	r2, r3
 800334e:	89fb      	ldrh	r3, [r7, #14]
 8003350:	4313      	orrs	r3, r2
 8003352:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	89fa      	ldrh	r2, [r7, #14]
 800335a:	60da      	str	r2, [r3, #12]
 800335c:	e04e      	b.n	80033fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	76bb      	strb	r3, [r7, #26]
 8003362:	e04b      	b.n	80033fc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003364:	7efb      	ldrb	r3, [r7, #27]
 8003366:	2b08      	cmp	r3, #8
 8003368:	d827      	bhi.n	80033ba <UART_SetConfig+0x4b6>
 800336a:	a201      	add	r2, pc, #4	; (adr r2, 8003370 <UART_SetConfig+0x46c>)
 800336c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003370:	08003395 	.word	0x08003395
 8003374:	0800339d 	.word	0x0800339d
 8003378:	080033a5 	.word	0x080033a5
 800337c:	080033bb 	.word	0x080033bb
 8003380:	080033ab 	.word	0x080033ab
 8003384:	080033bb 	.word	0x080033bb
 8003388:	080033bb 	.word	0x080033bb
 800338c:	080033bb 	.word	0x080033bb
 8003390:	080033b3 	.word	0x080033b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003394:	f7fe fc94 	bl	8001cc0 <HAL_RCC_GetPCLK1Freq>
 8003398:	6178      	str	r0, [r7, #20]
        break;
 800339a:	e013      	b.n	80033c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800339c:	f7fe fca6 	bl	8001cec <HAL_RCC_GetPCLK2Freq>
 80033a0:	6178      	str	r0, [r7, #20]
        break;
 80033a2:	e00f      	b.n	80033c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033a4:	4b1b      	ldr	r3, [pc, #108]	; (8003414 <UART_SetConfig+0x510>)
 80033a6:	617b      	str	r3, [r7, #20]
        break;
 80033a8:	e00c      	b.n	80033c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033aa:	f7fe fbf3 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 80033ae:	6178      	str	r0, [r7, #20]
        break;
 80033b0:	e008      	b.n	80033c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033b6:	617b      	str	r3, [r7, #20]
        break;
 80033b8:	e004      	b.n	80033c4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	76bb      	strb	r3, [r7, #26]
        break;
 80033c2:	bf00      	nop
    }

    if (pclk != 0U)
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d018      	beq.n	80033fc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	085a      	lsrs	r2, r3, #1
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	441a      	add	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	b29b      	uxth	r3, r3
 80033de:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	2b0f      	cmp	r3, #15
 80033e4:	d908      	bls.n	80033f8 <UART_SetConfig+0x4f4>
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033ec:	d204      	bcs.n	80033f8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	60da      	str	r2, [r3, #12]
 80033f6:	e001      	b.n	80033fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003408:	7ebb      	ldrb	r3, [r7, #26]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3720      	adds	r7, #32
 800340e:	46bd      	mov	sp, r7
 8003410:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003414:	00f42400 	.word	0x00f42400

08003418 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00a      	beq.n	80034ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d01a      	beq.n	800352e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003516:	d10a      	bne.n	800352e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	605a      	str	r2, [r3, #4]
  }
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800356a:	f7fd fb2f 	bl	8000bcc <HAL_GetTick>
 800356e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b08      	cmp	r3, #8
 800357c:	d10e      	bne.n	800359c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800357e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 f82a 	bl	80035e6 <UART_WaitOnFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e020      	b.n	80035de <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d10e      	bne.n	80035c8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035aa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f814 	bl	80035e6 <UART_WaitOnFlagUntilTimeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e00a      	b.n	80035de <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2220      	movs	r2, #32
 80035cc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	60f8      	str	r0, [r7, #12]
 80035ee:	60b9      	str	r1, [r7, #8]
 80035f0:	603b      	str	r3, [r7, #0]
 80035f2:	4613      	mov	r3, r2
 80035f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f6:	e05d      	b.n	80036b4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035fe:	d059      	beq.n	80036b4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003600:	f7fd fae4 	bl	8000bcc <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	429a      	cmp	r2, r3
 800360e:	d302      	bcc.n	8003616 <UART_WaitOnFlagUntilTimeout+0x30>
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d11b      	bne.n	800364e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003624:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 0201 	bic.w	r2, r2, #1
 8003634:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2220      	movs	r2, #32
 800363a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2220      	movs	r2, #32
 8003640:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e042      	b.n	80036d4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d02b      	beq.n	80036b4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003666:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800366a:	d123      	bne.n	80036b4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003674:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003684:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2220      	movs	r2, #32
 800369a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2220      	movs	r2, #32
 80036a0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2220      	movs	r2, #32
 80036a6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e00f      	b.n	80036d4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	69da      	ldr	r2, [r3, #28]
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d092      	beq.n	80035f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036f2:	f3ef 8305 	mrs	r3, IPSR
 80036f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80036f8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10f      	bne.n	800371e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003702:	607b      	str	r3, [r7, #4]
  return(result);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d105      	bne.n	8003716 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800370a:	f3ef 8311 	mrs	r3, BASEPRI
 800370e:	603b      	str	r3, [r7, #0]
  return(result);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d007      	beq.n	8003726 <osKernelInitialize+0x3a>
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <osKernelInitialize+0x64>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d103      	bne.n	8003726 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800371e:	f06f 0305 	mvn.w	r3, #5
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	e00c      	b.n	8003740 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003726:	4b0a      	ldr	r3, [pc, #40]	; (8003750 <osKernelInitialize+0x64>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d105      	bne.n	800373a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800372e:	4b08      	ldr	r3, [pc, #32]	; (8003750 <osKernelInitialize+0x64>)
 8003730:	2201      	movs	r2, #1
 8003732:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003734:	2300      	movs	r3, #0
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	e002      	b.n	8003740 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800373a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800373e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003740:	68fb      	ldr	r3, [r7, #12]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000094 	.word	0x20000094

08003754 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800375a:	f3ef 8305 	mrs	r3, IPSR
 800375e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003760:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10f      	bne.n	8003786 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003766:	f3ef 8310 	mrs	r3, PRIMASK
 800376a:	607b      	str	r3, [r7, #4]
  return(result);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d105      	bne.n	800377e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003772:	f3ef 8311 	mrs	r3, BASEPRI
 8003776:	603b      	str	r3, [r7, #0]
  return(result);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d007      	beq.n	800378e <osKernelStart+0x3a>
 800377e:	4b0f      	ldr	r3, [pc, #60]	; (80037bc <osKernelStart+0x68>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d103      	bne.n	800378e <osKernelStart+0x3a>
    stat = osErrorISR;
 8003786:	f06f 0305 	mvn.w	r3, #5
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	e010      	b.n	80037b0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <osKernelStart+0x68>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d109      	bne.n	80037aa <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003796:	f7ff ffa1 	bl	80036dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800379a:	4b08      	ldr	r3, [pc, #32]	; (80037bc <osKernelStart+0x68>)
 800379c:	2202      	movs	r2, #2
 800379e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80037a0:	f001 f870 	bl	8004884 <vTaskStartScheduler>
      stat = osOK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
 80037a8:	e002      	b.n	80037b0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ae:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80037b0:	68fb      	ldr	r3, [r7, #12]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000094 	.word	0x20000094

080037c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b090      	sub	sp, #64	; 0x40
 80037c4:	af04      	add	r7, sp, #16
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037d0:	f3ef 8305 	mrs	r3, IPSR
 80037d4:	61fb      	str	r3, [r7, #28]
  return(result);
 80037d6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f040 808f 	bne.w	80038fc <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037de:	f3ef 8310 	mrs	r3, PRIMASK
 80037e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d105      	bne.n	80037f6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80037ea:	f3ef 8311 	mrs	r3, BASEPRI
 80037ee:	617b      	str	r3, [r7, #20]
  return(result);
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <osThreadNew+0x3e>
 80037f6:	4b44      	ldr	r3, [pc, #272]	; (8003908 <osThreadNew+0x148>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d07e      	beq.n	80038fc <osThreadNew+0x13c>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d07b      	beq.n	80038fc <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003804:	2380      	movs	r3, #128	; 0x80
 8003806:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003808:	2318      	movs	r3, #24
 800380a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800380c:	2300      	movs	r3, #0
 800380e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003810:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003814:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d045      	beq.n	80038a8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <osThreadNew+0x6a>
        name = attr->name;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383a:	2b00      	cmp	r3, #0
 800383c:	d008      	beq.n	8003850 <osThreadNew+0x90>
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	2b38      	cmp	r3, #56	; 0x38
 8003842:	d805      	bhi.n	8003850 <osThreadNew+0x90>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <osThreadNew+0x94>
        return (NULL);
 8003850:	2300      	movs	r3, #0
 8003852:	e054      	b.n	80038fe <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	089b      	lsrs	r3, r3, #2
 8003862:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00e      	beq.n	800388a <osThreadNew+0xca>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	2b5b      	cmp	r3, #91	; 0x5b
 8003872:	d90a      	bls.n	800388a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003878:	2b00      	cmp	r3, #0
 800387a:	d006      	beq.n	800388a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <osThreadNew+0xca>
        mem = 1;
 8003884:	2301      	movs	r3, #1
 8003886:	623b      	str	r3, [r7, #32]
 8003888:	e010      	b.n	80038ac <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10c      	bne.n	80038ac <osThreadNew+0xec>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d108      	bne.n	80038ac <osThreadNew+0xec>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d104      	bne.n	80038ac <osThreadNew+0xec>
          mem = 0;
 80038a2:	2300      	movs	r3, #0
 80038a4:	623b      	str	r3, [r7, #32]
 80038a6:	e001      	b.n	80038ac <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80038ac:	6a3b      	ldr	r3, [r7, #32]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d110      	bne.n	80038d4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80038ba:	9202      	str	r2, [sp, #8]
 80038bc:	9301      	str	r3, [sp, #4]
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 fe09 	bl	80044e0 <xTaskCreateStatic>
 80038ce:	4603      	mov	r3, r0
 80038d0:	613b      	str	r3, [r7, #16]
 80038d2:	e013      	b.n	80038fc <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d110      	bne.n	80038fc <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80038da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038dc:	b29a      	uxth	r2, r3
 80038de:	f107 0310 	add.w	r3, r7, #16
 80038e2:	9301      	str	r3, [sp, #4]
 80038e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fe51 	bl	8004594 <xTaskCreate>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d001      	beq.n	80038fc <osThreadNew+0x13c>
          hTask = NULL;
 80038f8:	2300      	movs	r3, #0
 80038fa:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80038fc:	693b      	ldr	r3, [r7, #16]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3730      	adds	r7, #48	; 0x30
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	20000094 	.word	0x20000094

0800390c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003914:	f3ef 8305 	mrs	r3, IPSR
 8003918:	613b      	str	r3, [r7, #16]
  return(result);
 800391a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800391c:	2b00      	cmp	r3, #0
 800391e:	d10f      	bne.n	8003940 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003920:	f3ef 8310 	mrs	r3, PRIMASK
 8003924:	60fb      	str	r3, [r7, #12]
  return(result);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d105      	bne.n	8003938 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800392c:	f3ef 8311 	mrs	r3, BASEPRI
 8003930:	60bb      	str	r3, [r7, #8]
  return(result);
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <osDelay+0x3c>
 8003938:	4b0a      	ldr	r3, [pc, #40]	; (8003964 <osDelay+0x58>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d103      	bne.n	8003948 <osDelay+0x3c>
    stat = osErrorISR;
 8003940:	f06f 0305 	mvn.w	r3, #5
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	e007      	b.n	8003958 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 ff62 	bl	800481c <vTaskDelay>
    }
  }

  return (stat);
 8003958:	697b      	ldr	r3, [r7, #20]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	20000094 	.word	0x20000094

08003968 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a07      	ldr	r2, [pc, #28]	; (8003994 <vApplicationGetIdleTaskMemory+0x2c>)
 8003978:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	4a06      	ldr	r2, [pc, #24]	; (8003998 <vApplicationGetIdleTaskMemory+0x30>)
 800397e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2280      	movs	r2, #128	; 0x80
 8003984:	601a      	str	r2, [r3, #0]
}
 8003986:	bf00      	nop
 8003988:	3714      	adds	r7, #20
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000098 	.word	0x20000098
 8003998:	200000f4 	.word	0x200000f4

0800399c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4a07      	ldr	r2, [pc, #28]	; (80039c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80039ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	4a06      	ldr	r2, [pc, #24]	; (80039cc <vApplicationGetTimerTaskMemory+0x30>)
 80039b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039ba:	601a      	str	r2, [r3, #0]
}
 80039bc:	bf00      	nop
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	200002f4 	.word	0x200002f4
 80039cc:	20000350 	.word	0x20000350

080039d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f103 0208 	add.w	r2, r3, #8
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80039e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f103 0208 	add.w	r2, r3, #8
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f103 0208 	add.w	r2, r3, #8
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003a1e:	bf00      	nop
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b085      	sub	sp, #20
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	bf00      	nop
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a88:	d103      	bne.n	8003a92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	e00c      	b.n	8003aac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3308      	adds	r3, #8
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	e002      	b.n	8003aa0 <vListInsert+0x2e>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d2f6      	bcs.n	8003a9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	1c5a      	adds	r2, r3, #1
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	601a      	str	r2, [r3, #0]
}
 8003ad8:	bf00      	nop
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6892      	ldr	r2, [r2, #8]
 8003afa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6852      	ldr	r2, [r2, #4]
 8003b04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d103      	bne.n	8003b18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	1e5a      	subs	r2, r3, #1
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d109      	bne.n	8003b60 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b50:	f383 8811 	msr	BASEPRI, r3
 8003b54:	f3bf 8f6f 	isb	sy
 8003b58:	f3bf 8f4f 	dsb	sy
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	e7fe      	b.n	8003b5e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003b60:	f002 f814 	bl	8005b8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6c:	68f9      	ldr	r1, [r7, #12]
 8003b6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b70:	fb01 f303 	mul.w	r3, r1, r3
 8003b74:	441a      	add	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b90:	3b01      	subs	r3, #1
 8003b92:	68f9      	ldr	r1, [r7, #12]
 8003b94:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b96:	fb01 f303 	mul.w	r3, r1, r3
 8003b9a:	441a      	add	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	22ff      	movs	r2, #255	; 0xff
 8003ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	22ff      	movs	r2, #255	; 0xff
 8003bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d114      	bne.n	8003be0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d01a      	beq.n	8003bf4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	3310      	adds	r3, #16
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f001 f8de 	bl	8004d84 <xTaskRemoveFromEventList>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d012      	beq.n	8003bf4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003bce:	4b0d      	ldr	r3, [pc, #52]	; (8003c04 <xQueueGenericReset+0xcc>)
 8003bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	f3bf 8f4f 	dsb	sy
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	e009      	b.n	8003bf4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	3310      	adds	r3, #16
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff fef3 	bl	80039d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	3324      	adds	r3, #36	; 0x24
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7ff feee 	bl	80039d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003bf4:	f001 fff8 	bl	8005be8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003bf8:	2301      	movs	r3, #1
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	e000ed04 	.word	0xe000ed04

08003c08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08e      	sub	sp, #56	; 0x38
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d109      	bne.n	8003c30 <xQueueGenericCreateStatic+0x28>
 8003c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c2e:	e7fe      	b.n	8003c2e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <xQueueGenericCreateStatic+0x42>
 8003c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3a:	f383 8811 	msr	BASEPRI, r3
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f3bf 8f4f 	dsb	sy
 8003c46:	627b      	str	r3, [r7, #36]	; 0x24
 8003c48:	e7fe      	b.n	8003c48 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <xQueueGenericCreateStatic+0x4e>
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <xQueueGenericCreateStatic+0x52>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <xQueueGenericCreateStatic+0x54>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d109      	bne.n	8003c74 <xQueueGenericCreateStatic+0x6c>
 8003c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c64:	f383 8811 	msr	BASEPRI, r3
 8003c68:	f3bf 8f6f 	isb	sy
 8003c6c:	f3bf 8f4f 	dsb	sy
 8003c70:	623b      	str	r3, [r7, #32]
 8003c72:	e7fe      	b.n	8003c72 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <xQueueGenericCreateStatic+0x78>
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <xQueueGenericCreateStatic+0x7c>
 8003c80:	2301      	movs	r3, #1
 8003c82:	e000      	b.n	8003c86 <xQueueGenericCreateStatic+0x7e>
 8003c84:	2300      	movs	r3, #0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d109      	bne.n	8003c9e <xQueueGenericCreateStatic+0x96>
 8003c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8e:	f383 8811 	msr	BASEPRI, r3
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	f3bf 8f4f 	dsb	sy
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	e7fe      	b.n	8003c9c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c9e:	2350      	movs	r3, #80	; 0x50
 8003ca0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b50      	cmp	r3, #80	; 0x50
 8003ca6:	d009      	beq.n	8003cbc <xQueueGenericCreateStatic+0xb4>
 8003ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cac:	f383 8811 	msr	BASEPRI, r3
 8003cb0:	f3bf 8f6f 	isb	sy
 8003cb4:	f3bf 8f4f 	dsb	sy
 8003cb8:	61bb      	str	r3, [r7, #24]
 8003cba:	e7fe      	b.n	8003cba <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003cbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00d      	beq.n	8003ce4 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003cd0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	68b9      	ldr	r1, [r7, #8]
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f805 	bl	8003cee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3730      	adds	r7, #48	; 0x30
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b084      	sub	sp, #16
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	60f8      	str	r0, [r7, #12]
 8003cf6:	60b9      	str	r1, [r7, #8]
 8003cf8:	607a      	str	r2, [r7, #4]
 8003cfa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	e002      	b.n	8003d10 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	69b8      	ldr	r0, [r7, #24]
 8003d20:	f7ff ff0a 	bl	8003b38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08e      	sub	sp, #56	; 0x38
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
 8003d40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d42:	2300      	movs	r3, #0
 8003d44:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d109      	bne.n	8003d64 <xQueueGenericSend+0x30>
 8003d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d54:	f383 8811 	msr	BASEPRI, r3
 8003d58:	f3bf 8f6f 	isb	sy
 8003d5c:	f3bf 8f4f 	dsb	sy
 8003d60:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d62:	e7fe      	b.n	8003d62 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d103      	bne.n	8003d72 <xQueueGenericSend+0x3e>
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <xQueueGenericSend+0x42>
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <xQueueGenericSend+0x44>
 8003d76:	2300      	movs	r3, #0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d109      	bne.n	8003d90 <xQueueGenericSend+0x5c>
 8003d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d80:	f383 8811 	msr	BASEPRI, r3
 8003d84:	f3bf 8f6f 	isb	sy
 8003d88:	f3bf 8f4f 	dsb	sy
 8003d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d8e:	e7fe      	b.n	8003d8e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d103      	bne.n	8003d9e <xQueueGenericSend+0x6a>
 8003d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <xQueueGenericSend+0x6e>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <xQueueGenericSend+0x70>
 8003da2:	2300      	movs	r3, #0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d109      	bne.n	8003dbc <xQueueGenericSend+0x88>
 8003da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dac:	f383 8811 	msr	BASEPRI, r3
 8003db0:	f3bf 8f6f 	isb	sy
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	623b      	str	r3, [r7, #32]
 8003dba:	e7fe      	b.n	8003dba <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dbc:	f001 f998 	bl	80050f0 <xTaskGetSchedulerState>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <xQueueGenericSend+0x98>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <xQueueGenericSend+0x9c>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <xQueueGenericSend+0x9e>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <xQueueGenericSend+0xb6>
 8003dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dda:	f383 8811 	msr	BASEPRI, r3
 8003dde:	f3bf 8f6f 	isb	sy
 8003de2:	f3bf 8f4f 	dsb	sy
 8003de6:	61fb      	str	r3, [r7, #28]
 8003de8:	e7fe      	b.n	8003de8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dea:	f001 fecf 	bl	8005b8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d302      	bcc.n	8003e00 <xQueueGenericSend+0xcc>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d129      	bne.n	8003e54 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	68b9      	ldr	r1, [r7, #8]
 8003e04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003e06:	f000 f9ff 	bl	8004208 <prvCopyDataToQueue>
 8003e0a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d010      	beq.n	8003e36 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e16:	3324      	adds	r3, #36	; 0x24
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 ffb3 	bl	8004d84 <xTaskRemoveFromEventList>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e24:	4b3f      	ldr	r3, [pc, #252]	; (8003f24 <xQueueGenericSend+0x1f0>)
 8003e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	e00a      	b.n	8003e4c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d007      	beq.n	8003e4c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e3c:	4b39      	ldr	r3, [pc, #228]	; (8003f24 <xQueueGenericSend+0x1f0>)
 8003e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	f3bf 8f4f 	dsb	sy
 8003e48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e4c:	f001 fecc 	bl	8005be8 <vPortExitCritical>
				return pdPASS;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e063      	b.n	8003f1c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d103      	bne.n	8003e62 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e5a:	f001 fec5 	bl	8005be8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e05c      	b.n	8003f1c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d106      	bne.n	8003e76 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e68:	f107 0314 	add.w	r3, r7, #20
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f000 ffeb 	bl	8004e48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e72:	2301      	movs	r3, #1
 8003e74:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e76:	f001 feb7 	bl	8005be8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e7a:	f000 fd67 	bl	800494c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e7e:	f001 fe85 	bl	8005b8c <vPortEnterCritical>
 8003e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e88:	b25b      	sxtb	r3, r3
 8003e8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e8e:	d103      	bne.n	8003e98 <xQueueGenericSend+0x164>
 8003e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e9e:	b25b      	sxtb	r3, r3
 8003ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ea4:	d103      	bne.n	8003eae <xQueueGenericSend+0x17a>
 8003ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003eae:	f001 fe9b 	bl	8005be8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003eb2:	1d3a      	adds	r2, r7, #4
 8003eb4:	f107 0314 	add.w	r3, r7, #20
 8003eb8:	4611      	mov	r1, r2
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 ffda 	bl	8004e74 <xTaskCheckForTimeOut>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d124      	bne.n	8003f10 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003ec6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ec8:	f000 fa96 	bl	80043f8 <prvIsQueueFull>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d018      	beq.n	8003f04 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed4:	3310      	adds	r3, #16
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	4611      	mov	r1, r2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 ff04 	bl	8004ce8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ee0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ee2:	f000 fa21 	bl	8004328 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003ee6:	f000 fd3f 	bl	8004968 <xTaskResumeAll>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f47f af7c 	bne.w	8003dea <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003ef2:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <xQueueGenericSend+0x1f0>)
 8003ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	f3bf 8f6f 	isb	sy
 8003f02:	e772      	b.n	8003dea <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003f04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f06:	f000 fa0f 	bl	8004328 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f0a:	f000 fd2d 	bl	8004968 <xTaskResumeAll>
 8003f0e:	e76c      	b.n	8003dea <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003f10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f12:	f000 fa09 	bl	8004328 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f16:	f000 fd27 	bl	8004968 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f1a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3738      	adds	r7, #56	; 0x38
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	e000ed04 	.word	0xe000ed04

08003f28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b08e      	sub	sp, #56	; 0x38
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <xQueueGenericSendFromISR+0x2c>
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	627b      	str	r3, [r7, #36]	; 0x24
 8003f52:	e7fe      	b.n	8003f52 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d103      	bne.n	8003f62 <xQueueGenericSendFromISR+0x3a>
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <xQueueGenericSendFromISR+0x3e>
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <xQueueGenericSendFromISR+0x40>
 8003f66:	2300      	movs	r3, #0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d109      	bne.n	8003f80 <xQueueGenericSendFromISR+0x58>
 8003f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f70:	f383 8811 	msr	BASEPRI, r3
 8003f74:	f3bf 8f6f 	isb	sy
 8003f78:	f3bf 8f4f 	dsb	sy
 8003f7c:	623b      	str	r3, [r7, #32]
 8003f7e:	e7fe      	b.n	8003f7e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d103      	bne.n	8003f8e <xQueueGenericSendFromISR+0x66>
 8003f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <xQueueGenericSendFromISR+0x6a>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <xQueueGenericSendFromISR+0x6c>
 8003f92:	2300      	movs	r3, #0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d109      	bne.n	8003fac <xQueueGenericSendFromISR+0x84>
 8003f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9c:	f383 8811 	msr	BASEPRI, r3
 8003fa0:	f3bf 8f6f 	isb	sy
 8003fa4:	f3bf 8f4f 	dsb	sy
 8003fa8:	61fb      	str	r3, [r7, #28]
 8003faa:	e7fe      	b.n	8003faa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fac:	f001 feca 	bl	8005d44 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003fb0:	f3ef 8211 	mrs	r2, BASEPRI
 8003fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	61ba      	str	r2, [r7, #24]
 8003fc6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003fc8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003fca:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d302      	bcc.n	8003fde <xQueueGenericSendFromISR+0xb6>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d12c      	bne.n	8004038 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fee:	f000 f90b 	bl	8004208 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003ff2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003ff6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ffa:	d112      	bne.n	8004022 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	d016      	beq.n	8004032 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004006:	3324      	adds	r3, #36	; 0x24
 8004008:	4618      	mov	r0, r3
 800400a:	f000 febb 	bl	8004d84 <xTaskRemoveFromEventList>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e007      	b.n	8004032 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004022:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004026:	3301      	adds	r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	b25a      	sxtb	r2, r3
 800402c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004032:	2301      	movs	r3, #1
 8004034:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004036:	e001      	b.n	800403c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004038:	2300      	movs	r3, #0
 800403a:	637b      	str	r3, [r7, #52]	; 0x34
 800403c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004048:	4618      	mov	r0, r3
 800404a:	3738      	adds	r7, #56	; 0x38
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08c      	sub	sp, #48	; 0x30
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800405c:	2300      	movs	r3, #0
 800405e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <xQueueReceive+0x2e>
	__asm volatile
 800406a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406e:	f383 8811 	msr	BASEPRI, r3
 8004072:	f3bf 8f6f 	isb	sy
 8004076:	f3bf 8f4f 	dsb	sy
 800407a:	623b      	str	r3, [r7, #32]
 800407c:	e7fe      	b.n	800407c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d103      	bne.n	800408c <xQueueReceive+0x3c>
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <xQueueReceive+0x40>
 800408c:	2301      	movs	r3, #1
 800408e:	e000      	b.n	8004092 <xQueueReceive+0x42>
 8004090:	2300      	movs	r3, #0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <xQueueReceive+0x5a>
 8004096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409a:	f383 8811 	msr	BASEPRI, r3
 800409e:	f3bf 8f6f 	isb	sy
 80040a2:	f3bf 8f4f 	dsb	sy
 80040a6:	61fb      	str	r3, [r7, #28]
 80040a8:	e7fe      	b.n	80040a8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040aa:	f001 f821 	bl	80050f0 <xTaskGetSchedulerState>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d102      	bne.n	80040ba <xQueueReceive+0x6a>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <xQueueReceive+0x6e>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <xQueueReceive+0x70>
 80040be:	2300      	movs	r3, #0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d109      	bne.n	80040d8 <xQueueReceive+0x88>
 80040c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	61bb      	str	r3, [r7, #24]
 80040d6:	e7fe      	b.n	80040d6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040d8:	f001 fd58 	bl	8005b8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d01f      	beq.n	8004128 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80040e8:	68b9      	ldr	r1, [r7, #8]
 80040ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040ec:	f000 f8f6 	bl	80042dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80040f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f2:	1e5a      	subs	r2, r3, #1
 80040f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00f      	beq.n	8004120 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	3310      	adds	r3, #16
 8004104:	4618      	mov	r0, r3
 8004106:	f000 fe3d 	bl	8004d84 <xTaskRemoveFromEventList>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	d007      	beq.n	8004120 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004110:	4b3c      	ldr	r3, [pc, #240]	; (8004204 <xQueueReceive+0x1b4>)
 8004112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004120:	f001 fd62 	bl	8005be8 <vPortExitCritical>
				return pdPASS;
 8004124:	2301      	movs	r3, #1
 8004126:	e069      	b.n	80041fc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d103      	bne.n	8004136 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800412e:	f001 fd5b 	bl	8005be8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004132:	2300      	movs	r3, #0
 8004134:	e062      	b.n	80041fc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004138:	2b00      	cmp	r3, #0
 800413a:	d106      	bne.n	800414a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800413c:	f107 0310 	add.w	r3, r7, #16
 8004140:	4618      	mov	r0, r3
 8004142:	f000 fe81 	bl	8004e48 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004146:	2301      	movs	r3, #1
 8004148:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800414a:	f001 fd4d 	bl	8005be8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800414e:	f000 fbfd 	bl	800494c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004152:	f001 fd1b 	bl	8005b8c <vPortEnterCritical>
 8004156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004158:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800415c:	b25b      	sxtb	r3, r3
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004162:	d103      	bne.n	800416c <xQueueReceive+0x11c>
 8004164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800416c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004172:	b25b      	sxtb	r3, r3
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004178:	d103      	bne.n	8004182 <xQueueReceive+0x132>
 800417a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004182:	f001 fd31 	bl	8005be8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004186:	1d3a      	adds	r2, r7, #4
 8004188:	f107 0310 	add.w	r3, r7, #16
 800418c:	4611      	mov	r1, r2
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fe70 	bl	8004e74 <xTaskCheckForTimeOut>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d123      	bne.n	80041e2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800419a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800419c:	f000 f916 	bl	80043cc <prvIsQueueEmpty>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d017      	beq.n	80041d6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80041a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a8:	3324      	adds	r3, #36	; 0x24
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	4611      	mov	r1, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 fd9a 	bl	8004ce8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80041b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041b6:	f000 f8b7 	bl	8004328 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80041ba:	f000 fbd5 	bl	8004968 <xTaskResumeAll>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d189      	bne.n	80040d8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80041c4:	4b0f      	ldr	r3, [pc, #60]	; (8004204 <xQueueReceive+0x1b4>)
 80041c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	e780      	b.n	80040d8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80041d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041d8:	f000 f8a6 	bl	8004328 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041dc:	f000 fbc4 	bl	8004968 <xTaskResumeAll>
 80041e0:	e77a      	b.n	80040d8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80041e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041e4:	f000 f8a0 	bl	8004328 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041e8:	f000 fbbe 	bl	8004968 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041ee:	f000 f8ed 	bl	80043cc <prvIsQueueEmpty>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f43f af6f 	beq.w	80040d8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80041fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3730      	adds	r7, #48	; 0x30
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	e000ed04 	.word	0xe000ed04

08004208 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10d      	bne.n	8004242 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d14d      	bne.n	80042ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	4618      	mov	r0, r3
 8004234:	f000 ff7a 	bl	800512c <xTaskPriorityDisinherit>
 8004238:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
 8004240:	e043      	b.n	80042ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d119      	bne.n	800427c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6858      	ldr	r0, [r3, #4]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	461a      	mov	r2, r3
 8004252:	68b9      	ldr	r1, [r7, #8]
 8004254:	f001 ffb4 	bl	80061c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	441a      	add	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	429a      	cmp	r2, r3
 8004270:	d32b      	bcc.n	80042ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	e026      	b.n	80042ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	68d8      	ldr	r0, [r3, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	461a      	mov	r2, r3
 8004286:	68b9      	ldr	r1, [r7, #8]
 8004288:	f001 ff9a 	bl	80061c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	425b      	negs	r3, r3
 8004296:	441a      	add	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	68da      	ldr	r2, [r3, #12]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d207      	bcs.n	80042b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b0:	425b      	negs	r3, r3
 80042b2:	441a      	add	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d105      	bne.n	80042ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80042d2:	697b      	ldr	r3, [r7, #20]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3718      	adds	r7, #24
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d018      	beq.n	8004320 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68da      	ldr	r2, [r3, #12]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	441a      	add	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	429a      	cmp	r2, r3
 8004306:	d303      	bcc.n	8004310 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	68d9      	ldr	r1, [r3, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004318:	461a      	mov	r2, r3
 800431a:	6838      	ldr	r0, [r7, #0]
 800431c:	f001 ff50 	bl	80061c0 <memcpy>
	}
}
 8004320:	bf00      	nop
 8004322:	3708      	adds	r7, #8
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004330:	f001 fc2c 	bl	8005b8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800433a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800433c:	e011      	b.n	8004362 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	2b00      	cmp	r3, #0
 8004344:	d012      	beq.n	800436c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	3324      	adds	r3, #36	; 0x24
 800434a:	4618      	mov	r0, r3
 800434c:	f000 fd1a 	bl	8004d84 <xTaskRemoveFromEventList>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004356:	f000 fded 	bl	8004f34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	3b01      	subs	r3, #1
 800435e:	b2db      	uxtb	r3, r3
 8004360:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004366:	2b00      	cmp	r3, #0
 8004368:	dce9      	bgt.n	800433e <prvUnlockQueue+0x16>
 800436a:	e000      	b.n	800436e <prvUnlockQueue+0x46>
					break;
 800436c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	22ff      	movs	r2, #255	; 0xff
 8004372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004376:	f001 fc37 	bl	8005be8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800437a:	f001 fc07 	bl	8005b8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004384:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004386:	e011      	b.n	80043ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d012      	beq.n	80043b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3310      	adds	r3, #16
 8004394:	4618      	mov	r0, r3
 8004396:	f000 fcf5 	bl	8004d84 <xTaskRemoveFromEventList>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80043a0:	f000 fdc8 	bl	8004f34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80043a4:	7bbb      	ldrb	r3, [r7, #14]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80043ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	dce9      	bgt.n	8004388 <prvUnlockQueue+0x60>
 80043b4:	e000      	b.n	80043b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80043b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	22ff      	movs	r2, #255	; 0xff
 80043bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80043c0:	f001 fc12 	bl	8005be8 <vPortExitCritical>
}
 80043c4:	bf00      	nop
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80043d4:	f001 fbda 	bl	8005b8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d102      	bne.n	80043e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80043e0:	2301      	movs	r3, #1
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	e001      	b.n	80043ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80043ea:	f001 fbfd 	bl	8005be8 <vPortExitCritical>

	return xReturn;
 80043ee:	68fb      	ldr	r3, [r7, #12]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004400:	f001 fbc4 	bl	8005b8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440c:	429a      	cmp	r2, r3
 800440e:	d102      	bne.n	8004416 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004410:	2301      	movs	r3, #1
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	e001      	b.n	800441a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004416:	2300      	movs	r3, #0
 8004418:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800441a:	f001 fbe5 	bl	8005be8 <vPortExitCritical>

	return xReturn;
 800441e:	68fb      	ldr	r3, [r7, #12]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	e014      	b.n	8004462 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004438:	4a0e      	ldr	r2, [pc, #56]	; (8004474 <vQueueAddToRegistry+0x4c>)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10b      	bne.n	800445c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004444:	490b      	ldr	r1, [pc, #44]	; (8004474 <vQueueAddToRegistry+0x4c>)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800444e:	4a09      	ldr	r2, [pc, #36]	; (8004474 <vQueueAddToRegistry+0x4c>)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4413      	add	r3, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800445a:	e005      	b.n	8004468 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	3301      	adds	r3, #1
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2b07      	cmp	r3, #7
 8004466:	d9e7      	bls.n	8004438 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004468:	bf00      	nop
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	200025e8 	.word	0x200025e8

08004478 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004488:	f001 fb80 	bl	8005b8c <vPortEnterCritical>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004492:	b25b      	sxtb	r3, r3
 8004494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004498:	d103      	bne.n	80044a2 <vQueueWaitForMessageRestricted+0x2a>
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044a8:	b25b      	sxtb	r3, r3
 80044aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ae:	d103      	bne.n	80044b8 <vQueueWaitForMessageRestricted+0x40>
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044b8:	f001 fb96 	bl	8005be8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d106      	bne.n	80044d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	3324      	adds	r3, #36	; 0x24
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	68b9      	ldr	r1, [r7, #8]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 fc2f 	bl	8004d30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80044d2:	6978      	ldr	r0, [r7, #20]
 80044d4:	f7ff ff28 	bl	8004328 <prvUnlockQueue>
	}
 80044d8:	bf00      	nop
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08e      	sub	sp, #56	; 0x38
 80044e4:	af04      	add	r7, sp, #16
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80044ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d109      	bne.n	8004508 <xTaskCreateStatic+0x28>
 80044f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f8:	f383 8811 	msr	BASEPRI, r3
 80044fc:	f3bf 8f6f 	isb	sy
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	623b      	str	r3, [r7, #32]
 8004506:	e7fe      	b.n	8004506 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <xTaskCreateStatic+0x42>
 800450e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004512:	f383 8811 	msr	BASEPRI, r3
 8004516:	f3bf 8f6f 	isb	sy
 800451a:	f3bf 8f4f 	dsb	sy
 800451e:	61fb      	str	r3, [r7, #28]
 8004520:	e7fe      	b.n	8004520 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004522:	235c      	movs	r3, #92	; 0x5c
 8004524:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2b5c      	cmp	r3, #92	; 0x5c
 800452a:	d009      	beq.n	8004540 <xTaskCreateStatic+0x60>
 800452c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004530:	f383 8811 	msr	BASEPRI, r3
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	f3bf 8f4f 	dsb	sy
 800453c:	61bb      	str	r3, [r7, #24]
 800453e:	e7fe      	b.n	800453e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004540:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01e      	beq.n	8004586 <xTaskCreateStatic+0xa6>
 8004548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800454a:	2b00      	cmp	r3, #0
 800454c:	d01b      	beq.n	8004586 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800454e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004550:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004556:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	2202      	movs	r2, #2
 800455c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004560:	2300      	movs	r3, #0
 8004562:	9303      	str	r3, [sp, #12]
 8004564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004566:	9302      	str	r3, [sp, #8]
 8004568:	f107 0314 	add.w	r3, r7, #20
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	68b9      	ldr	r1, [r7, #8]
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 f850 	bl	800461e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800457e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004580:	f000 f8dc 	bl	800473c <prvAddNewTaskToReadyList>
 8004584:	e001      	b.n	800458a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004586:	2300      	movs	r3, #0
 8004588:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800458a:	697b      	ldr	r3, [r7, #20]
	}
 800458c:	4618      	mov	r0, r3
 800458e:	3728      	adds	r7, #40	; 0x28
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004594:	b580      	push	{r7, lr}
 8004596:	b08c      	sub	sp, #48	; 0x30
 8004598:	af04      	add	r7, sp, #16
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	603b      	str	r3, [r7, #0]
 80045a0:	4613      	mov	r3, r2
 80045a2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80045a4:	88fb      	ldrh	r3, [r7, #6]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f001 fc09 	bl	8005dc0 <pvPortMalloc>
 80045ae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00e      	beq.n	80045d4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80045b6:	205c      	movs	r0, #92	; 0x5c
 80045b8:	f001 fc02 	bl	8005dc0 <pvPortMalloc>
 80045bc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	631a      	str	r2, [r3, #48]	; 0x30
 80045ca:	e005      	b.n	80045d8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80045cc:	6978      	ldr	r0, [r7, #20]
 80045ce:	f001 fcb9 	bl	8005f44 <vPortFree>
 80045d2:	e001      	b.n	80045d8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d017      	beq.n	800460e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80045e6:	88fa      	ldrh	r2, [r7, #6]
 80045e8:	2300      	movs	r3, #0
 80045ea:	9303      	str	r3, [sp, #12]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	9302      	str	r3, [sp, #8]
 80045f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f2:	9301      	str	r3, [sp, #4]
 80045f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f80e 	bl	800461e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004602:	69f8      	ldr	r0, [r7, #28]
 8004604:	f000 f89a 	bl	800473c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004608:	2301      	movs	r3, #1
 800460a:	61bb      	str	r3, [r7, #24]
 800460c:	e002      	b.n	8004614 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800460e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004612:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004614:	69bb      	ldr	r3, [r7, #24]
	}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b088      	sub	sp, #32
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
 800462a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800462c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	461a      	mov	r2, r3
 8004636:	21a5      	movs	r1, #165	; 0xa5
 8004638:	f001 fdcd 	bl	80061d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800463c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004646:	3b01      	subs	r3, #1
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	4413      	add	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	f023 0307 	bic.w	r3, r3, #7
 8004654:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	2b00      	cmp	r3, #0
 800465e:	d009      	beq.n	8004674 <prvInitialiseNewTask+0x56>
 8004660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e7fe      	b.n	8004672 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d01f      	beq.n	80046ba <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800467a:	2300      	movs	r3, #0
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	e012      	b.n	80046a6 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	4413      	add	r3, r2
 8004686:	7819      	ldrb	r1, [r3, #0]
 8004688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	4413      	add	r3, r2
 800468e:	3334      	adds	r3, #52	; 0x34
 8004690:	460a      	mov	r2, r1
 8004692:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	4413      	add	r3, r2
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d006      	beq.n	80046ae <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	3301      	adds	r3, #1
 80046a4:	61fb      	str	r3, [r7, #28]
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	2b0f      	cmp	r3, #15
 80046aa:	d9e9      	bls.n	8004680 <prvInitialiseNewTask+0x62>
 80046ac:	e000      	b.n	80046b0 <prvInitialiseNewTask+0x92>
			{
				break;
 80046ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80046b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046b8:	e003      	b.n	80046c2 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80046ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80046c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c4:	2b37      	cmp	r3, #55	; 0x37
 80046c6:	d901      	bls.n	80046cc <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80046c8:	2337      	movs	r3, #55	; 0x37
 80046ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80046cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80046d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046da:	2200      	movs	r2, #0
 80046dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	3304      	adds	r3, #4
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff f994 	bl	8003a10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80046e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ea:	3318      	adds	r3, #24
 80046ec:	4618      	mov	r0, r3
 80046ee:	f7ff f98f 	bl	8003a10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80046f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80046fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004700:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004706:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	2200      	movs	r2, #0
 800470c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800470e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	68f9      	ldr	r1, [r7, #12]
 800471a:	69b8      	ldr	r0, [r7, #24]
 800471c:	f001 f90c 	bl	8005938 <pxPortInitialiseStack>
 8004720:	4602      	mov	r2, r0
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004724:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800472c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800472e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004732:	bf00      	nop
 8004734:	3720      	adds	r7, #32
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
	...

0800473c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004744:	f001 fa22 	bl	8005b8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004748:	4b2d      	ldr	r3, [pc, #180]	; (8004800 <prvAddNewTaskToReadyList+0xc4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3301      	adds	r3, #1
 800474e:	4a2c      	ldr	r2, [pc, #176]	; (8004800 <prvAddNewTaskToReadyList+0xc4>)
 8004750:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004752:	4b2c      	ldr	r3, [pc, #176]	; (8004804 <prvAddNewTaskToReadyList+0xc8>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d109      	bne.n	800476e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800475a:	4a2a      	ldr	r2, [pc, #168]	; (8004804 <prvAddNewTaskToReadyList+0xc8>)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004760:	4b27      	ldr	r3, [pc, #156]	; (8004800 <prvAddNewTaskToReadyList+0xc4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d110      	bne.n	800478a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004768:	f000 fc08 	bl	8004f7c <prvInitialiseTaskLists>
 800476c:	e00d      	b.n	800478a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800476e:	4b26      	ldr	r3, [pc, #152]	; (8004808 <prvAddNewTaskToReadyList+0xcc>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d109      	bne.n	800478a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004776:	4b23      	ldr	r3, [pc, #140]	; (8004804 <prvAddNewTaskToReadyList+0xc8>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004780:	429a      	cmp	r2, r3
 8004782:	d802      	bhi.n	800478a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004784:	4a1f      	ldr	r2, [pc, #124]	; (8004804 <prvAddNewTaskToReadyList+0xc8>)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800478a:	4b20      	ldr	r3, [pc, #128]	; (800480c <prvAddNewTaskToReadyList+0xd0>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3301      	adds	r3, #1
 8004790:	4a1e      	ldr	r2, [pc, #120]	; (800480c <prvAddNewTaskToReadyList+0xd0>)
 8004792:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004794:	4b1d      	ldr	r3, [pc, #116]	; (800480c <prvAddNewTaskToReadyList+0xd0>)
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a0:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <prvAddNewTaskToReadyList+0xd4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d903      	bls.n	80047b0 <prvAddNewTaskToReadyList+0x74>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	4a18      	ldr	r2, [pc, #96]	; (8004810 <prvAddNewTaskToReadyList+0xd4>)
 80047ae:	6013      	str	r3, [r2, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4a15      	ldr	r2, [pc, #84]	; (8004814 <prvAddNewTaskToReadyList+0xd8>)
 80047be:	441a      	add	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4619      	mov	r1, r3
 80047c6:	4610      	mov	r0, r2
 80047c8:	f7ff f92f 	bl	8003a2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80047cc:	f001 fa0c 	bl	8005be8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80047d0:	4b0d      	ldr	r3, [pc, #52]	; (8004808 <prvAddNewTaskToReadyList+0xcc>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00e      	beq.n	80047f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80047d8:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <prvAddNewTaskToReadyList+0xc8>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d207      	bcs.n	80047f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80047e6:	4b0c      	ldr	r3, [pc, #48]	; (8004818 <prvAddNewTaskToReadyList+0xdc>)
 80047e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047f6:	bf00      	nop
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000c24 	.word	0x20000c24
 8004804:	20000750 	.word	0x20000750
 8004808:	20000c30 	.word	0x20000c30
 800480c:	20000c40 	.word	0x20000c40
 8004810:	20000c2c 	.word	0x20000c2c
 8004814:	20000754 	.word	0x20000754
 8004818:	e000ed04 	.word	0xe000ed04

0800481c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d016      	beq.n	800485c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800482e:	4b13      	ldr	r3, [pc, #76]	; (800487c <vTaskDelay+0x60>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d009      	beq.n	800484a <vTaskDelay+0x2e>
 8004836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483a:	f383 8811 	msr	BASEPRI, r3
 800483e:	f3bf 8f6f 	isb	sy
 8004842:	f3bf 8f4f 	dsb	sy
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	e7fe      	b.n	8004848 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800484a:	f000 f87f 	bl	800494c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800484e:	2100      	movs	r1, #0
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 fcd7 	bl	8005204 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004856:	f000 f887 	bl	8004968 <xTaskResumeAll>
 800485a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d107      	bne.n	8004872 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004862:	4b07      	ldr	r3, [pc, #28]	; (8004880 <vTaskDelay+0x64>)
 8004864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004872:	bf00      	nop
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	20000c4c 	.word	0x20000c4c
 8004880:	e000ed04 	.word	0xe000ed04

08004884 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08a      	sub	sp, #40	; 0x28
 8004888:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800488a:	2300      	movs	r3, #0
 800488c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800488e:	2300      	movs	r3, #0
 8004890:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004892:	463a      	mov	r2, r7
 8004894:	1d39      	adds	r1, r7, #4
 8004896:	f107 0308 	add.w	r3, r7, #8
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff f864 	bl	8003968 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048a0:	6839      	ldr	r1, [r7, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	9202      	str	r2, [sp, #8]
 80048a8:	9301      	str	r3, [sp, #4]
 80048aa:	2300      	movs	r3, #0
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	2300      	movs	r3, #0
 80048b0:	460a      	mov	r2, r1
 80048b2:	4920      	ldr	r1, [pc, #128]	; (8004934 <vTaskStartScheduler+0xb0>)
 80048b4:	4820      	ldr	r0, [pc, #128]	; (8004938 <vTaskStartScheduler+0xb4>)
 80048b6:	f7ff fe13 	bl	80044e0 <xTaskCreateStatic>
 80048ba:	4602      	mov	r2, r0
 80048bc:	4b1f      	ldr	r3, [pc, #124]	; (800493c <vTaskStartScheduler+0xb8>)
 80048be:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80048c0:	4b1e      	ldr	r3, [pc, #120]	; (800493c <vTaskStartScheduler+0xb8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80048c8:	2301      	movs	r3, #1
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	e001      	b.n	80048d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d102      	bne.n	80048de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80048d8:	f000 fce8 	bl	80052ac <xTimerCreateTimerTask>
 80048dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d115      	bne.n	8004910 <vTaskStartScheduler+0x8c>
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80048f6:	4b12      	ldr	r3, [pc, #72]	; (8004940 <vTaskStartScheduler+0xbc>)
 80048f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80048fe:	4b11      	ldr	r3, [pc, #68]	; (8004944 <vTaskStartScheduler+0xc0>)
 8004900:	2201      	movs	r2, #1
 8004902:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004904:	4b10      	ldr	r3, [pc, #64]	; (8004948 <vTaskStartScheduler+0xc4>)
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800490a:	f001 f8a1 	bl	8005a50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800490e:	e00d      	b.n	800492c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004916:	d109      	bne.n	800492c <vTaskStartScheduler+0xa8>
 8004918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	e7fe      	b.n	800492a <vTaskStartScheduler+0xa6>
}
 800492c:	bf00      	nop
 800492e:	3718      	adds	r7, #24
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	080070d4 	.word	0x080070d4
 8004938:	08004f4d 	.word	0x08004f4d
 800493c:	20000c48 	.word	0x20000c48
 8004940:	20000c44 	.word	0x20000c44
 8004944:	20000c30 	.word	0x20000c30
 8004948:	20000c28 	.word	0x20000c28

0800494c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800494c:	b480      	push	{r7}
 800494e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004950:	4b04      	ldr	r3, [pc, #16]	; (8004964 <vTaskSuspendAll+0x18>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3301      	adds	r3, #1
 8004956:	4a03      	ldr	r2, [pc, #12]	; (8004964 <vTaskSuspendAll+0x18>)
 8004958:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	20000c4c 	.word	0x20000c4c

08004968 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004972:	2300      	movs	r3, #0
 8004974:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004976:	4b41      	ldr	r3, [pc, #260]	; (8004a7c <xTaskResumeAll+0x114>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <xTaskResumeAll+0x2a>
 800497e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	603b      	str	r3, [r7, #0]
 8004990:	e7fe      	b.n	8004990 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004992:	f001 f8fb 	bl	8005b8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004996:	4b39      	ldr	r3, [pc, #228]	; (8004a7c <xTaskResumeAll+0x114>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	3b01      	subs	r3, #1
 800499c:	4a37      	ldr	r2, [pc, #220]	; (8004a7c <xTaskResumeAll+0x114>)
 800499e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049a0:	4b36      	ldr	r3, [pc, #216]	; (8004a7c <xTaskResumeAll+0x114>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d162      	bne.n	8004a6e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049a8:	4b35      	ldr	r3, [pc, #212]	; (8004a80 <xTaskResumeAll+0x118>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d05e      	beq.n	8004a6e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049b0:	e02f      	b.n	8004a12 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049b2:	4b34      	ldr	r3, [pc, #208]	; (8004a84 <xTaskResumeAll+0x11c>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	3318      	adds	r3, #24
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff f890 	bl	8003ae4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff f88b 	bl	8003ae4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	4b2d      	ldr	r3, [pc, #180]	; (8004a88 <xTaskResumeAll+0x120>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d903      	bls.n	80049e2 <xTaskResumeAll+0x7a>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049de:	4a2a      	ldr	r2, [pc, #168]	; (8004a88 <xTaskResumeAll+0x120>)
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049e6:	4613      	mov	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4413      	add	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4a27      	ldr	r2, [pc, #156]	; (8004a8c <xTaskResumeAll+0x124>)
 80049f0:	441a      	add	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3304      	adds	r3, #4
 80049f6:	4619      	mov	r1, r3
 80049f8:	4610      	mov	r0, r2
 80049fa:	f7ff f816 	bl	8003a2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a02:	4b23      	ldr	r3, [pc, #140]	; (8004a90 <xTaskResumeAll+0x128>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d302      	bcc.n	8004a12 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004a0c:	4b21      	ldr	r3, [pc, #132]	; (8004a94 <xTaskResumeAll+0x12c>)
 8004a0e:	2201      	movs	r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a12:	4b1c      	ldr	r3, [pc, #112]	; (8004a84 <xTaskResumeAll+0x11c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1cb      	bne.n	80049b2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a20:	f000 fb46 	bl	80050b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004a24:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <xTaskResumeAll+0x130>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d010      	beq.n	8004a52 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a30:	f000 f846 	bl	8004ac0 <xTaskIncrementTick>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004a3a:	4b16      	ldr	r3, [pc, #88]	; (8004a94 <xTaskResumeAll+0x12c>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f1      	bne.n	8004a30 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004a4c:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <xTaskResumeAll+0x130>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004a52:	4b10      	ldr	r3, [pc, #64]	; (8004a94 <xTaskResumeAll+0x12c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d009      	beq.n	8004a6e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a5e:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <xTaskResumeAll+0x134>)
 8004a60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a6e:	f001 f8bb 	bl	8005be8 <vPortExitCritical>

	return xAlreadyYielded;
 8004a72:	68bb      	ldr	r3, [r7, #8]
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	20000c4c 	.word	0x20000c4c
 8004a80:	20000c24 	.word	0x20000c24
 8004a84:	20000be4 	.word	0x20000be4
 8004a88:	20000c2c 	.word	0x20000c2c
 8004a8c:	20000754 	.word	0x20000754
 8004a90:	20000750 	.word	0x20000750
 8004a94:	20000c38 	.word	0x20000c38
 8004a98:	20000c34 	.word	0x20000c34
 8004a9c:	e000ed04 	.word	0xe000ed04

08004aa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004aa6:	4b05      	ldr	r3, [pc, #20]	; (8004abc <xTaskGetTickCount+0x1c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004aac:	687b      	ldr	r3, [r7, #4]
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20000c28 	.word	0x20000c28

08004ac0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004aca:	4b4e      	ldr	r3, [pc, #312]	; (8004c04 <xTaskIncrementTick+0x144>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f040 8088 	bne.w	8004be4 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ad4:	4b4c      	ldr	r3, [pc, #304]	; (8004c08 <xTaskIncrementTick+0x148>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004adc:	4a4a      	ldr	r2, [pc, #296]	; (8004c08 <xTaskIncrementTick+0x148>)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d11f      	bne.n	8004b28 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ae8:	4b48      	ldr	r3, [pc, #288]	; (8004c0c <xTaskIncrementTick+0x14c>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <xTaskIncrementTick+0x46>
 8004af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af6:	f383 8811 	msr	BASEPRI, r3
 8004afa:	f3bf 8f6f 	isb	sy
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	603b      	str	r3, [r7, #0]
 8004b04:	e7fe      	b.n	8004b04 <xTaskIncrementTick+0x44>
 8004b06:	4b41      	ldr	r3, [pc, #260]	; (8004c0c <xTaskIncrementTick+0x14c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	4b40      	ldr	r3, [pc, #256]	; (8004c10 <xTaskIncrementTick+0x150>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a3e      	ldr	r2, [pc, #248]	; (8004c0c <xTaskIncrementTick+0x14c>)
 8004b12:	6013      	str	r3, [r2, #0]
 8004b14:	4a3e      	ldr	r2, [pc, #248]	; (8004c10 <xTaskIncrementTick+0x150>)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	4b3e      	ldr	r3, [pc, #248]	; (8004c14 <xTaskIncrementTick+0x154>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	4a3c      	ldr	r2, [pc, #240]	; (8004c14 <xTaskIncrementTick+0x154>)
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	f000 fac4 	bl	80050b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b28:	4b3b      	ldr	r3, [pc, #236]	; (8004c18 <xTaskIncrementTick+0x158>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d349      	bcc.n	8004bc6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b32:	4b36      	ldr	r3, [pc, #216]	; (8004c0c <xTaskIncrementTick+0x14c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d104      	bne.n	8004b46 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b3c:	4b36      	ldr	r3, [pc, #216]	; (8004c18 <xTaskIncrementTick+0x158>)
 8004b3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b42:	601a      	str	r2, [r3, #0]
					break;
 8004b44:	e03f      	b.n	8004bc6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b46:	4b31      	ldr	r3, [pc, #196]	; (8004c0c <xTaskIncrementTick+0x14c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d203      	bcs.n	8004b66 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b5e:	4a2e      	ldr	r2, [pc, #184]	; (8004c18 <xTaskIncrementTick+0x158>)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004b64:	e02f      	b.n	8004bc6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe ffba 	bl	8003ae4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d004      	beq.n	8004b82 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	3318      	adds	r3, #24
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fe ffb1 	bl	8003ae4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b86:	4b25      	ldr	r3, [pc, #148]	; (8004c1c <xTaskIncrementTick+0x15c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d903      	bls.n	8004b96 <xTaskIncrementTick+0xd6>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b92:	4a22      	ldr	r2, [pc, #136]	; (8004c1c <xTaskIncrementTick+0x15c>)
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4413      	add	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	4a1f      	ldr	r2, [pc, #124]	; (8004c20 <xTaskIncrementTick+0x160>)
 8004ba4:	441a      	add	r2, r3
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	4619      	mov	r1, r3
 8004bac:	4610      	mov	r0, r2
 8004bae:	f7fe ff3c 	bl	8003a2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bb6:	4b1b      	ldr	r3, [pc, #108]	; (8004c24 <xTaskIncrementTick+0x164>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d3b8      	bcc.n	8004b32 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bc4:	e7b5      	b.n	8004b32 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004bc6:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <xTaskIncrementTick+0x164>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bcc:	4914      	ldr	r1, [pc, #80]	; (8004c20 <xTaskIncrementTick+0x160>)
 8004bce:	4613      	mov	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d907      	bls.n	8004bee <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8004bde:	2301      	movs	r3, #1
 8004be0:	617b      	str	r3, [r7, #20]
 8004be2:	e004      	b.n	8004bee <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004be4:	4b10      	ldr	r3, [pc, #64]	; (8004c28 <xTaskIncrementTick+0x168>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3301      	adds	r3, #1
 8004bea:	4a0f      	ldr	r2, [pc, #60]	; (8004c28 <xTaskIncrementTick+0x168>)
 8004bec:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004bee:	4b0f      	ldr	r3, [pc, #60]	; (8004c2c <xTaskIncrementTick+0x16c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004bfa:	697b      	ldr	r3, [r7, #20]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20000c4c 	.word	0x20000c4c
 8004c08:	20000c28 	.word	0x20000c28
 8004c0c:	20000bdc 	.word	0x20000bdc
 8004c10:	20000be0 	.word	0x20000be0
 8004c14:	20000c3c 	.word	0x20000c3c
 8004c18:	20000c44 	.word	0x20000c44
 8004c1c:	20000c2c 	.word	0x20000c2c
 8004c20:	20000754 	.word	0x20000754
 8004c24:	20000750 	.word	0x20000750
 8004c28:	20000c34 	.word	0x20000c34
 8004c2c:	20000c38 	.word	0x20000c38

08004c30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c36:	4b27      	ldr	r3, [pc, #156]	; (8004cd4 <vTaskSwitchContext+0xa4>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c3e:	4b26      	ldr	r3, [pc, #152]	; (8004cd8 <vTaskSwitchContext+0xa8>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004c44:	e040      	b.n	8004cc8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004c46:	4b24      	ldr	r3, [pc, #144]	; (8004cd8 <vTaskSwitchContext+0xa8>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c4c:	4b23      	ldr	r3, [pc, #140]	; (8004cdc <vTaskSwitchContext+0xac>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	60fb      	str	r3, [r7, #12]
 8004c52:	e00f      	b.n	8004c74 <vTaskSwitchContext+0x44>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d109      	bne.n	8004c6e <vTaskSwitchContext+0x3e>
 8004c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5e:	f383 8811 	msr	BASEPRI, r3
 8004c62:	f3bf 8f6f 	isb	sy
 8004c66:	f3bf 8f4f 	dsb	sy
 8004c6a:	607b      	str	r3, [r7, #4]
 8004c6c:	e7fe      	b.n	8004c6c <vTaskSwitchContext+0x3c>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	3b01      	subs	r3, #1
 8004c72:	60fb      	str	r3, [r7, #12]
 8004c74:	491a      	ldr	r1, [pc, #104]	; (8004ce0 <vTaskSwitchContext+0xb0>)
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	440b      	add	r3, r1
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0e5      	beq.n	8004c54 <vTaskSwitchContext+0x24>
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4413      	add	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <vTaskSwitchContext+0xb0>)
 8004c94:	4413      	add	r3, r2
 8004c96:	60bb      	str	r3, [r7, #8]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	605a      	str	r2, [r3, #4]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	3308      	adds	r3, #8
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d104      	bne.n	8004cb8 <vTaskSwitchContext+0x88>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	605a      	str	r2, [r3, #4]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	4a09      	ldr	r2, [pc, #36]	; (8004ce4 <vTaskSwitchContext+0xb4>)
 8004cc0:	6013      	str	r3, [r2, #0]
 8004cc2:	4a06      	ldr	r2, [pc, #24]	; (8004cdc <vTaskSwitchContext+0xac>)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6013      	str	r3, [r2, #0]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	20000c4c 	.word	0x20000c4c
 8004cd8:	20000c38 	.word	0x20000c38
 8004cdc:	20000c2c 	.word	0x20000c2c
 8004ce0:	20000754 	.word	0x20000754
 8004ce4:	20000750 	.word	0x20000750

08004ce8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d109      	bne.n	8004d0c <vTaskPlaceOnEventList+0x24>
 8004cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cfc:	f383 8811 	msr	BASEPRI, r3
 8004d00:	f3bf 8f6f 	isb	sy
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	e7fe      	b.n	8004d0a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d0c:	4b07      	ldr	r3, [pc, #28]	; (8004d2c <vTaskPlaceOnEventList+0x44>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3318      	adds	r3, #24
 8004d12:	4619      	mov	r1, r3
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7fe feac 	bl	8003a72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	6838      	ldr	r0, [r7, #0]
 8004d1e:	f000 fa71 	bl	8005204 <prvAddCurrentTaskToDelayedList>
}
 8004d22:	bf00      	nop
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000750 	.word	0x20000750

08004d30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d109      	bne.n	8004d56 <vTaskPlaceOnEventListRestricted+0x26>
 8004d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d46:	f383 8811 	msr	BASEPRI, r3
 8004d4a:	f3bf 8f6f 	isb	sy
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	617b      	str	r3, [r7, #20]
 8004d54:	e7fe      	b.n	8004d54 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d56:	4b0a      	ldr	r3, [pc, #40]	; (8004d80 <vTaskPlaceOnEventListRestricted+0x50>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	3318      	adds	r3, #24
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f7fe fe63 	bl	8003a2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004d6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	68b8      	ldr	r0, [r7, #8]
 8004d74:	f000 fa46 	bl	8005204 <prvAddCurrentTaskToDelayedList>
	}
 8004d78:	bf00      	nop
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	20000750 	.word	0x20000750

08004d84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d109      	bne.n	8004dae <xTaskRemoveFromEventList+0x2a>
 8004d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9e:	f383 8811 	msr	BASEPRI, r3
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	f3bf 8f4f 	dsb	sy
 8004daa:	60fb      	str	r3, [r7, #12]
 8004dac:	e7fe      	b.n	8004dac <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	3318      	adds	r3, #24
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fe fe96 	bl	8003ae4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004db8:	4b1d      	ldr	r3, [pc, #116]	; (8004e30 <xTaskRemoveFromEventList+0xac>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d11d      	bne.n	8004dfc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe fe8d 	bl	8003ae4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dce:	4b19      	ldr	r3, [pc, #100]	; (8004e34 <xTaskRemoveFromEventList+0xb0>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d903      	bls.n	8004dde <xTaskRemoveFromEventList+0x5a>
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dda:	4a16      	ldr	r2, [pc, #88]	; (8004e34 <xTaskRemoveFromEventList+0xb0>)
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de2:	4613      	mov	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	4413      	add	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4a13      	ldr	r2, [pc, #76]	; (8004e38 <xTaskRemoveFromEventList+0xb4>)
 8004dec:	441a      	add	r2, r3
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	3304      	adds	r3, #4
 8004df2:	4619      	mov	r1, r3
 8004df4:	4610      	mov	r0, r2
 8004df6:	f7fe fe18 	bl	8003a2a <vListInsertEnd>
 8004dfa:	e005      	b.n	8004e08 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	3318      	adds	r3, #24
 8004e00:	4619      	mov	r1, r3
 8004e02:	480e      	ldr	r0, [pc, #56]	; (8004e3c <xTaskRemoveFromEventList+0xb8>)
 8004e04:	f7fe fe11 	bl	8003a2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e0c:	4b0c      	ldr	r3, [pc, #48]	; (8004e40 <xTaskRemoveFromEventList+0xbc>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d905      	bls.n	8004e22 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004e16:	2301      	movs	r3, #1
 8004e18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <xTaskRemoveFromEventList+0xc0>)
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	e001      	b.n	8004e26 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004e26:	697b      	ldr	r3, [r7, #20]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	20000c4c 	.word	0x20000c4c
 8004e34:	20000c2c 	.word	0x20000c2c
 8004e38:	20000754 	.word	0x20000754
 8004e3c:	20000be4 	.word	0x20000be4
 8004e40:	20000750 	.word	0x20000750
 8004e44:	20000c38 	.word	0x20000c38

08004e48 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <vTaskInternalSetTimeOutState+0x24>)
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004e58:	4b05      	ldr	r3, [pc, #20]	; (8004e70 <vTaskInternalSetTimeOutState+0x28>)
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	605a      	str	r2, [r3, #4]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	20000c3c 	.word	0x20000c3c
 8004e70:	20000c28 	.word	0x20000c28

08004e74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b088      	sub	sp, #32
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d109      	bne.n	8004e98 <xTaskCheckForTimeOut+0x24>
 8004e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	e7fe      	b.n	8004e96 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <xTaskCheckForTimeOut+0x3e>
 8004e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	e7fe      	b.n	8004eb0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004eb2:	f000 fe6b 	bl	8005b8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004eb6:	4b1d      	ldr	r3, [pc, #116]	; (8004f2c <xTaskCheckForTimeOut+0xb8>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ece:	d102      	bne.n	8004ed6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	61fb      	str	r3, [r7, #28]
 8004ed4:	e023      	b.n	8004f1e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <xTaskCheckForTimeOut+0xbc>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d007      	beq.n	8004ef2 <xTaskCheckForTimeOut+0x7e>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d302      	bcc.n	8004ef2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004eec:	2301      	movs	r3, #1
 8004eee:	61fb      	str	r3, [r7, #28]
 8004ef0:	e015      	b.n	8004f1e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d20b      	bcs.n	8004f14 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	1ad2      	subs	r2, r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f7ff ff9d 	bl	8004e48 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61fb      	str	r3, [r7, #28]
 8004f12:	e004      	b.n	8004f1e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004f1e:	f000 fe63 	bl	8005be8 <vPortExitCritical>

	return xReturn;
 8004f22:	69fb      	ldr	r3, [r7, #28]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3720      	adds	r7, #32
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20000c28 	.word	0x20000c28
 8004f30:	20000c3c 	.word	0x20000c3c

08004f34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004f38:	4b03      	ldr	r3, [pc, #12]	; (8004f48 <vTaskMissedYield+0x14>)
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]
}
 8004f3e:	bf00      	nop
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr
 8004f48:	20000c38 	.word	0x20000c38

08004f4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004f54:	f000 f852 	bl	8004ffc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f58:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <prvIdleTask+0x28>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d9f9      	bls.n	8004f54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f60:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <prvIdleTask+0x2c>)
 8004f62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f70:	e7f0      	b.n	8004f54 <prvIdleTask+0x8>
 8004f72:	bf00      	nop
 8004f74:	20000754 	.word	0x20000754
 8004f78:	e000ed04 	.word	0xe000ed04

08004f7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f82:	2300      	movs	r3, #0
 8004f84:	607b      	str	r3, [r7, #4]
 8004f86:	e00c      	b.n	8004fa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <prvInitialiseTaskLists+0x60>)
 8004f94:	4413      	add	r3, r2
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7fe fd1a 	bl	80039d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	607b      	str	r3, [r7, #4]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b37      	cmp	r3, #55	; 0x37
 8004fa6:	d9ef      	bls.n	8004f88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004fa8:	480d      	ldr	r0, [pc, #52]	; (8004fe0 <prvInitialiseTaskLists+0x64>)
 8004faa:	f7fe fd11 	bl	80039d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004fae:	480d      	ldr	r0, [pc, #52]	; (8004fe4 <prvInitialiseTaskLists+0x68>)
 8004fb0:	f7fe fd0e 	bl	80039d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004fb4:	480c      	ldr	r0, [pc, #48]	; (8004fe8 <prvInitialiseTaskLists+0x6c>)
 8004fb6:	f7fe fd0b 	bl	80039d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004fba:	480c      	ldr	r0, [pc, #48]	; (8004fec <prvInitialiseTaskLists+0x70>)
 8004fbc:	f7fe fd08 	bl	80039d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004fc0:	480b      	ldr	r0, [pc, #44]	; (8004ff0 <prvInitialiseTaskLists+0x74>)
 8004fc2:	f7fe fd05 	bl	80039d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	; (8004ff4 <prvInitialiseTaskLists+0x78>)
 8004fc8:	4a05      	ldr	r2, [pc, #20]	; (8004fe0 <prvInitialiseTaskLists+0x64>)
 8004fca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	; (8004ff8 <prvInitialiseTaskLists+0x7c>)
 8004fce:	4a05      	ldr	r2, [pc, #20]	; (8004fe4 <prvInitialiseTaskLists+0x68>)
 8004fd0:	601a      	str	r2, [r3, #0]
}
 8004fd2:	bf00      	nop
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	20000754 	.word	0x20000754
 8004fe0:	20000bb4 	.word	0x20000bb4
 8004fe4:	20000bc8 	.word	0x20000bc8
 8004fe8:	20000be4 	.word	0x20000be4
 8004fec:	20000bf8 	.word	0x20000bf8
 8004ff0:	20000c10 	.word	0x20000c10
 8004ff4:	20000bdc 	.word	0x20000bdc
 8004ff8:	20000be0 	.word	0x20000be0

08004ffc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005002:	e019      	b.n	8005038 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005004:	f000 fdc2 	bl	8005b8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005008:	4b0f      	ldr	r3, [pc, #60]	; (8005048 <prvCheckTasksWaitingTermination+0x4c>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	3304      	adds	r3, #4
 8005014:	4618      	mov	r0, r3
 8005016:	f7fe fd65 	bl	8003ae4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800501a:	4b0c      	ldr	r3, [pc, #48]	; (800504c <prvCheckTasksWaitingTermination+0x50>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3b01      	subs	r3, #1
 8005020:	4a0a      	ldr	r2, [pc, #40]	; (800504c <prvCheckTasksWaitingTermination+0x50>)
 8005022:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005024:	4b0a      	ldr	r3, [pc, #40]	; (8005050 <prvCheckTasksWaitingTermination+0x54>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3b01      	subs	r3, #1
 800502a:	4a09      	ldr	r2, [pc, #36]	; (8005050 <prvCheckTasksWaitingTermination+0x54>)
 800502c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800502e:	f000 fddb 	bl	8005be8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f80e 	bl	8005054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005038:	4b05      	ldr	r3, [pc, #20]	; (8005050 <prvCheckTasksWaitingTermination+0x54>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1e1      	bne.n	8005004 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005040:	bf00      	nop
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	20000bf8 	.word	0x20000bf8
 800504c:	20000c24 	.word	0x20000c24
 8005050:	20000c0c 	.word	0x20000c0c

08005054 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005062:	2b00      	cmp	r3, #0
 8005064:	d108      	bne.n	8005078 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	4618      	mov	r0, r3
 800506c:	f000 ff6a 	bl	8005f44 <vPortFree>
				vPortFree( pxTCB );
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 ff67 	bl	8005f44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005076:	e017      	b.n	80050a8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800507e:	2b01      	cmp	r3, #1
 8005080:	d103      	bne.n	800508a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 ff5e 	bl	8005f44 <vPortFree>
	}
 8005088:	e00e      	b.n	80050a8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005090:	2b02      	cmp	r3, #2
 8005092:	d009      	beq.n	80050a8 <prvDeleteTCB+0x54>
 8005094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005098:	f383 8811 	msr	BASEPRI, r3
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f3bf 8f4f 	dsb	sy
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	e7fe      	b.n	80050a6 <prvDeleteTCB+0x52>
	}
 80050a8:	bf00      	nop
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050b6:	4b0c      	ldr	r3, [pc, #48]	; (80050e8 <prvResetNextTaskUnblockTime+0x38>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d104      	bne.n	80050ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80050c0:	4b0a      	ldr	r3, [pc, #40]	; (80050ec <prvResetNextTaskUnblockTime+0x3c>)
 80050c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80050c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80050c8:	e008      	b.n	80050dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050ca:	4b07      	ldr	r3, [pc, #28]	; (80050e8 <prvResetNextTaskUnblockTime+0x38>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	4a04      	ldr	r2, [pc, #16]	; (80050ec <prvResetNextTaskUnblockTime+0x3c>)
 80050da:	6013      	str	r3, [r2, #0]
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	20000bdc 	.word	0x20000bdc
 80050ec:	20000c44 	.word	0x20000c44

080050f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80050f6:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <xTaskGetSchedulerState+0x34>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d102      	bne.n	8005104 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050fe:	2301      	movs	r3, #1
 8005100:	607b      	str	r3, [r7, #4]
 8005102:	e008      	b.n	8005116 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005104:	4b08      	ldr	r3, [pc, #32]	; (8005128 <xTaskGetSchedulerState+0x38>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d102      	bne.n	8005112 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800510c:	2302      	movs	r3, #2
 800510e:	607b      	str	r3, [r7, #4]
 8005110:	e001      	b.n	8005116 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005112:	2300      	movs	r3, #0
 8005114:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005116:	687b      	ldr	r3, [r7, #4]
	}
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	20000c30 	.word	0x20000c30
 8005128:	20000c4c 	.word	0x20000c4c

0800512c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d054      	beq.n	80051ec <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005142:	4b2d      	ldr	r3, [pc, #180]	; (80051f8 <xTaskPriorityDisinherit+0xcc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	429a      	cmp	r2, r3
 800514a:	d009      	beq.n	8005160 <xTaskPriorityDisinherit+0x34>
 800514c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	60fb      	str	r3, [r7, #12]
 800515e:	e7fe      	b.n	800515e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <xTaskPriorityDisinherit+0x50>
 8005168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516c:	f383 8811 	msr	BASEPRI, r3
 8005170:	f3bf 8f6f 	isb	sy
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	e7fe      	b.n	800517a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005180:	1e5a      	subs	r2, r3, #1
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518e:	429a      	cmp	r2, r3
 8005190:	d02c      	beq.n	80051ec <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005196:	2b00      	cmp	r3, #0
 8005198:	d128      	bne.n	80051ec <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	3304      	adds	r3, #4
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fe fca0 	bl	8003ae4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <xTaskPriorityDisinherit+0xd0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d903      	bls.n	80051cc <xTaskPriorityDisinherit+0xa0>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c8:	4a0c      	ldr	r2, [pc, #48]	; (80051fc <xTaskPriorityDisinherit+0xd0>)
 80051ca:	6013      	str	r3, [r2, #0]
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051d0:	4613      	mov	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4a09      	ldr	r2, [pc, #36]	; (8005200 <xTaskPriorityDisinherit+0xd4>)
 80051da:	441a      	add	r2, r3
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	3304      	adds	r3, #4
 80051e0:	4619      	mov	r1, r3
 80051e2:	4610      	mov	r0, r2
 80051e4:	f7fe fc21 	bl	8003a2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80051e8:	2301      	movs	r3, #1
 80051ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80051ec:	697b      	ldr	r3, [r7, #20]
	}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	bf00      	nop
 80051f8:	20000750 	.word	0x20000750
 80051fc:	20000c2c 	.word	0x20000c2c
 8005200:	20000754 	.word	0x20000754

08005204 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800520e:	4b21      	ldr	r3, [pc, #132]	; (8005294 <prvAddCurrentTaskToDelayedList+0x90>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005214:	4b20      	ldr	r3, [pc, #128]	; (8005298 <prvAddCurrentTaskToDelayedList+0x94>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	3304      	adds	r3, #4
 800521a:	4618      	mov	r0, r3
 800521c:	f7fe fc62 	bl	8003ae4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005226:	d10a      	bne.n	800523e <prvAddCurrentTaskToDelayedList+0x3a>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800522e:	4b1a      	ldr	r3, [pc, #104]	; (8005298 <prvAddCurrentTaskToDelayedList+0x94>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3304      	adds	r3, #4
 8005234:	4619      	mov	r1, r3
 8005236:	4819      	ldr	r0, [pc, #100]	; (800529c <prvAddCurrentTaskToDelayedList+0x98>)
 8005238:	f7fe fbf7 	bl	8003a2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800523c:	e026      	b.n	800528c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4413      	add	r3, r2
 8005244:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005246:	4b14      	ldr	r3, [pc, #80]	; (8005298 <prvAddCurrentTaskToDelayedList+0x94>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800524e:	68ba      	ldr	r2, [r7, #8]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	429a      	cmp	r2, r3
 8005254:	d209      	bcs.n	800526a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005256:	4b12      	ldr	r3, [pc, #72]	; (80052a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	4b0f      	ldr	r3, [pc, #60]	; (8005298 <prvAddCurrentTaskToDelayedList+0x94>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3304      	adds	r3, #4
 8005260:	4619      	mov	r1, r3
 8005262:	4610      	mov	r0, r2
 8005264:	f7fe fc05 	bl	8003a72 <vListInsert>
}
 8005268:	e010      	b.n	800528c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800526a:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	4b0a      	ldr	r3, [pc, #40]	; (8005298 <prvAddCurrentTaskToDelayedList+0x94>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	3304      	adds	r3, #4
 8005274:	4619      	mov	r1, r3
 8005276:	4610      	mov	r0, r2
 8005278:	f7fe fbfb 	bl	8003a72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800527c:	4b0a      	ldr	r3, [pc, #40]	; (80052a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	429a      	cmp	r2, r3
 8005284:	d202      	bcs.n	800528c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005286:	4a08      	ldr	r2, [pc, #32]	; (80052a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	6013      	str	r3, [r2, #0]
}
 800528c:	bf00      	nop
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	20000c28 	.word	0x20000c28
 8005298:	20000750 	.word	0x20000750
 800529c:	20000c10 	.word	0x20000c10
 80052a0:	20000be0 	.word	0x20000be0
 80052a4:	20000bdc 	.word	0x20000bdc
 80052a8:	20000c44 	.word	0x20000c44

080052ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	; 0x28
 80052b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80052b2:	2300      	movs	r3, #0
 80052b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80052b6:	f000 faff 	bl	80058b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80052ba:	4b1c      	ldr	r3, [pc, #112]	; (800532c <xTimerCreateTimerTask+0x80>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d021      	beq.n	8005306 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80052ca:	1d3a      	adds	r2, r7, #4
 80052cc:	f107 0108 	add.w	r1, r7, #8
 80052d0:	f107 030c 	add.w	r3, r7, #12
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7fe fb61 	bl	800399c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	9202      	str	r2, [sp, #8]
 80052e2:	9301      	str	r3, [sp, #4]
 80052e4:	2302      	movs	r3, #2
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	2300      	movs	r3, #0
 80052ea:	460a      	mov	r2, r1
 80052ec:	4910      	ldr	r1, [pc, #64]	; (8005330 <xTimerCreateTimerTask+0x84>)
 80052ee:	4811      	ldr	r0, [pc, #68]	; (8005334 <xTimerCreateTimerTask+0x88>)
 80052f0:	f7ff f8f6 	bl	80044e0 <xTaskCreateStatic>
 80052f4:	4602      	mov	r2, r0
 80052f6:	4b10      	ldr	r3, [pc, #64]	; (8005338 <xTimerCreateTimerTask+0x8c>)
 80052f8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80052fa:	4b0f      	ldr	r3, [pc, #60]	; (8005338 <xTimerCreateTimerTask+0x8c>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005302:	2301      	movs	r3, #1
 8005304:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d109      	bne.n	8005320 <xTimerCreateTimerTask+0x74>
 800530c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	e7fe      	b.n	800531e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005320:	697b      	ldr	r3, [r7, #20]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	20000c80 	.word	0x20000c80
 8005330:	080070dc 	.word	0x080070dc
 8005334:	0800546d 	.word	0x0800546d
 8005338:	20000c84 	.word	0x20000c84

0800533c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b08a      	sub	sp, #40	; 0x28
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800534a:	2300      	movs	r3, #0
 800534c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d109      	bne.n	8005368 <xTimerGenericCommand+0x2c>
 8005354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005358:	f383 8811 	msr	BASEPRI, r3
 800535c:	f3bf 8f6f 	isb	sy
 8005360:	f3bf 8f4f 	dsb	sy
 8005364:	623b      	str	r3, [r7, #32]
 8005366:	e7fe      	b.n	8005366 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005368:	4b19      	ldr	r3, [pc, #100]	; (80053d0 <xTimerGenericCommand+0x94>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d02a      	beq.n	80053c6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	2b05      	cmp	r3, #5
 8005380:	dc18      	bgt.n	80053b4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005382:	f7ff feb5 	bl	80050f0 <xTaskGetSchedulerState>
 8005386:	4603      	mov	r3, r0
 8005388:	2b02      	cmp	r3, #2
 800538a:	d109      	bne.n	80053a0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800538c:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <xTimerGenericCommand+0x94>)
 800538e:	6818      	ldr	r0, [r3, #0]
 8005390:	f107 0110 	add.w	r1, r7, #16
 8005394:	2300      	movs	r3, #0
 8005396:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005398:	f7fe fccc 	bl	8003d34 <xQueueGenericSend>
 800539c:	6278      	str	r0, [r7, #36]	; 0x24
 800539e:	e012      	b.n	80053c6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80053a0:	4b0b      	ldr	r3, [pc, #44]	; (80053d0 <xTimerGenericCommand+0x94>)
 80053a2:	6818      	ldr	r0, [r3, #0]
 80053a4:	f107 0110 	add.w	r1, r7, #16
 80053a8:	2300      	movs	r3, #0
 80053aa:	2200      	movs	r2, #0
 80053ac:	f7fe fcc2 	bl	8003d34 <xQueueGenericSend>
 80053b0:	6278      	str	r0, [r7, #36]	; 0x24
 80053b2:	e008      	b.n	80053c6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80053b4:	4b06      	ldr	r3, [pc, #24]	; (80053d0 <xTimerGenericCommand+0x94>)
 80053b6:	6818      	ldr	r0, [r3, #0]
 80053b8:	f107 0110 	add.w	r1, r7, #16
 80053bc:	2300      	movs	r3, #0
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	f7fe fdb2 	bl	8003f28 <xQueueGenericSendFromISR>
 80053c4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80053c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3728      	adds	r7, #40	; 0x28
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	20000c80 	.word	0x20000c80

080053d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b088      	sub	sp, #32
 80053d8:	af02      	add	r7, sp, #8
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053de:	4b22      	ldr	r3, [pc, #136]	; (8005468 <prvProcessExpiredTimer+0x94>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	3304      	adds	r3, #4
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7fe fb79 	bl	8003ae4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053f8:	f003 0304 	and.w	r3, r3, #4
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d021      	beq.n	8005444 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	699a      	ldr	r2, [r3, #24]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	18d1      	adds	r1, r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	6978      	ldr	r0, [r7, #20]
 800540e:	f000 f8d1 	bl	80055b4 <prvInsertTimerInActiveList>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d01e      	beq.n	8005456 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005418:	2300      	movs	r3, #0
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	2300      	movs	r3, #0
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	2100      	movs	r1, #0
 8005422:	6978      	ldr	r0, [r7, #20]
 8005424:	f7ff ff8a 	bl	800533c <xTimerGenericCommand>
 8005428:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d112      	bne.n	8005456 <prvProcessExpiredTimer+0x82>
 8005430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	e7fe      	b.n	8005442 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800544a:	f023 0301 	bic.w	r3, r3, #1
 800544e:	b2da      	uxtb	r2, r3
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	6978      	ldr	r0, [r7, #20]
 800545c:	4798      	blx	r3
}
 800545e:	bf00      	nop
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20000c78 	.word	0x20000c78

0800546c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005474:	f107 0308 	add.w	r3, r7, #8
 8005478:	4618      	mov	r0, r3
 800547a:	f000 f857 	bl	800552c <prvGetNextExpireTime>
 800547e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	4619      	mov	r1, r3
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 f803 	bl	8005490 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800548a:	f000 f8d5 	bl	8005638 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800548e:	e7f1      	b.n	8005474 <prvTimerTask+0x8>

08005490 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800549a:	f7ff fa57 	bl	800494c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800549e:	f107 0308 	add.w	r3, r7, #8
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 f866 	bl	8005574 <prvSampleTimeNow>
 80054a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d130      	bne.n	8005512 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10a      	bne.n	80054cc <prvProcessTimerOrBlockTask+0x3c>
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d806      	bhi.n	80054cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80054be:	f7ff fa53 	bl	8004968 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80054c2:	68f9      	ldr	r1, [r7, #12]
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7ff ff85 	bl	80053d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80054ca:	e024      	b.n	8005516 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d008      	beq.n	80054e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80054d2:	4b13      	ldr	r3, [pc, #76]	; (8005520 <prvProcessTimerOrBlockTask+0x90>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <prvProcessTimerOrBlockTask+0x50>
 80054dc:	2301      	movs	r3, #1
 80054de:	e000      	b.n	80054e2 <prvProcessTimerOrBlockTask+0x52>
 80054e0:	2300      	movs	r3, #0
 80054e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80054e4:	4b0f      	ldr	r3, [pc, #60]	; (8005524 <prvProcessTimerOrBlockTask+0x94>)
 80054e6:	6818      	ldr	r0, [r3, #0]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	4619      	mov	r1, r3
 80054f2:	f7fe ffc1 	bl	8004478 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80054f6:	f7ff fa37 	bl	8004968 <xTaskResumeAll>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10a      	bne.n	8005516 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005500:	4b09      	ldr	r3, [pc, #36]	; (8005528 <prvProcessTimerOrBlockTask+0x98>)
 8005502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	f3bf 8f6f 	isb	sy
}
 8005510:	e001      	b.n	8005516 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005512:	f7ff fa29 	bl	8004968 <xTaskResumeAll>
}
 8005516:	bf00      	nop
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	20000c7c 	.word	0x20000c7c
 8005524:	20000c80 	.word	0x20000c80
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005534:	4b0e      	ldr	r3, [pc, #56]	; (8005570 <prvGetNextExpireTime+0x44>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <prvGetNextExpireTime+0x16>
 800553e:	2201      	movs	r2, #1
 8005540:	e000      	b.n	8005544 <prvGetNextExpireTime+0x18>
 8005542:	2200      	movs	r2, #0
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d105      	bne.n	800555c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005550:	4b07      	ldr	r3, [pc, #28]	; (8005570 <prvGetNextExpireTime+0x44>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	e001      	b.n	8005560 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005560:	68fb      	ldr	r3, [r7, #12]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3714      	adds	r7, #20
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000c78 	.word	0x20000c78

08005574 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800557c:	f7ff fa90 	bl	8004aa0 <xTaskGetTickCount>
 8005580:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <prvSampleTimeNow+0x3c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	429a      	cmp	r2, r3
 800558a:	d205      	bcs.n	8005598 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800558c:	f000 f930 	bl	80057f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	e002      	b.n	800559e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800559e:	4a04      	ldr	r2, [pc, #16]	; (80055b0 <prvSampleTimeNow+0x3c>)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80055a4:	68fb      	ldr	r3, [r7, #12]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20000c88 	.word	0x20000c88

080055b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
 80055c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80055c2:	2300      	movs	r3, #0
 80055c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d812      	bhi.n	8005600 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	1ad2      	subs	r2, r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d302      	bcc.n	80055ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80055e8:	2301      	movs	r3, #1
 80055ea:	617b      	str	r3, [r7, #20]
 80055ec:	e01b      	b.n	8005626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80055ee:	4b10      	ldr	r3, [pc, #64]	; (8005630 <prvInsertTimerInActiveList+0x7c>)
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	3304      	adds	r3, #4
 80055f6:	4619      	mov	r1, r3
 80055f8:	4610      	mov	r0, r2
 80055fa:	f7fe fa3a 	bl	8003a72 <vListInsert>
 80055fe:	e012      	b.n	8005626 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d206      	bcs.n	8005616 <prvInsertTimerInActiveList+0x62>
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	429a      	cmp	r2, r3
 800560e:	d302      	bcc.n	8005616 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005610:	2301      	movs	r3, #1
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	e007      	b.n	8005626 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005616:	4b07      	ldr	r3, [pc, #28]	; (8005634 <prvInsertTimerInActiveList+0x80>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3304      	adds	r3, #4
 800561e:	4619      	mov	r1, r3
 8005620:	4610      	mov	r0, r2
 8005622:	f7fe fa26 	bl	8003a72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005626:	697b      	ldr	r3, [r7, #20]
}
 8005628:	4618      	mov	r0, r3
 800562a:	3718      	adds	r7, #24
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000c7c 	.word	0x20000c7c
 8005634:	20000c78 	.word	0x20000c78

08005638 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08e      	sub	sp, #56	; 0x38
 800563c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800563e:	e0c6      	b.n	80057ce <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	da17      	bge.n	8005676 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005646:	1d3b      	adds	r3, r7, #4
 8005648:	3304      	adds	r3, #4
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800564c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564e:	2b00      	cmp	r3, #0
 8005650:	d109      	bne.n	8005666 <prvProcessReceivedCommands+0x2e>
 8005652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005656:	f383 8811 	msr	BASEPRI, r3
 800565a:	f3bf 8f6f 	isb	sy
 800565e:	f3bf 8f4f 	dsb	sy
 8005662:	61fb      	str	r3, [r7, #28]
 8005664:	e7fe      	b.n	8005664 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800566c:	6850      	ldr	r0, [r2, #4]
 800566e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005670:	6892      	ldr	r2, [r2, #8]
 8005672:	4611      	mov	r1, r2
 8005674:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b00      	cmp	r3, #0
 800567a:	f2c0 80a7 	blt.w	80057cc <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d004      	beq.n	8005694 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568c:	3304      	adds	r3, #4
 800568e:	4618      	mov	r0, r3
 8005690:	f7fe fa28 	bl	8003ae4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005694:	463b      	mov	r3, r7
 8005696:	4618      	mov	r0, r3
 8005698:	f7ff ff6c 	bl	8005574 <prvSampleTimeNow>
 800569c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b09      	cmp	r3, #9
 80056a2:	f200 8094 	bhi.w	80057ce <prvProcessReceivedCommands+0x196>
 80056a6:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <prvProcessReceivedCommands+0x74>)
 80056a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ac:	080056d5 	.word	0x080056d5
 80056b0:	080056d5 	.word	0x080056d5
 80056b4:	080056d5 	.word	0x080056d5
 80056b8:	08005747 	.word	0x08005747
 80056bc:	0800575b 	.word	0x0800575b
 80056c0:	080057a3 	.word	0x080057a3
 80056c4:	080056d5 	.word	0x080056d5
 80056c8:	080056d5 	.word	0x080056d5
 80056cc:	08005747 	.word	0x08005747
 80056d0:	0800575b 	.word	0x0800575b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80056d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056da:	f043 0301 	orr.w	r3, r3, #1
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	18d1      	adds	r1, r2, r3
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80056f4:	f7ff ff5e 	bl	80055b4 <prvInsertTimerInActiveList>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d067      	beq.n	80057ce <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005704:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005708:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d05c      	beq.n	80057ce <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	441a      	add	r2, r3
 800571c:	2300      	movs	r3, #0
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	2300      	movs	r3, #0
 8005722:	2100      	movs	r1, #0
 8005724:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005726:	f7ff fe09 	bl	800533c <xTimerGenericCommand>
 800572a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d14d      	bne.n	80057ce <prvProcessReceivedCommands+0x196>
 8005732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	61bb      	str	r3, [r7, #24]
 8005744:	e7fe      	b.n	8005744 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005748:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800574c:	f023 0301 	bic.w	r3, r3, #1
 8005750:	b2da      	uxtb	r2, r3
 8005752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005754:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005758:	e039      	b.n	80057ce <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800575a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005760:	f043 0301 	orr.w	r3, r3, #1
 8005764:	b2da      	uxtb	r2, r3
 8005766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005768:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005770:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d109      	bne.n	800578e <prvProcessReceivedCommands+0x156>
 800577a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800577e:	f383 8811 	msr	BASEPRI, r3
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	e7fe      	b.n	800578c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800578e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005790:	699a      	ldr	r2, [r3, #24]
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	18d1      	adds	r1, r2, r3
 8005796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800579a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800579c:	f7ff ff0a 	bl	80055b4 <prvInsertTimerInActiveList>
					break;
 80057a0:	e015      	b.n	80057ce <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d103      	bne.n	80057b8 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80057b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057b2:	f000 fbc7 	bl	8005f44 <vPortFree>
 80057b6:	e00a      	b.n	80057ce <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80057b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057be:	f023 0301 	bic.w	r3, r3, #1
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80057ca:	e000      	b.n	80057ce <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80057cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057ce:	4b07      	ldr	r3, [pc, #28]	; (80057ec <prvProcessReceivedCommands+0x1b4>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	1d39      	adds	r1, r7, #4
 80057d4:	2200      	movs	r2, #0
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7fe fc3a 	bl	8004050 <xQueueReceive>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f47f af2e 	bne.w	8005640 <prvProcessReceivedCommands+0x8>
	}
}
 80057e4:	bf00      	nop
 80057e6:	3730      	adds	r7, #48	; 0x30
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	20000c80 	.word	0x20000c80

080057f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b088      	sub	sp, #32
 80057f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057f6:	e047      	b.n	8005888 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057f8:	4b2d      	ldr	r3, [pc, #180]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005802:	4b2b      	ldr	r3, [pc, #172]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3304      	adds	r3, #4
 8005810:	4618      	mov	r0, r3
 8005812:	f7fe f967 	bl	8003ae4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d02d      	beq.n	8005888 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4413      	add	r3, r2
 8005834:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	429a      	cmp	r2, r3
 800583c:	d90e      	bls.n	800585c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800584a:	4b19      	ldr	r3, [pc, #100]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3304      	adds	r3, #4
 8005852:	4619      	mov	r1, r3
 8005854:	4610      	mov	r0, r2
 8005856:	f7fe f90c 	bl	8003a72 <vListInsert>
 800585a:	e015      	b.n	8005888 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800585c:	2300      	movs	r3, #0
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	2300      	movs	r3, #0
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	2100      	movs	r1, #0
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f7ff fd68 	bl	800533c <xTimerGenericCommand>
 800586c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d109      	bne.n	8005888 <prvSwitchTimerLists+0x98>
 8005874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	603b      	str	r3, [r7, #0]
 8005886:	e7fe      	b.n	8005886 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005888:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1b2      	bne.n	80057f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005892:	4b07      	ldr	r3, [pc, #28]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005898:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <prvSwitchTimerLists+0xc4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a04      	ldr	r2, [pc, #16]	; (80058b0 <prvSwitchTimerLists+0xc0>)
 800589e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80058a0:	4a04      	ldr	r2, [pc, #16]	; (80058b4 <prvSwitchTimerLists+0xc4>)
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	6013      	str	r3, [r2, #0]
}
 80058a6:	bf00      	nop
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000c78 	.word	0x20000c78
 80058b4:	20000c7c 	.word	0x20000c7c

080058b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80058be:	f000 f965 	bl	8005b8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80058c2:	4b15      	ldr	r3, [pc, #84]	; (8005918 <prvCheckForValidListAndQueue+0x60>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d120      	bne.n	800590c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80058ca:	4814      	ldr	r0, [pc, #80]	; (800591c <prvCheckForValidListAndQueue+0x64>)
 80058cc:	f7fe f880 	bl	80039d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80058d0:	4813      	ldr	r0, [pc, #76]	; (8005920 <prvCheckForValidListAndQueue+0x68>)
 80058d2:	f7fe f87d 	bl	80039d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80058d6:	4b13      	ldr	r3, [pc, #76]	; (8005924 <prvCheckForValidListAndQueue+0x6c>)
 80058d8:	4a10      	ldr	r2, [pc, #64]	; (800591c <prvCheckForValidListAndQueue+0x64>)
 80058da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80058dc:	4b12      	ldr	r3, [pc, #72]	; (8005928 <prvCheckForValidListAndQueue+0x70>)
 80058de:	4a10      	ldr	r2, [pc, #64]	; (8005920 <prvCheckForValidListAndQueue+0x68>)
 80058e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80058e2:	2300      	movs	r3, #0
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	4b11      	ldr	r3, [pc, #68]	; (800592c <prvCheckForValidListAndQueue+0x74>)
 80058e8:	4a11      	ldr	r2, [pc, #68]	; (8005930 <prvCheckForValidListAndQueue+0x78>)
 80058ea:	2110      	movs	r1, #16
 80058ec:	200a      	movs	r0, #10
 80058ee:	f7fe f98b 	bl	8003c08 <xQueueGenericCreateStatic>
 80058f2:	4602      	mov	r2, r0
 80058f4:	4b08      	ldr	r3, [pc, #32]	; (8005918 <prvCheckForValidListAndQueue+0x60>)
 80058f6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80058f8:	4b07      	ldr	r3, [pc, #28]	; (8005918 <prvCheckForValidListAndQueue+0x60>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005900:	4b05      	ldr	r3, [pc, #20]	; (8005918 <prvCheckForValidListAndQueue+0x60>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	490b      	ldr	r1, [pc, #44]	; (8005934 <prvCheckForValidListAndQueue+0x7c>)
 8005906:	4618      	mov	r0, r3
 8005908:	f7fe fd8e 	bl	8004428 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800590c:	f000 f96c 	bl	8005be8 <vPortExitCritical>
}
 8005910:	bf00      	nop
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	20000c80 	.word	0x20000c80
 800591c:	20000c50 	.word	0x20000c50
 8005920:	20000c64 	.word	0x20000c64
 8005924:	20000c78 	.word	0x20000c78
 8005928:	20000c7c 	.word	0x20000c7c
 800592c:	20000d2c 	.word	0x20000d2c
 8005930:	20000c8c 	.word	0x20000c8c
 8005934:	080070e4 	.word	0x080070e4

08005938 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	3b04      	subs	r3, #4
 8005948:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005950:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3b04      	subs	r3, #4
 8005956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f023 0201 	bic.w	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	3b04      	subs	r3, #4
 8005966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005968:	4a0c      	ldr	r2, [pc, #48]	; (800599c <pxPortInitialiseStack+0x64>)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	3b14      	subs	r3, #20
 8005972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	3b04      	subs	r3, #4
 800597e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f06f 0202 	mvn.w	r2, #2
 8005986:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3b20      	subs	r3, #32
 800598c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800598e:	68fb      	ldr	r3, [r7, #12]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	080059a1 	.word	0x080059a1

080059a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80059a6:	2300      	movs	r3, #0
 80059a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059aa:	4b11      	ldr	r3, [pc, #68]	; (80059f0 <prvTaskExitError+0x50>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059b2:	d009      	beq.n	80059c8 <prvTaskExitError+0x28>
 80059b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e7fe      	b.n	80059c6 <prvTaskExitError+0x26>
 80059c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059cc:	f383 8811 	msr	BASEPRI, r3
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	f3bf 8f4f 	dsb	sy
 80059d8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059da:	bf00      	nop
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0fc      	beq.n	80059dc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80059e2:	bf00      	nop
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	2000000c 	.word	0x2000000c
	...

08005a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a00:	4b07      	ldr	r3, [pc, #28]	; (8005a20 <pxCurrentTCBConst2>)
 8005a02:	6819      	ldr	r1, [r3, #0]
 8005a04:	6808      	ldr	r0, [r1, #0]
 8005a06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a0a:	f380 8809 	msr	PSP, r0
 8005a0e:	f3bf 8f6f 	isb	sy
 8005a12:	f04f 0000 	mov.w	r0, #0
 8005a16:	f380 8811 	msr	BASEPRI, r0
 8005a1a:	4770      	bx	lr
 8005a1c:	f3af 8000 	nop.w

08005a20 <pxCurrentTCBConst2>:
 8005a20:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a24:	bf00      	nop
 8005a26:	bf00      	nop

08005a28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a28:	4808      	ldr	r0, [pc, #32]	; (8005a4c <prvPortStartFirstTask+0x24>)
 8005a2a:	6800      	ldr	r0, [r0, #0]
 8005a2c:	6800      	ldr	r0, [r0, #0]
 8005a2e:	f380 8808 	msr	MSP, r0
 8005a32:	f04f 0000 	mov.w	r0, #0
 8005a36:	f380 8814 	msr	CONTROL, r0
 8005a3a:	b662      	cpsie	i
 8005a3c:	b661      	cpsie	f
 8005a3e:	f3bf 8f4f 	dsb	sy
 8005a42:	f3bf 8f6f 	isb	sy
 8005a46:	df00      	svc	0
 8005a48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a4a:	bf00      	nop
 8005a4c:	e000ed08 	.word	0xe000ed08

08005a50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a56:	4b44      	ldr	r3, [pc, #272]	; (8005b68 <xPortStartScheduler+0x118>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a44      	ldr	r2, [pc, #272]	; (8005b6c <xPortStartScheduler+0x11c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d109      	bne.n	8005a74 <xPortStartScheduler+0x24>
 8005a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	613b      	str	r3, [r7, #16]
 8005a72:	e7fe      	b.n	8005a72 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a74:	4b3c      	ldr	r3, [pc, #240]	; (8005b68 <xPortStartScheduler+0x118>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a3d      	ldr	r2, [pc, #244]	; (8005b70 <xPortStartScheduler+0x120>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d109      	bne.n	8005a92 <xPortStartScheduler+0x42>
 8005a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	60fb      	str	r3, [r7, #12]
 8005a90:	e7fe      	b.n	8005a90 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a92:	4b38      	ldr	r3, [pc, #224]	; (8005b74 <xPortStartScheduler+0x124>)
 8005a94:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	22ff      	movs	r2, #255	; 0xff
 8005aa2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005aac:	78fb      	ldrb	r3, [r7, #3]
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	4b30      	ldr	r3, [pc, #192]	; (8005b78 <xPortStartScheduler+0x128>)
 8005ab8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005aba:	4b30      	ldr	r3, [pc, #192]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005abc:	2207      	movs	r2, #7
 8005abe:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ac0:	e009      	b.n	8005ad6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005ac2:	4b2e      	ldr	r3, [pc, #184]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	4a2c      	ldr	r2, [pc, #176]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005aca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005acc:	78fb      	ldrb	r3, [r7, #3]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	005b      	lsls	r3, r3, #1
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ad6:	78fb      	ldrb	r3, [r7, #3]
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ade:	2b80      	cmp	r3, #128	; 0x80
 8005ae0:	d0ef      	beq.n	8005ac2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005ae2:	4b26      	ldr	r3, [pc, #152]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f1c3 0307 	rsb	r3, r3, #7
 8005aea:	2b04      	cmp	r3, #4
 8005aec:	d009      	beq.n	8005b02 <xPortStartScheduler+0xb2>
 8005aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af2:	f383 8811 	msr	BASEPRI, r3
 8005af6:	f3bf 8f6f 	isb	sy
 8005afa:	f3bf 8f4f 	dsb	sy
 8005afe:	60bb      	str	r3, [r7, #8]
 8005b00:	e7fe      	b.n	8005b00 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b02:	4b1e      	ldr	r3, [pc, #120]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	021b      	lsls	r3, r3, #8
 8005b08:	4a1c      	ldr	r2, [pc, #112]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005b0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b0c:	4b1b      	ldr	r3, [pc, #108]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b14:	4a19      	ldr	r2, [pc, #100]	; (8005b7c <xPortStartScheduler+0x12c>)
 8005b16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	b2da      	uxtb	r2, r3
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b20:	4b17      	ldr	r3, [pc, #92]	; (8005b80 <xPortStartScheduler+0x130>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a16      	ldr	r2, [pc, #88]	; (8005b80 <xPortStartScheduler+0x130>)
 8005b26:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b2c:	4b14      	ldr	r3, [pc, #80]	; (8005b80 <xPortStartScheduler+0x130>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a13      	ldr	r2, [pc, #76]	; (8005b80 <xPortStartScheduler+0x130>)
 8005b32:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005b36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b38:	f000 f8d6 	bl	8005ce8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b3c:	4b11      	ldr	r3, [pc, #68]	; (8005b84 <xPortStartScheduler+0x134>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b42:	f000 f8f5 	bl	8005d30 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b46:	4b10      	ldr	r3, [pc, #64]	; (8005b88 <xPortStartScheduler+0x138>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a0f      	ldr	r2, [pc, #60]	; (8005b88 <xPortStartScheduler+0x138>)
 8005b4c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005b50:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b52:	f7ff ff69 	bl	8005a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b56:	f7ff f86b 	bl	8004c30 <vTaskSwitchContext>
	prvTaskExitError();
 8005b5a:	f7ff ff21 	bl	80059a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3718      	adds	r7, #24
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	e000ed00 	.word	0xe000ed00
 8005b6c:	410fc271 	.word	0x410fc271
 8005b70:	410fc270 	.word	0x410fc270
 8005b74:	e000e400 	.word	0xe000e400
 8005b78:	20000d7c 	.word	0x20000d7c
 8005b7c:	20000d80 	.word	0x20000d80
 8005b80:	e000ed20 	.word	0xe000ed20
 8005b84:	2000000c 	.word	0x2000000c
 8005b88:	e000ef34 	.word	0xe000ef34

08005b8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ba4:	4b0e      	ldr	r3, [pc, #56]	; (8005be0 <vPortEnterCritical+0x54>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	4a0d      	ldr	r2, [pc, #52]	; (8005be0 <vPortEnterCritical+0x54>)
 8005bac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bae:	4b0c      	ldr	r3, [pc, #48]	; (8005be0 <vPortEnterCritical+0x54>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d10e      	bne.n	8005bd4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bb6:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <vPortEnterCritical+0x58>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d009      	beq.n	8005bd4 <vPortEnterCritical+0x48>
 8005bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	603b      	str	r3, [r7, #0]
 8005bd2:	e7fe      	b.n	8005bd2 <vPortEnterCritical+0x46>
	}
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	2000000c 	.word	0x2000000c
 8005be4:	e000ed04 	.word	0xe000ed04

08005be8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005bee:	4b11      	ldr	r3, [pc, #68]	; (8005c34 <vPortExitCritical+0x4c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <vPortExitCritical+0x22>
 8005bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	607b      	str	r3, [r7, #4]
 8005c08:	e7fe      	b.n	8005c08 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005c0a:	4b0a      	ldr	r3, [pc, #40]	; (8005c34 <vPortExitCritical+0x4c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	4a08      	ldr	r2, [pc, #32]	; (8005c34 <vPortExitCritical+0x4c>)
 8005c12:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c14:	4b07      	ldr	r3, [pc, #28]	; (8005c34 <vPortExitCritical+0x4c>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d104      	bne.n	8005c26 <vPortExitCritical+0x3e>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	2000000c 	.word	0x2000000c
	...

08005c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c40:	f3ef 8009 	mrs	r0, PSP
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	4b15      	ldr	r3, [pc, #84]	; (8005ca0 <pxCurrentTCBConst>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	f01e 0f10 	tst.w	lr, #16
 8005c50:	bf08      	it	eq
 8005c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5a:	6010      	str	r0, [r2, #0]
 8005c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005c64:	f380 8811 	msr	BASEPRI, r0
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f7fe ffde 	bl	8004c30 <vTaskSwitchContext>
 8005c74:	f04f 0000 	mov.w	r0, #0
 8005c78:	f380 8811 	msr	BASEPRI, r0
 8005c7c:	bc09      	pop	{r0, r3}
 8005c7e:	6819      	ldr	r1, [r3, #0]
 8005c80:	6808      	ldr	r0, [r1, #0]
 8005c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c86:	f01e 0f10 	tst.w	lr, #16
 8005c8a:	bf08      	it	eq
 8005c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c90:	f380 8809 	msr	PSP, r0
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	f3af 8000 	nop.w

08005ca0 <pxCurrentTCBConst>:
 8005ca0:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ca4:	bf00      	nop
 8005ca6:	bf00      	nop

08005ca8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cc0:	f7fe fefe 	bl	8004ac0 <xTaskIncrementTick>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d003      	beq.n	8005cd2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cca:	4b06      	ldr	r3, [pc, #24]	; (8005ce4 <SysTick_Handler+0x3c>)
 8005ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005cdc:	bf00      	nop
 8005cde:	3708      	adds	r7, #8
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	e000ed04 	.word	0xe000ed04

08005ce8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005cec:	4b0b      	ldr	r3, [pc, #44]	; (8005d1c <vPortSetupTimerInterrupt+0x34>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005cf2:	4b0b      	ldr	r3, [pc, #44]	; (8005d20 <vPortSetupTimerInterrupt+0x38>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cf8:	4b0a      	ldr	r3, [pc, #40]	; (8005d24 <vPortSetupTimerInterrupt+0x3c>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a0a      	ldr	r2, [pc, #40]	; (8005d28 <vPortSetupTimerInterrupt+0x40>)
 8005cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005d02:	099b      	lsrs	r3, r3, #6
 8005d04:	4a09      	ldr	r2, [pc, #36]	; (8005d2c <vPortSetupTimerInterrupt+0x44>)
 8005d06:	3b01      	subs	r3, #1
 8005d08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d0a:	4b04      	ldr	r3, [pc, #16]	; (8005d1c <vPortSetupTimerInterrupt+0x34>)
 8005d0c:	2207      	movs	r2, #7
 8005d0e:	601a      	str	r2, [r3, #0]
}
 8005d10:	bf00      	nop
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	e000e010 	.word	0xe000e010
 8005d20:	e000e018 	.word	0xe000e018
 8005d24:	20000000 	.word	0x20000000
 8005d28:	10624dd3 	.word	0x10624dd3
 8005d2c:	e000e014 	.word	0xe000e014

08005d30 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d30:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005d40 <vPortEnableVFP+0x10>
 8005d34:	6801      	ldr	r1, [r0, #0]
 8005d36:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005d3a:	6001      	str	r1, [r0, #0]
 8005d3c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d3e:	bf00      	nop
 8005d40:	e000ed88 	.word	0xe000ed88

08005d44 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d44:	b480      	push	{r7}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d4a:	f3ef 8305 	mrs	r3, IPSR
 8005d4e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b0f      	cmp	r3, #15
 8005d54:	d913      	bls.n	8005d7e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d56:	4a16      	ldr	r2, [pc, #88]	; (8005db0 <vPortValidateInterruptPriority+0x6c>)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d60:	4b14      	ldr	r3, [pc, #80]	; (8005db4 <vPortValidateInterruptPriority+0x70>)
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	7afa      	ldrb	r2, [r7, #11]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d209      	bcs.n	8005d7e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	607b      	str	r3, [r7, #4]
 8005d7c:	e7fe      	b.n	8005d7c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d7e:	4b0e      	ldr	r3, [pc, #56]	; (8005db8 <vPortValidateInterruptPriority+0x74>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d86:	4b0d      	ldr	r3, [pc, #52]	; (8005dbc <vPortValidateInterruptPriority+0x78>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d909      	bls.n	8005da2 <vPortValidateInterruptPriority+0x5e>
 8005d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d92:	f383 8811 	msr	BASEPRI, r3
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	e7fe      	b.n	8005da0 <vPortValidateInterruptPriority+0x5c>
	}
 8005da2:	bf00      	nop
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	e000e3f0 	.word	0xe000e3f0
 8005db4:	20000d7c 	.word	0x20000d7c
 8005db8:	e000ed0c 	.word	0xe000ed0c
 8005dbc:	20000d80 	.word	0x20000d80

08005dc0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	; 0x28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005dcc:	f7fe fdbe 	bl	800494c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005dd0:	4b57      	ldr	r3, [pc, #348]	; (8005f30 <pvPortMalloc+0x170>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d101      	bne.n	8005ddc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005dd8:	f000 f90c 	bl	8005ff4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ddc:	4b55      	ldr	r3, [pc, #340]	; (8005f34 <pvPortMalloc+0x174>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4013      	ands	r3, r2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f040 808c 	bne.w	8005f02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d01c      	beq.n	8005e2a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005df0:	2208      	movs	r2, #8
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4413      	add	r3, r2
 8005df6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f003 0307 	and.w	r3, r3, #7
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d013      	beq.n	8005e2a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f023 0307 	bic.w	r3, r3, #7
 8005e08:	3308      	adds	r3, #8
 8005e0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f003 0307 	and.w	r3, r3, #7
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d009      	beq.n	8005e2a <pvPortMalloc+0x6a>
 8005e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1a:	f383 8811 	msr	BASEPRI, r3
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	e7fe      	b.n	8005e28 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d068      	beq.n	8005f02 <pvPortMalloc+0x142>
 8005e30:	4b41      	ldr	r3, [pc, #260]	; (8005f38 <pvPortMalloc+0x178>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d863      	bhi.n	8005f02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e3a:	4b40      	ldr	r3, [pc, #256]	; (8005f3c <pvPortMalloc+0x17c>)
 8005e3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e3e:	4b3f      	ldr	r3, [pc, #252]	; (8005f3c <pvPortMalloc+0x17c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e44:	e004      	b.n	8005e50 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d903      	bls.n	8005e62 <pvPortMalloc+0xa2>
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1f1      	bne.n	8005e46 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e62:	4b33      	ldr	r3, [pc, #204]	; (8005f30 <pvPortMalloc+0x170>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d04a      	beq.n	8005f02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2208      	movs	r2, #8
 8005e72:	4413      	add	r3, r2
 8005e74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	1ad2      	subs	r2, r2, r3
 8005e86:	2308      	movs	r3, #8
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d91e      	bls.n	8005ecc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4413      	add	r3, r2
 8005e94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d009      	beq.n	8005eb4 <pvPortMalloc+0xf4>
 8005ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	613b      	str	r3, [r7, #16]
 8005eb2:	e7fe      	b.n	8005eb2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	1ad2      	subs	r2, r2, r3
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ec6:	69b8      	ldr	r0, [r7, #24]
 8005ec8:	f000 f8f6 	bl	80060b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ecc:	4b1a      	ldr	r3, [pc, #104]	; (8005f38 <pvPortMalloc+0x178>)
 8005ece:	681a      	ldr	r2, [r3, #0]
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	4a18      	ldr	r2, [pc, #96]	; (8005f38 <pvPortMalloc+0x178>)
 8005ed8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005eda:	4b17      	ldr	r3, [pc, #92]	; (8005f38 <pvPortMalloc+0x178>)
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	4b18      	ldr	r3, [pc, #96]	; (8005f40 <pvPortMalloc+0x180>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d203      	bcs.n	8005eee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ee6:	4b14      	ldr	r3, [pc, #80]	; (8005f38 <pvPortMalloc+0x178>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a15      	ldr	r2, [pc, #84]	; (8005f40 <pvPortMalloc+0x180>)
 8005eec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <pvPortMalloc+0x174>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efe:	2200      	movs	r2, #0
 8005f00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f02:	f7fe fd31 	bl	8004968 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	f003 0307 	and.w	r3, r3, #7
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d009      	beq.n	8005f24 <pvPortMalloc+0x164>
 8005f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	60fb      	str	r3, [r7, #12]
 8005f22:	e7fe      	b.n	8005f22 <pvPortMalloc+0x162>
	return pvReturn;
 8005f24:	69fb      	ldr	r3, [r7, #28]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3728      	adds	r7, #40	; 0x28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	200024fc 	.word	0x200024fc
 8005f34:	20002508 	.word	0x20002508
 8005f38:	20002500 	.word	0x20002500
 8005f3c:	200024f4 	.word	0x200024f4
 8005f40:	20002504 	.word	0x20002504

08005f44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d046      	beq.n	8005fe4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f56:	2308      	movs	r3, #8
 8005f58:	425b      	negs	r3, r3
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	4b20      	ldr	r3, [pc, #128]	; (8005fec <vPortFree+0xa8>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d109      	bne.n	8005f86 <vPortFree+0x42>
 8005f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	e7fe      	b.n	8005f84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <vPortFree+0x5e>
 8005f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60bb      	str	r3, [r7, #8]
 8005fa0:	e7fe      	b.n	8005fa0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	4b11      	ldr	r3, [pc, #68]	; (8005fec <vPortFree+0xa8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4013      	ands	r3, r2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d019      	beq.n	8005fe4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d115      	bne.n	8005fe4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <vPortFree+0xa8>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	401a      	ands	r2, r3
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fc8:	f7fe fcc0 	bl	800494c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	4b07      	ldr	r3, [pc, #28]	; (8005ff0 <vPortFree+0xac>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	4a06      	ldr	r2, [pc, #24]	; (8005ff0 <vPortFree+0xac>)
 8005fd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fda:	6938      	ldr	r0, [r7, #16]
 8005fdc:	f000 f86c 	bl	80060b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005fe0:	f7fe fcc2 	bl	8004968 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fe4:	bf00      	nop
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20002508 	.word	0x20002508
 8005ff0:	20002500 	.word	0x20002500

08005ff4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ffa:	f241 7370 	movw	r3, #6000	; 0x1770
 8005ffe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006000:	4b27      	ldr	r3, [pc, #156]	; (80060a0 <prvHeapInit+0xac>)
 8006002:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00c      	beq.n	8006028 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	3307      	adds	r3, #7
 8006012:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0307 	bic.w	r3, r3, #7
 800601a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	4a1f      	ldr	r2, [pc, #124]	; (80060a0 <prvHeapInit+0xac>)
 8006024:	4413      	add	r3, r2
 8006026:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800602c:	4a1d      	ldr	r2, [pc, #116]	; (80060a4 <prvHeapInit+0xb0>)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006032:	4b1c      	ldr	r3, [pc, #112]	; (80060a4 <prvHeapInit+0xb0>)
 8006034:	2200      	movs	r2, #0
 8006036:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68ba      	ldr	r2, [r7, #8]
 800603c:	4413      	add	r3, r2
 800603e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006040:	2208      	movs	r2, #8
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0307 	bic.w	r3, r3, #7
 800604e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	4a15      	ldr	r2, [pc, #84]	; (80060a8 <prvHeapInit+0xb4>)
 8006054:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006056:	4b14      	ldr	r3, [pc, #80]	; (80060a8 <prvHeapInit+0xb4>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2200      	movs	r2, #0
 800605c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800605e:	4b12      	ldr	r3, [pc, #72]	; (80060a8 <prvHeapInit+0xb4>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	1ad2      	subs	r2, r2, r3
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006074:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <prvHeapInit+0xb4>)
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	4a0a      	ldr	r2, [pc, #40]	; (80060ac <prvHeapInit+0xb8>)
 8006082:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	4a09      	ldr	r2, [pc, #36]	; (80060b0 <prvHeapInit+0xbc>)
 800608a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800608c:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <prvHeapInit+0xc0>)
 800608e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006092:	601a      	str	r2, [r3, #0]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	20000d84 	.word	0x20000d84
 80060a4:	200024f4 	.word	0x200024f4
 80060a8:	200024fc 	.word	0x200024fc
 80060ac:	20002504 	.word	0x20002504
 80060b0:	20002500 	.word	0x20002500
 80060b4:	20002508 	.word	0x20002508

080060b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060c0:	4b28      	ldr	r3, [pc, #160]	; (8006164 <prvInsertBlockIntoFreeList+0xac>)
 80060c2:	60fb      	str	r3, [r7, #12]
 80060c4:	e002      	b.n	80060cc <prvInsertBlockIntoFreeList+0x14>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	60fb      	str	r3, [r7, #12]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d8f7      	bhi.n	80060c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	4413      	add	r3, r2
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d108      	bne.n	80060fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685a      	ldr	r2, [r3, #4]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	441a      	add	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	441a      	add	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	429a      	cmp	r2, r3
 800610c:	d118      	bne.n	8006140 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	4b15      	ldr	r3, [pc, #84]	; (8006168 <prvInsertBlockIntoFreeList+0xb0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d00d      	beq.n	8006136 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	441a      	add	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	601a      	str	r2, [r3, #0]
 8006134:	e008      	b.n	8006148 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006136:	4b0c      	ldr	r3, [pc, #48]	; (8006168 <prvInsertBlockIntoFreeList+0xb0>)
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	e003      	b.n	8006148 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	429a      	cmp	r2, r3
 800614e:	d002      	beq.n	8006156 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006156:	bf00      	nop
 8006158:	3714      	adds	r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	200024f4 	.word	0x200024f4
 8006168:	200024fc 	.word	0x200024fc

0800616c <__errno>:
 800616c:	4b01      	ldr	r3, [pc, #4]	; (8006174 <__errno+0x8>)
 800616e:	6818      	ldr	r0, [r3, #0]
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	20000010 	.word	0x20000010

08006178 <__libc_init_array>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	4e0d      	ldr	r6, [pc, #52]	; (80061b0 <__libc_init_array+0x38>)
 800617c:	4c0d      	ldr	r4, [pc, #52]	; (80061b4 <__libc_init_array+0x3c>)
 800617e:	1ba4      	subs	r4, r4, r6
 8006180:	10a4      	asrs	r4, r4, #2
 8006182:	2500      	movs	r5, #0
 8006184:	42a5      	cmp	r5, r4
 8006186:	d109      	bne.n	800619c <__libc_init_array+0x24>
 8006188:	4e0b      	ldr	r6, [pc, #44]	; (80061b8 <__libc_init_array+0x40>)
 800618a:	4c0c      	ldr	r4, [pc, #48]	; (80061bc <__libc_init_array+0x44>)
 800618c:	f000 ff74 	bl	8007078 <_init>
 8006190:	1ba4      	subs	r4, r4, r6
 8006192:	10a4      	asrs	r4, r4, #2
 8006194:	2500      	movs	r5, #0
 8006196:	42a5      	cmp	r5, r4
 8006198:	d105      	bne.n	80061a6 <__libc_init_array+0x2e>
 800619a:	bd70      	pop	{r4, r5, r6, pc}
 800619c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061a0:	4798      	blx	r3
 80061a2:	3501      	adds	r5, #1
 80061a4:	e7ee      	b.n	8006184 <__libc_init_array+0xc>
 80061a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80061aa:	4798      	blx	r3
 80061ac:	3501      	adds	r5, #1
 80061ae:	e7f2      	b.n	8006196 <__libc_init_array+0x1e>
 80061b0:	080071f8 	.word	0x080071f8
 80061b4:	080071f8 	.word	0x080071f8
 80061b8:	080071f8 	.word	0x080071f8
 80061bc:	080071fc 	.word	0x080071fc

080061c0 <memcpy>:
 80061c0:	b510      	push	{r4, lr}
 80061c2:	1e43      	subs	r3, r0, #1
 80061c4:	440a      	add	r2, r1
 80061c6:	4291      	cmp	r1, r2
 80061c8:	d100      	bne.n	80061cc <memcpy+0xc>
 80061ca:	bd10      	pop	{r4, pc}
 80061cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061d4:	e7f7      	b.n	80061c6 <memcpy+0x6>

080061d6 <memset>:
 80061d6:	4402      	add	r2, r0
 80061d8:	4603      	mov	r3, r0
 80061da:	4293      	cmp	r3, r2
 80061dc:	d100      	bne.n	80061e0 <memset+0xa>
 80061de:	4770      	bx	lr
 80061e0:	f803 1b01 	strb.w	r1, [r3], #1
 80061e4:	e7f9      	b.n	80061da <memset+0x4>
	...

080061e8 <iprintf>:
 80061e8:	b40f      	push	{r0, r1, r2, r3}
 80061ea:	4b0a      	ldr	r3, [pc, #40]	; (8006214 <iprintf+0x2c>)
 80061ec:	b513      	push	{r0, r1, r4, lr}
 80061ee:	681c      	ldr	r4, [r3, #0]
 80061f0:	b124      	cbz	r4, 80061fc <iprintf+0x14>
 80061f2:	69a3      	ldr	r3, [r4, #24]
 80061f4:	b913      	cbnz	r3, 80061fc <iprintf+0x14>
 80061f6:	4620      	mov	r0, r4
 80061f8:	f000 fa22 	bl	8006640 <__sinit>
 80061fc:	ab05      	add	r3, sp, #20
 80061fe:	9a04      	ldr	r2, [sp, #16]
 8006200:	68a1      	ldr	r1, [r4, #8]
 8006202:	9301      	str	r3, [sp, #4]
 8006204:	4620      	mov	r0, r4
 8006206:	f000 fbdb 	bl	80069c0 <_vfiprintf_r>
 800620a:	b002      	add	sp, #8
 800620c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006210:	b004      	add	sp, #16
 8006212:	4770      	bx	lr
 8006214:	20000010 	.word	0x20000010

08006218 <_puts_r>:
 8006218:	b570      	push	{r4, r5, r6, lr}
 800621a:	460e      	mov	r6, r1
 800621c:	4605      	mov	r5, r0
 800621e:	b118      	cbz	r0, 8006228 <_puts_r+0x10>
 8006220:	6983      	ldr	r3, [r0, #24]
 8006222:	b90b      	cbnz	r3, 8006228 <_puts_r+0x10>
 8006224:	f000 fa0c 	bl	8006640 <__sinit>
 8006228:	69ab      	ldr	r3, [r5, #24]
 800622a:	68ac      	ldr	r4, [r5, #8]
 800622c:	b913      	cbnz	r3, 8006234 <_puts_r+0x1c>
 800622e:	4628      	mov	r0, r5
 8006230:	f000 fa06 	bl	8006640 <__sinit>
 8006234:	4b23      	ldr	r3, [pc, #140]	; (80062c4 <_puts_r+0xac>)
 8006236:	429c      	cmp	r4, r3
 8006238:	d117      	bne.n	800626a <_puts_r+0x52>
 800623a:	686c      	ldr	r4, [r5, #4]
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	071b      	lsls	r3, r3, #28
 8006240:	d51d      	bpl.n	800627e <_puts_r+0x66>
 8006242:	6923      	ldr	r3, [r4, #16]
 8006244:	b1db      	cbz	r3, 800627e <_puts_r+0x66>
 8006246:	3e01      	subs	r6, #1
 8006248:	68a3      	ldr	r3, [r4, #8]
 800624a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800624e:	3b01      	subs	r3, #1
 8006250:	60a3      	str	r3, [r4, #8]
 8006252:	b9e9      	cbnz	r1, 8006290 <_puts_r+0x78>
 8006254:	2b00      	cmp	r3, #0
 8006256:	da2e      	bge.n	80062b6 <_puts_r+0x9e>
 8006258:	4622      	mov	r2, r4
 800625a:	210a      	movs	r1, #10
 800625c:	4628      	mov	r0, r5
 800625e:	f000 f83f 	bl	80062e0 <__swbuf_r>
 8006262:	3001      	adds	r0, #1
 8006264:	d011      	beq.n	800628a <_puts_r+0x72>
 8006266:	200a      	movs	r0, #10
 8006268:	e011      	b.n	800628e <_puts_r+0x76>
 800626a:	4b17      	ldr	r3, [pc, #92]	; (80062c8 <_puts_r+0xb0>)
 800626c:	429c      	cmp	r4, r3
 800626e:	d101      	bne.n	8006274 <_puts_r+0x5c>
 8006270:	68ac      	ldr	r4, [r5, #8]
 8006272:	e7e3      	b.n	800623c <_puts_r+0x24>
 8006274:	4b15      	ldr	r3, [pc, #84]	; (80062cc <_puts_r+0xb4>)
 8006276:	429c      	cmp	r4, r3
 8006278:	bf08      	it	eq
 800627a:	68ec      	ldreq	r4, [r5, #12]
 800627c:	e7de      	b.n	800623c <_puts_r+0x24>
 800627e:	4621      	mov	r1, r4
 8006280:	4628      	mov	r0, r5
 8006282:	f000 f87f 	bl	8006384 <__swsetup_r>
 8006286:	2800      	cmp	r0, #0
 8006288:	d0dd      	beq.n	8006246 <_puts_r+0x2e>
 800628a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800628e:	bd70      	pop	{r4, r5, r6, pc}
 8006290:	2b00      	cmp	r3, #0
 8006292:	da04      	bge.n	800629e <_puts_r+0x86>
 8006294:	69a2      	ldr	r2, [r4, #24]
 8006296:	429a      	cmp	r2, r3
 8006298:	dc06      	bgt.n	80062a8 <_puts_r+0x90>
 800629a:	290a      	cmp	r1, #10
 800629c:	d004      	beq.n	80062a8 <_puts_r+0x90>
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	1c5a      	adds	r2, r3, #1
 80062a2:	6022      	str	r2, [r4, #0]
 80062a4:	7019      	strb	r1, [r3, #0]
 80062a6:	e7cf      	b.n	8006248 <_puts_r+0x30>
 80062a8:	4622      	mov	r2, r4
 80062aa:	4628      	mov	r0, r5
 80062ac:	f000 f818 	bl	80062e0 <__swbuf_r>
 80062b0:	3001      	adds	r0, #1
 80062b2:	d1c9      	bne.n	8006248 <_puts_r+0x30>
 80062b4:	e7e9      	b.n	800628a <_puts_r+0x72>
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	200a      	movs	r0, #10
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	6022      	str	r2, [r4, #0]
 80062be:	7018      	strb	r0, [r3, #0]
 80062c0:	e7e5      	b.n	800628e <_puts_r+0x76>
 80062c2:	bf00      	nop
 80062c4:	0800717c 	.word	0x0800717c
 80062c8:	0800719c 	.word	0x0800719c
 80062cc:	0800715c 	.word	0x0800715c

080062d0 <puts>:
 80062d0:	4b02      	ldr	r3, [pc, #8]	; (80062dc <puts+0xc>)
 80062d2:	4601      	mov	r1, r0
 80062d4:	6818      	ldr	r0, [r3, #0]
 80062d6:	f7ff bf9f 	b.w	8006218 <_puts_r>
 80062da:	bf00      	nop
 80062dc:	20000010 	.word	0x20000010

080062e0 <__swbuf_r>:
 80062e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062e2:	460e      	mov	r6, r1
 80062e4:	4614      	mov	r4, r2
 80062e6:	4605      	mov	r5, r0
 80062e8:	b118      	cbz	r0, 80062f2 <__swbuf_r+0x12>
 80062ea:	6983      	ldr	r3, [r0, #24]
 80062ec:	b90b      	cbnz	r3, 80062f2 <__swbuf_r+0x12>
 80062ee:	f000 f9a7 	bl	8006640 <__sinit>
 80062f2:	4b21      	ldr	r3, [pc, #132]	; (8006378 <__swbuf_r+0x98>)
 80062f4:	429c      	cmp	r4, r3
 80062f6:	d12a      	bne.n	800634e <__swbuf_r+0x6e>
 80062f8:	686c      	ldr	r4, [r5, #4]
 80062fa:	69a3      	ldr	r3, [r4, #24]
 80062fc:	60a3      	str	r3, [r4, #8]
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	071a      	lsls	r2, r3, #28
 8006302:	d52e      	bpl.n	8006362 <__swbuf_r+0x82>
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	b363      	cbz	r3, 8006362 <__swbuf_r+0x82>
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	6820      	ldr	r0, [r4, #0]
 800630c:	1ac0      	subs	r0, r0, r3
 800630e:	6963      	ldr	r3, [r4, #20]
 8006310:	b2f6      	uxtb	r6, r6
 8006312:	4283      	cmp	r3, r0
 8006314:	4637      	mov	r7, r6
 8006316:	dc04      	bgt.n	8006322 <__swbuf_r+0x42>
 8006318:	4621      	mov	r1, r4
 800631a:	4628      	mov	r0, r5
 800631c:	f000 f926 	bl	800656c <_fflush_r>
 8006320:	bb28      	cbnz	r0, 800636e <__swbuf_r+0x8e>
 8006322:	68a3      	ldr	r3, [r4, #8]
 8006324:	3b01      	subs	r3, #1
 8006326:	60a3      	str	r3, [r4, #8]
 8006328:	6823      	ldr	r3, [r4, #0]
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	6022      	str	r2, [r4, #0]
 800632e:	701e      	strb	r6, [r3, #0]
 8006330:	6963      	ldr	r3, [r4, #20]
 8006332:	3001      	adds	r0, #1
 8006334:	4283      	cmp	r3, r0
 8006336:	d004      	beq.n	8006342 <__swbuf_r+0x62>
 8006338:	89a3      	ldrh	r3, [r4, #12]
 800633a:	07db      	lsls	r3, r3, #31
 800633c:	d519      	bpl.n	8006372 <__swbuf_r+0x92>
 800633e:	2e0a      	cmp	r6, #10
 8006340:	d117      	bne.n	8006372 <__swbuf_r+0x92>
 8006342:	4621      	mov	r1, r4
 8006344:	4628      	mov	r0, r5
 8006346:	f000 f911 	bl	800656c <_fflush_r>
 800634a:	b190      	cbz	r0, 8006372 <__swbuf_r+0x92>
 800634c:	e00f      	b.n	800636e <__swbuf_r+0x8e>
 800634e:	4b0b      	ldr	r3, [pc, #44]	; (800637c <__swbuf_r+0x9c>)
 8006350:	429c      	cmp	r4, r3
 8006352:	d101      	bne.n	8006358 <__swbuf_r+0x78>
 8006354:	68ac      	ldr	r4, [r5, #8]
 8006356:	e7d0      	b.n	80062fa <__swbuf_r+0x1a>
 8006358:	4b09      	ldr	r3, [pc, #36]	; (8006380 <__swbuf_r+0xa0>)
 800635a:	429c      	cmp	r4, r3
 800635c:	bf08      	it	eq
 800635e:	68ec      	ldreq	r4, [r5, #12]
 8006360:	e7cb      	b.n	80062fa <__swbuf_r+0x1a>
 8006362:	4621      	mov	r1, r4
 8006364:	4628      	mov	r0, r5
 8006366:	f000 f80d 	bl	8006384 <__swsetup_r>
 800636a:	2800      	cmp	r0, #0
 800636c:	d0cc      	beq.n	8006308 <__swbuf_r+0x28>
 800636e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006372:	4638      	mov	r0, r7
 8006374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006376:	bf00      	nop
 8006378:	0800717c 	.word	0x0800717c
 800637c:	0800719c 	.word	0x0800719c
 8006380:	0800715c 	.word	0x0800715c

08006384 <__swsetup_r>:
 8006384:	4b32      	ldr	r3, [pc, #200]	; (8006450 <__swsetup_r+0xcc>)
 8006386:	b570      	push	{r4, r5, r6, lr}
 8006388:	681d      	ldr	r5, [r3, #0]
 800638a:	4606      	mov	r6, r0
 800638c:	460c      	mov	r4, r1
 800638e:	b125      	cbz	r5, 800639a <__swsetup_r+0x16>
 8006390:	69ab      	ldr	r3, [r5, #24]
 8006392:	b913      	cbnz	r3, 800639a <__swsetup_r+0x16>
 8006394:	4628      	mov	r0, r5
 8006396:	f000 f953 	bl	8006640 <__sinit>
 800639a:	4b2e      	ldr	r3, [pc, #184]	; (8006454 <__swsetup_r+0xd0>)
 800639c:	429c      	cmp	r4, r3
 800639e:	d10f      	bne.n	80063c0 <__swsetup_r+0x3c>
 80063a0:	686c      	ldr	r4, [r5, #4]
 80063a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	0715      	lsls	r5, r2, #28
 80063aa:	d42c      	bmi.n	8006406 <__swsetup_r+0x82>
 80063ac:	06d0      	lsls	r0, r2, #27
 80063ae:	d411      	bmi.n	80063d4 <__swsetup_r+0x50>
 80063b0:	2209      	movs	r2, #9
 80063b2:	6032      	str	r2, [r6, #0]
 80063b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063b8:	81a3      	strh	r3, [r4, #12]
 80063ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063be:	e03e      	b.n	800643e <__swsetup_r+0xba>
 80063c0:	4b25      	ldr	r3, [pc, #148]	; (8006458 <__swsetup_r+0xd4>)
 80063c2:	429c      	cmp	r4, r3
 80063c4:	d101      	bne.n	80063ca <__swsetup_r+0x46>
 80063c6:	68ac      	ldr	r4, [r5, #8]
 80063c8:	e7eb      	b.n	80063a2 <__swsetup_r+0x1e>
 80063ca:	4b24      	ldr	r3, [pc, #144]	; (800645c <__swsetup_r+0xd8>)
 80063cc:	429c      	cmp	r4, r3
 80063ce:	bf08      	it	eq
 80063d0:	68ec      	ldreq	r4, [r5, #12]
 80063d2:	e7e6      	b.n	80063a2 <__swsetup_r+0x1e>
 80063d4:	0751      	lsls	r1, r2, #29
 80063d6:	d512      	bpl.n	80063fe <__swsetup_r+0x7a>
 80063d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063da:	b141      	cbz	r1, 80063ee <__swsetup_r+0x6a>
 80063dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063e0:	4299      	cmp	r1, r3
 80063e2:	d002      	beq.n	80063ea <__swsetup_r+0x66>
 80063e4:	4630      	mov	r0, r6
 80063e6:	f000 fa19 	bl	800681c <_free_r>
 80063ea:	2300      	movs	r3, #0
 80063ec:	6363      	str	r3, [r4, #52]	; 0x34
 80063ee:	89a3      	ldrh	r3, [r4, #12]
 80063f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80063f4:	81a3      	strh	r3, [r4, #12]
 80063f6:	2300      	movs	r3, #0
 80063f8:	6063      	str	r3, [r4, #4]
 80063fa:	6923      	ldr	r3, [r4, #16]
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	89a3      	ldrh	r3, [r4, #12]
 8006400:	f043 0308 	orr.w	r3, r3, #8
 8006404:	81a3      	strh	r3, [r4, #12]
 8006406:	6923      	ldr	r3, [r4, #16]
 8006408:	b94b      	cbnz	r3, 800641e <__swsetup_r+0x9a>
 800640a:	89a3      	ldrh	r3, [r4, #12]
 800640c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006410:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006414:	d003      	beq.n	800641e <__swsetup_r+0x9a>
 8006416:	4621      	mov	r1, r4
 8006418:	4630      	mov	r0, r6
 800641a:	f000 f9bf 	bl	800679c <__smakebuf_r>
 800641e:	89a2      	ldrh	r2, [r4, #12]
 8006420:	f012 0301 	ands.w	r3, r2, #1
 8006424:	d00c      	beq.n	8006440 <__swsetup_r+0xbc>
 8006426:	2300      	movs	r3, #0
 8006428:	60a3      	str	r3, [r4, #8]
 800642a:	6963      	ldr	r3, [r4, #20]
 800642c:	425b      	negs	r3, r3
 800642e:	61a3      	str	r3, [r4, #24]
 8006430:	6923      	ldr	r3, [r4, #16]
 8006432:	b953      	cbnz	r3, 800644a <__swsetup_r+0xc6>
 8006434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006438:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800643c:	d1ba      	bne.n	80063b4 <__swsetup_r+0x30>
 800643e:	bd70      	pop	{r4, r5, r6, pc}
 8006440:	0792      	lsls	r2, r2, #30
 8006442:	bf58      	it	pl
 8006444:	6963      	ldrpl	r3, [r4, #20]
 8006446:	60a3      	str	r3, [r4, #8]
 8006448:	e7f2      	b.n	8006430 <__swsetup_r+0xac>
 800644a:	2000      	movs	r0, #0
 800644c:	e7f7      	b.n	800643e <__swsetup_r+0xba>
 800644e:	bf00      	nop
 8006450:	20000010 	.word	0x20000010
 8006454:	0800717c 	.word	0x0800717c
 8006458:	0800719c 	.word	0x0800719c
 800645c:	0800715c 	.word	0x0800715c

08006460 <__sflush_r>:
 8006460:	898a      	ldrh	r2, [r1, #12]
 8006462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006466:	4605      	mov	r5, r0
 8006468:	0710      	lsls	r0, r2, #28
 800646a:	460c      	mov	r4, r1
 800646c:	d458      	bmi.n	8006520 <__sflush_r+0xc0>
 800646e:	684b      	ldr	r3, [r1, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	dc05      	bgt.n	8006480 <__sflush_r+0x20>
 8006474:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006476:	2b00      	cmp	r3, #0
 8006478:	dc02      	bgt.n	8006480 <__sflush_r+0x20>
 800647a:	2000      	movs	r0, #0
 800647c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006480:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006482:	2e00      	cmp	r6, #0
 8006484:	d0f9      	beq.n	800647a <__sflush_r+0x1a>
 8006486:	2300      	movs	r3, #0
 8006488:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800648c:	682f      	ldr	r7, [r5, #0]
 800648e:	6a21      	ldr	r1, [r4, #32]
 8006490:	602b      	str	r3, [r5, #0]
 8006492:	d032      	beq.n	80064fa <__sflush_r+0x9a>
 8006494:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006496:	89a3      	ldrh	r3, [r4, #12]
 8006498:	075a      	lsls	r2, r3, #29
 800649a:	d505      	bpl.n	80064a8 <__sflush_r+0x48>
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	1ac0      	subs	r0, r0, r3
 80064a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064a2:	b10b      	cbz	r3, 80064a8 <__sflush_r+0x48>
 80064a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80064a6:	1ac0      	subs	r0, r0, r3
 80064a8:	2300      	movs	r3, #0
 80064aa:	4602      	mov	r2, r0
 80064ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064ae:	6a21      	ldr	r1, [r4, #32]
 80064b0:	4628      	mov	r0, r5
 80064b2:	47b0      	blx	r6
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	89a3      	ldrh	r3, [r4, #12]
 80064b8:	d106      	bne.n	80064c8 <__sflush_r+0x68>
 80064ba:	6829      	ldr	r1, [r5, #0]
 80064bc:	291d      	cmp	r1, #29
 80064be:	d848      	bhi.n	8006552 <__sflush_r+0xf2>
 80064c0:	4a29      	ldr	r2, [pc, #164]	; (8006568 <__sflush_r+0x108>)
 80064c2:	40ca      	lsrs	r2, r1
 80064c4:	07d6      	lsls	r6, r2, #31
 80064c6:	d544      	bpl.n	8006552 <__sflush_r+0xf2>
 80064c8:	2200      	movs	r2, #0
 80064ca:	6062      	str	r2, [r4, #4]
 80064cc:	04d9      	lsls	r1, r3, #19
 80064ce:	6922      	ldr	r2, [r4, #16]
 80064d0:	6022      	str	r2, [r4, #0]
 80064d2:	d504      	bpl.n	80064de <__sflush_r+0x7e>
 80064d4:	1c42      	adds	r2, r0, #1
 80064d6:	d101      	bne.n	80064dc <__sflush_r+0x7c>
 80064d8:	682b      	ldr	r3, [r5, #0]
 80064da:	b903      	cbnz	r3, 80064de <__sflush_r+0x7e>
 80064dc:	6560      	str	r0, [r4, #84]	; 0x54
 80064de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064e0:	602f      	str	r7, [r5, #0]
 80064e2:	2900      	cmp	r1, #0
 80064e4:	d0c9      	beq.n	800647a <__sflush_r+0x1a>
 80064e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064ea:	4299      	cmp	r1, r3
 80064ec:	d002      	beq.n	80064f4 <__sflush_r+0x94>
 80064ee:	4628      	mov	r0, r5
 80064f0:	f000 f994 	bl	800681c <_free_r>
 80064f4:	2000      	movs	r0, #0
 80064f6:	6360      	str	r0, [r4, #52]	; 0x34
 80064f8:	e7c0      	b.n	800647c <__sflush_r+0x1c>
 80064fa:	2301      	movs	r3, #1
 80064fc:	4628      	mov	r0, r5
 80064fe:	47b0      	blx	r6
 8006500:	1c41      	adds	r1, r0, #1
 8006502:	d1c8      	bne.n	8006496 <__sflush_r+0x36>
 8006504:	682b      	ldr	r3, [r5, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d0c5      	beq.n	8006496 <__sflush_r+0x36>
 800650a:	2b1d      	cmp	r3, #29
 800650c:	d001      	beq.n	8006512 <__sflush_r+0xb2>
 800650e:	2b16      	cmp	r3, #22
 8006510:	d101      	bne.n	8006516 <__sflush_r+0xb6>
 8006512:	602f      	str	r7, [r5, #0]
 8006514:	e7b1      	b.n	800647a <__sflush_r+0x1a>
 8006516:	89a3      	ldrh	r3, [r4, #12]
 8006518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800651c:	81a3      	strh	r3, [r4, #12]
 800651e:	e7ad      	b.n	800647c <__sflush_r+0x1c>
 8006520:	690f      	ldr	r7, [r1, #16]
 8006522:	2f00      	cmp	r7, #0
 8006524:	d0a9      	beq.n	800647a <__sflush_r+0x1a>
 8006526:	0793      	lsls	r3, r2, #30
 8006528:	680e      	ldr	r6, [r1, #0]
 800652a:	bf08      	it	eq
 800652c:	694b      	ldreq	r3, [r1, #20]
 800652e:	600f      	str	r7, [r1, #0]
 8006530:	bf18      	it	ne
 8006532:	2300      	movne	r3, #0
 8006534:	eba6 0807 	sub.w	r8, r6, r7
 8006538:	608b      	str	r3, [r1, #8]
 800653a:	f1b8 0f00 	cmp.w	r8, #0
 800653e:	dd9c      	ble.n	800647a <__sflush_r+0x1a>
 8006540:	4643      	mov	r3, r8
 8006542:	463a      	mov	r2, r7
 8006544:	6a21      	ldr	r1, [r4, #32]
 8006546:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006548:	4628      	mov	r0, r5
 800654a:	47b0      	blx	r6
 800654c:	2800      	cmp	r0, #0
 800654e:	dc06      	bgt.n	800655e <__sflush_r+0xfe>
 8006550:	89a3      	ldrh	r3, [r4, #12]
 8006552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006556:	81a3      	strh	r3, [r4, #12]
 8006558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800655c:	e78e      	b.n	800647c <__sflush_r+0x1c>
 800655e:	4407      	add	r7, r0
 8006560:	eba8 0800 	sub.w	r8, r8, r0
 8006564:	e7e9      	b.n	800653a <__sflush_r+0xda>
 8006566:	bf00      	nop
 8006568:	20400001 	.word	0x20400001

0800656c <_fflush_r>:
 800656c:	b538      	push	{r3, r4, r5, lr}
 800656e:	690b      	ldr	r3, [r1, #16]
 8006570:	4605      	mov	r5, r0
 8006572:	460c      	mov	r4, r1
 8006574:	b1db      	cbz	r3, 80065ae <_fflush_r+0x42>
 8006576:	b118      	cbz	r0, 8006580 <_fflush_r+0x14>
 8006578:	6983      	ldr	r3, [r0, #24]
 800657a:	b90b      	cbnz	r3, 8006580 <_fflush_r+0x14>
 800657c:	f000 f860 	bl	8006640 <__sinit>
 8006580:	4b0c      	ldr	r3, [pc, #48]	; (80065b4 <_fflush_r+0x48>)
 8006582:	429c      	cmp	r4, r3
 8006584:	d109      	bne.n	800659a <_fflush_r+0x2e>
 8006586:	686c      	ldr	r4, [r5, #4]
 8006588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800658c:	b17b      	cbz	r3, 80065ae <_fflush_r+0x42>
 800658e:	4621      	mov	r1, r4
 8006590:	4628      	mov	r0, r5
 8006592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006596:	f7ff bf63 	b.w	8006460 <__sflush_r>
 800659a:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <_fflush_r+0x4c>)
 800659c:	429c      	cmp	r4, r3
 800659e:	d101      	bne.n	80065a4 <_fflush_r+0x38>
 80065a0:	68ac      	ldr	r4, [r5, #8]
 80065a2:	e7f1      	b.n	8006588 <_fflush_r+0x1c>
 80065a4:	4b05      	ldr	r3, [pc, #20]	; (80065bc <_fflush_r+0x50>)
 80065a6:	429c      	cmp	r4, r3
 80065a8:	bf08      	it	eq
 80065aa:	68ec      	ldreq	r4, [r5, #12]
 80065ac:	e7ec      	b.n	8006588 <_fflush_r+0x1c>
 80065ae:	2000      	movs	r0, #0
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
 80065b2:	bf00      	nop
 80065b4:	0800717c 	.word	0x0800717c
 80065b8:	0800719c 	.word	0x0800719c
 80065bc:	0800715c 	.word	0x0800715c

080065c0 <std>:
 80065c0:	2300      	movs	r3, #0
 80065c2:	b510      	push	{r4, lr}
 80065c4:	4604      	mov	r4, r0
 80065c6:	e9c0 3300 	strd	r3, r3, [r0]
 80065ca:	6083      	str	r3, [r0, #8]
 80065cc:	8181      	strh	r1, [r0, #12]
 80065ce:	6643      	str	r3, [r0, #100]	; 0x64
 80065d0:	81c2      	strh	r2, [r0, #14]
 80065d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065d6:	6183      	str	r3, [r0, #24]
 80065d8:	4619      	mov	r1, r3
 80065da:	2208      	movs	r2, #8
 80065dc:	305c      	adds	r0, #92	; 0x5c
 80065de:	f7ff fdfa 	bl	80061d6 <memset>
 80065e2:	4b05      	ldr	r3, [pc, #20]	; (80065f8 <std+0x38>)
 80065e4:	6263      	str	r3, [r4, #36]	; 0x24
 80065e6:	4b05      	ldr	r3, [pc, #20]	; (80065fc <std+0x3c>)
 80065e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80065ea:	4b05      	ldr	r3, [pc, #20]	; (8006600 <std+0x40>)
 80065ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <std+0x44>)
 80065f0:	6224      	str	r4, [r4, #32]
 80065f2:	6323      	str	r3, [r4, #48]	; 0x30
 80065f4:	bd10      	pop	{r4, pc}
 80065f6:	bf00      	nop
 80065f8:	08006f1d 	.word	0x08006f1d
 80065fc:	08006f3f 	.word	0x08006f3f
 8006600:	08006f77 	.word	0x08006f77
 8006604:	08006f9b 	.word	0x08006f9b

08006608 <_cleanup_r>:
 8006608:	4901      	ldr	r1, [pc, #4]	; (8006610 <_cleanup_r+0x8>)
 800660a:	f000 b885 	b.w	8006718 <_fwalk_reent>
 800660e:	bf00      	nop
 8006610:	0800656d 	.word	0x0800656d

08006614 <__sfmoreglue>:
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	1e4a      	subs	r2, r1, #1
 8006618:	2568      	movs	r5, #104	; 0x68
 800661a:	4355      	muls	r5, r2
 800661c:	460e      	mov	r6, r1
 800661e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006622:	f000 f949 	bl	80068b8 <_malloc_r>
 8006626:	4604      	mov	r4, r0
 8006628:	b140      	cbz	r0, 800663c <__sfmoreglue+0x28>
 800662a:	2100      	movs	r1, #0
 800662c:	e9c0 1600 	strd	r1, r6, [r0]
 8006630:	300c      	adds	r0, #12
 8006632:	60a0      	str	r0, [r4, #8]
 8006634:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006638:	f7ff fdcd 	bl	80061d6 <memset>
 800663c:	4620      	mov	r0, r4
 800663e:	bd70      	pop	{r4, r5, r6, pc}

08006640 <__sinit>:
 8006640:	6983      	ldr	r3, [r0, #24]
 8006642:	b510      	push	{r4, lr}
 8006644:	4604      	mov	r4, r0
 8006646:	bb33      	cbnz	r3, 8006696 <__sinit+0x56>
 8006648:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800664c:	6503      	str	r3, [r0, #80]	; 0x50
 800664e:	4b12      	ldr	r3, [pc, #72]	; (8006698 <__sinit+0x58>)
 8006650:	4a12      	ldr	r2, [pc, #72]	; (800669c <__sinit+0x5c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6282      	str	r2, [r0, #40]	; 0x28
 8006656:	4298      	cmp	r0, r3
 8006658:	bf04      	itt	eq
 800665a:	2301      	moveq	r3, #1
 800665c:	6183      	streq	r3, [r0, #24]
 800665e:	f000 f81f 	bl	80066a0 <__sfp>
 8006662:	6060      	str	r0, [r4, #4]
 8006664:	4620      	mov	r0, r4
 8006666:	f000 f81b 	bl	80066a0 <__sfp>
 800666a:	60a0      	str	r0, [r4, #8]
 800666c:	4620      	mov	r0, r4
 800666e:	f000 f817 	bl	80066a0 <__sfp>
 8006672:	2200      	movs	r2, #0
 8006674:	60e0      	str	r0, [r4, #12]
 8006676:	2104      	movs	r1, #4
 8006678:	6860      	ldr	r0, [r4, #4]
 800667a:	f7ff ffa1 	bl	80065c0 <std>
 800667e:	2201      	movs	r2, #1
 8006680:	2109      	movs	r1, #9
 8006682:	68a0      	ldr	r0, [r4, #8]
 8006684:	f7ff ff9c 	bl	80065c0 <std>
 8006688:	2202      	movs	r2, #2
 800668a:	2112      	movs	r1, #18
 800668c:	68e0      	ldr	r0, [r4, #12]
 800668e:	f7ff ff97 	bl	80065c0 <std>
 8006692:	2301      	movs	r3, #1
 8006694:	61a3      	str	r3, [r4, #24]
 8006696:	bd10      	pop	{r4, pc}
 8006698:	08007158 	.word	0x08007158
 800669c:	08006609 	.word	0x08006609

080066a0 <__sfp>:
 80066a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066a2:	4b1b      	ldr	r3, [pc, #108]	; (8006710 <__sfp+0x70>)
 80066a4:	681e      	ldr	r6, [r3, #0]
 80066a6:	69b3      	ldr	r3, [r6, #24]
 80066a8:	4607      	mov	r7, r0
 80066aa:	b913      	cbnz	r3, 80066b2 <__sfp+0x12>
 80066ac:	4630      	mov	r0, r6
 80066ae:	f7ff ffc7 	bl	8006640 <__sinit>
 80066b2:	3648      	adds	r6, #72	; 0x48
 80066b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	d503      	bpl.n	80066c4 <__sfp+0x24>
 80066bc:	6833      	ldr	r3, [r6, #0]
 80066be:	b133      	cbz	r3, 80066ce <__sfp+0x2e>
 80066c0:	6836      	ldr	r6, [r6, #0]
 80066c2:	e7f7      	b.n	80066b4 <__sfp+0x14>
 80066c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80066c8:	b16d      	cbz	r5, 80066e6 <__sfp+0x46>
 80066ca:	3468      	adds	r4, #104	; 0x68
 80066cc:	e7f4      	b.n	80066b8 <__sfp+0x18>
 80066ce:	2104      	movs	r1, #4
 80066d0:	4638      	mov	r0, r7
 80066d2:	f7ff ff9f 	bl	8006614 <__sfmoreglue>
 80066d6:	6030      	str	r0, [r6, #0]
 80066d8:	2800      	cmp	r0, #0
 80066da:	d1f1      	bne.n	80066c0 <__sfp+0x20>
 80066dc:	230c      	movs	r3, #12
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	4604      	mov	r4, r0
 80066e2:	4620      	mov	r0, r4
 80066e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e6:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <__sfp+0x74>)
 80066e8:	6665      	str	r5, [r4, #100]	; 0x64
 80066ea:	e9c4 5500 	strd	r5, r5, [r4]
 80066ee:	60a5      	str	r5, [r4, #8]
 80066f0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80066f4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80066f8:	2208      	movs	r2, #8
 80066fa:	4629      	mov	r1, r5
 80066fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006700:	f7ff fd69 	bl	80061d6 <memset>
 8006704:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006708:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800670c:	e7e9      	b.n	80066e2 <__sfp+0x42>
 800670e:	bf00      	nop
 8006710:	08007158 	.word	0x08007158
 8006714:	ffff0001 	.word	0xffff0001

08006718 <_fwalk_reent>:
 8006718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800671c:	4680      	mov	r8, r0
 800671e:	4689      	mov	r9, r1
 8006720:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006724:	2600      	movs	r6, #0
 8006726:	b914      	cbnz	r4, 800672e <_fwalk_reent+0x16>
 8006728:	4630      	mov	r0, r6
 800672a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800672e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006732:	3f01      	subs	r7, #1
 8006734:	d501      	bpl.n	800673a <_fwalk_reent+0x22>
 8006736:	6824      	ldr	r4, [r4, #0]
 8006738:	e7f5      	b.n	8006726 <_fwalk_reent+0xe>
 800673a:	89ab      	ldrh	r3, [r5, #12]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d907      	bls.n	8006750 <_fwalk_reent+0x38>
 8006740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006744:	3301      	adds	r3, #1
 8006746:	d003      	beq.n	8006750 <_fwalk_reent+0x38>
 8006748:	4629      	mov	r1, r5
 800674a:	4640      	mov	r0, r8
 800674c:	47c8      	blx	r9
 800674e:	4306      	orrs	r6, r0
 8006750:	3568      	adds	r5, #104	; 0x68
 8006752:	e7ee      	b.n	8006732 <_fwalk_reent+0x1a>

08006754 <__swhatbuf_r>:
 8006754:	b570      	push	{r4, r5, r6, lr}
 8006756:	460e      	mov	r6, r1
 8006758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800675c:	2900      	cmp	r1, #0
 800675e:	b096      	sub	sp, #88	; 0x58
 8006760:	4614      	mov	r4, r2
 8006762:	461d      	mov	r5, r3
 8006764:	da07      	bge.n	8006776 <__swhatbuf_r+0x22>
 8006766:	2300      	movs	r3, #0
 8006768:	602b      	str	r3, [r5, #0]
 800676a:	89b3      	ldrh	r3, [r6, #12]
 800676c:	061a      	lsls	r2, r3, #24
 800676e:	d410      	bmi.n	8006792 <__swhatbuf_r+0x3e>
 8006770:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006774:	e00e      	b.n	8006794 <__swhatbuf_r+0x40>
 8006776:	466a      	mov	r2, sp
 8006778:	f000 fc36 	bl	8006fe8 <_fstat_r>
 800677c:	2800      	cmp	r0, #0
 800677e:	dbf2      	blt.n	8006766 <__swhatbuf_r+0x12>
 8006780:	9a01      	ldr	r2, [sp, #4]
 8006782:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006786:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800678a:	425a      	negs	r2, r3
 800678c:	415a      	adcs	r2, r3
 800678e:	602a      	str	r2, [r5, #0]
 8006790:	e7ee      	b.n	8006770 <__swhatbuf_r+0x1c>
 8006792:	2340      	movs	r3, #64	; 0x40
 8006794:	2000      	movs	r0, #0
 8006796:	6023      	str	r3, [r4, #0]
 8006798:	b016      	add	sp, #88	; 0x58
 800679a:	bd70      	pop	{r4, r5, r6, pc}

0800679c <__smakebuf_r>:
 800679c:	898b      	ldrh	r3, [r1, #12]
 800679e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067a0:	079d      	lsls	r5, r3, #30
 80067a2:	4606      	mov	r6, r0
 80067a4:	460c      	mov	r4, r1
 80067a6:	d507      	bpl.n	80067b8 <__smakebuf_r+0x1c>
 80067a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	6123      	str	r3, [r4, #16]
 80067b0:	2301      	movs	r3, #1
 80067b2:	6163      	str	r3, [r4, #20]
 80067b4:	b002      	add	sp, #8
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	ab01      	add	r3, sp, #4
 80067ba:	466a      	mov	r2, sp
 80067bc:	f7ff ffca 	bl	8006754 <__swhatbuf_r>
 80067c0:	9900      	ldr	r1, [sp, #0]
 80067c2:	4605      	mov	r5, r0
 80067c4:	4630      	mov	r0, r6
 80067c6:	f000 f877 	bl	80068b8 <_malloc_r>
 80067ca:	b948      	cbnz	r0, 80067e0 <__smakebuf_r+0x44>
 80067cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067d0:	059a      	lsls	r2, r3, #22
 80067d2:	d4ef      	bmi.n	80067b4 <__smakebuf_r+0x18>
 80067d4:	f023 0303 	bic.w	r3, r3, #3
 80067d8:	f043 0302 	orr.w	r3, r3, #2
 80067dc:	81a3      	strh	r3, [r4, #12]
 80067de:	e7e3      	b.n	80067a8 <__smakebuf_r+0xc>
 80067e0:	4b0d      	ldr	r3, [pc, #52]	; (8006818 <__smakebuf_r+0x7c>)
 80067e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80067e4:	89a3      	ldrh	r3, [r4, #12]
 80067e6:	6020      	str	r0, [r4, #0]
 80067e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ec:	81a3      	strh	r3, [r4, #12]
 80067ee:	9b00      	ldr	r3, [sp, #0]
 80067f0:	6163      	str	r3, [r4, #20]
 80067f2:	9b01      	ldr	r3, [sp, #4]
 80067f4:	6120      	str	r0, [r4, #16]
 80067f6:	b15b      	cbz	r3, 8006810 <__smakebuf_r+0x74>
 80067f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067fc:	4630      	mov	r0, r6
 80067fe:	f000 fc05 	bl	800700c <_isatty_r>
 8006802:	b128      	cbz	r0, 8006810 <__smakebuf_r+0x74>
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	f023 0303 	bic.w	r3, r3, #3
 800680a:	f043 0301 	orr.w	r3, r3, #1
 800680e:	81a3      	strh	r3, [r4, #12]
 8006810:	89a3      	ldrh	r3, [r4, #12]
 8006812:	431d      	orrs	r5, r3
 8006814:	81a5      	strh	r5, [r4, #12]
 8006816:	e7cd      	b.n	80067b4 <__smakebuf_r+0x18>
 8006818:	08006609 	.word	0x08006609

0800681c <_free_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4605      	mov	r5, r0
 8006820:	2900      	cmp	r1, #0
 8006822:	d045      	beq.n	80068b0 <_free_r+0x94>
 8006824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006828:	1f0c      	subs	r4, r1, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	bfb8      	it	lt
 800682e:	18e4      	addlt	r4, r4, r3
 8006830:	f000 fc0e 	bl	8007050 <__malloc_lock>
 8006834:	4a1f      	ldr	r2, [pc, #124]	; (80068b4 <_free_r+0x98>)
 8006836:	6813      	ldr	r3, [r2, #0]
 8006838:	4610      	mov	r0, r2
 800683a:	b933      	cbnz	r3, 800684a <_free_r+0x2e>
 800683c:	6063      	str	r3, [r4, #4]
 800683e:	6014      	str	r4, [r2, #0]
 8006840:	4628      	mov	r0, r5
 8006842:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006846:	f000 bc04 	b.w	8007052 <__malloc_unlock>
 800684a:	42a3      	cmp	r3, r4
 800684c:	d90c      	bls.n	8006868 <_free_r+0x4c>
 800684e:	6821      	ldr	r1, [r4, #0]
 8006850:	1862      	adds	r2, r4, r1
 8006852:	4293      	cmp	r3, r2
 8006854:	bf04      	itt	eq
 8006856:	681a      	ldreq	r2, [r3, #0]
 8006858:	685b      	ldreq	r3, [r3, #4]
 800685a:	6063      	str	r3, [r4, #4]
 800685c:	bf04      	itt	eq
 800685e:	1852      	addeq	r2, r2, r1
 8006860:	6022      	streq	r2, [r4, #0]
 8006862:	6004      	str	r4, [r0, #0]
 8006864:	e7ec      	b.n	8006840 <_free_r+0x24>
 8006866:	4613      	mov	r3, r2
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	b10a      	cbz	r2, 8006870 <_free_r+0x54>
 800686c:	42a2      	cmp	r2, r4
 800686e:	d9fa      	bls.n	8006866 <_free_r+0x4a>
 8006870:	6819      	ldr	r1, [r3, #0]
 8006872:	1858      	adds	r0, r3, r1
 8006874:	42a0      	cmp	r0, r4
 8006876:	d10b      	bne.n	8006890 <_free_r+0x74>
 8006878:	6820      	ldr	r0, [r4, #0]
 800687a:	4401      	add	r1, r0
 800687c:	1858      	adds	r0, r3, r1
 800687e:	4282      	cmp	r2, r0
 8006880:	6019      	str	r1, [r3, #0]
 8006882:	d1dd      	bne.n	8006840 <_free_r+0x24>
 8006884:	6810      	ldr	r0, [r2, #0]
 8006886:	6852      	ldr	r2, [r2, #4]
 8006888:	605a      	str	r2, [r3, #4]
 800688a:	4401      	add	r1, r0
 800688c:	6019      	str	r1, [r3, #0]
 800688e:	e7d7      	b.n	8006840 <_free_r+0x24>
 8006890:	d902      	bls.n	8006898 <_free_r+0x7c>
 8006892:	230c      	movs	r3, #12
 8006894:	602b      	str	r3, [r5, #0]
 8006896:	e7d3      	b.n	8006840 <_free_r+0x24>
 8006898:	6820      	ldr	r0, [r4, #0]
 800689a:	1821      	adds	r1, r4, r0
 800689c:	428a      	cmp	r2, r1
 800689e:	bf04      	itt	eq
 80068a0:	6811      	ldreq	r1, [r2, #0]
 80068a2:	6852      	ldreq	r2, [r2, #4]
 80068a4:	6062      	str	r2, [r4, #4]
 80068a6:	bf04      	itt	eq
 80068a8:	1809      	addeq	r1, r1, r0
 80068aa:	6021      	streq	r1, [r4, #0]
 80068ac:	605c      	str	r4, [r3, #4]
 80068ae:	e7c7      	b.n	8006840 <_free_r+0x24>
 80068b0:	bd38      	pop	{r3, r4, r5, pc}
 80068b2:	bf00      	nop
 80068b4:	2000250c 	.word	0x2000250c

080068b8 <_malloc_r>:
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	1ccd      	adds	r5, r1, #3
 80068bc:	f025 0503 	bic.w	r5, r5, #3
 80068c0:	3508      	adds	r5, #8
 80068c2:	2d0c      	cmp	r5, #12
 80068c4:	bf38      	it	cc
 80068c6:	250c      	movcc	r5, #12
 80068c8:	2d00      	cmp	r5, #0
 80068ca:	4606      	mov	r6, r0
 80068cc:	db01      	blt.n	80068d2 <_malloc_r+0x1a>
 80068ce:	42a9      	cmp	r1, r5
 80068d0:	d903      	bls.n	80068da <_malloc_r+0x22>
 80068d2:	230c      	movs	r3, #12
 80068d4:	6033      	str	r3, [r6, #0]
 80068d6:	2000      	movs	r0, #0
 80068d8:	bd70      	pop	{r4, r5, r6, pc}
 80068da:	f000 fbb9 	bl	8007050 <__malloc_lock>
 80068de:	4a21      	ldr	r2, [pc, #132]	; (8006964 <_malloc_r+0xac>)
 80068e0:	6814      	ldr	r4, [r2, #0]
 80068e2:	4621      	mov	r1, r4
 80068e4:	b991      	cbnz	r1, 800690c <_malloc_r+0x54>
 80068e6:	4c20      	ldr	r4, [pc, #128]	; (8006968 <_malloc_r+0xb0>)
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	b91b      	cbnz	r3, 80068f4 <_malloc_r+0x3c>
 80068ec:	4630      	mov	r0, r6
 80068ee:	f000 fb05 	bl	8006efc <_sbrk_r>
 80068f2:	6020      	str	r0, [r4, #0]
 80068f4:	4629      	mov	r1, r5
 80068f6:	4630      	mov	r0, r6
 80068f8:	f000 fb00 	bl	8006efc <_sbrk_r>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d124      	bne.n	800694a <_malloc_r+0x92>
 8006900:	230c      	movs	r3, #12
 8006902:	6033      	str	r3, [r6, #0]
 8006904:	4630      	mov	r0, r6
 8006906:	f000 fba4 	bl	8007052 <__malloc_unlock>
 800690a:	e7e4      	b.n	80068d6 <_malloc_r+0x1e>
 800690c:	680b      	ldr	r3, [r1, #0]
 800690e:	1b5b      	subs	r3, r3, r5
 8006910:	d418      	bmi.n	8006944 <_malloc_r+0x8c>
 8006912:	2b0b      	cmp	r3, #11
 8006914:	d90f      	bls.n	8006936 <_malloc_r+0x7e>
 8006916:	600b      	str	r3, [r1, #0]
 8006918:	50cd      	str	r5, [r1, r3]
 800691a:	18cc      	adds	r4, r1, r3
 800691c:	4630      	mov	r0, r6
 800691e:	f000 fb98 	bl	8007052 <__malloc_unlock>
 8006922:	f104 000b 	add.w	r0, r4, #11
 8006926:	1d23      	adds	r3, r4, #4
 8006928:	f020 0007 	bic.w	r0, r0, #7
 800692c:	1ac3      	subs	r3, r0, r3
 800692e:	d0d3      	beq.n	80068d8 <_malloc_r+0x20>
 8006930:	425a      	negs	r2, r3
 8006932:	50e2      	str	r2, [r4, r3]
 8006934:	e7d0      	b.n	80068d8 <_malloc_r+0x20>
 8006936:	428c      	cmp	r4, r1
 8006938:	684b      	ldr	r3, [r1, #4]
 800693a:	bf16      	itet	ne
 800693c:	6063      	strne	r3, [r4, #4]
 800693e:	6013      	streq	r3, [r2, #0]
 8006940:	460c      	movne	r4, r1
 8006942:	e7eb      	b.n	800691c <_malloc_r+0x64>
 8006944:	460c      	mov	r4, r1
 8006946:	6849      	ldr	r1, [r1, #4]
 8006948:	e7cc      	b.n	80068e4 <_malloc_r+0x2c>
 800694a:	1cc4      	adds	r4, r0, #3
 800694c:	f024 0403 	bic.w	r4, r4, #3
 8006950:	42a0      	cmp	r0, r4
 8006952:	d005      	beq.n	8006960 <_malloc_r+0xa8>
 8006954:	1a21      	subs	r1, r4, r0
 8006956:	4630      	mov	r0, r6
 8006958:	f000 fad0 	bl	8006efc <_sbrk_r>
 800695c:	3001      	adds	r0, #1
 800695e:	d0cf      	beq.n	8006900 <_malloc_r+0x48>
 8006960:	6025      	str	r5, [r4, #0]
 8006962:	e7db      	b.n	800691c <_malloc_r+0x64>
 8006964:	2000250c 	.word	0x2000250c
 8006968:	20002510 	.word	0x20002510

0800696c <__sfputc_r>:
 800696c:	6893      	ldr	r3, [r2, #8]
 800696e:	3b01      	subs	r3, #1
 8006970:	2b00      	cmp	r3, #0
 8006972:	b410      	push	{r4}
 8006974:	6093      	str	r3, [r2, #8]
 8006976:	da08      	bge.n	800698a <__sfputc_r+0x1e>
 8006978:	6994      	ldr	r4, [r2, #24]
 800697a:	42a3      	cmp	r3, r4
 800697c:	db01      	blt.n	8006982 <__sfputc_r+0x16>
 800697e:	290a      	cmp	r1, #10
 8006980:	d103      	bne.n	800698a <__sfputc_r+0x1e>
 8006982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006986:	f7ff bcab 	b.w	80062e0 <__swbuf_r>
 800698a:	6813      	ldr	r3, [r2, #0]
 800698c:	1c58      	adds	r0, r3, #1
 800698e:	6010      	str	r0, [r2, #0]
 8006990:	7019      	strb	r1, [r3, #0]
 8006992:	4608      	mov	r0, r1
 8006994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006998:	4770      	bx	lr

0800699a <__sfputs_r>:
 800699a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800699c:	4606      	mov	r6, r0
 800699e:	460f      	mov	r7, r1
 80069a0:	4614      	mov	r4, r2
 80069a2:	18d5      	adds	r5, r2, r3
 80069a4:	42ac      	cmp	r4, r5
 80069a6:	d101      	bne.n	80069ac <__sfputs_r+0x12>
 80069a8:	2000      	movs	r0, #0
 80069aa:	e007      	b.n	80069bc <__sfputs_r+0x22>
 80069ac:	463a      	mov	r2, r7
 80069ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069b2:	4630      	mov	r0, r6
 80069b4:	f7ff ffda 	bl	800696c <__sfputc_r>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	d1f3      	bne.n	80069a4 <__sfputs_r+0xa>
 80069bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069c0 <_vfiprintf_r>:
 80069c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c4:	460c      	mov	r4, r1
 80069c6:	b09d      	sub	sp, #116	; 0x74
 80069c8:	4617      	mov	r7, r2
 80069ca:	461d      	mov	r5, r3
 80069cc:	4606      	mov	r6, r0
 80069ce:	b118      	cbz	r0, 80069d8 <_vfiprintf_r+0x18>
 80069d0:	6983      	ldr	r3, [r0, #24]
 80069d2:	b90b      	cbnz	r3, 80069d8 <_vfiprintf_r+0x18>
 80069d4:	f7ff fe34 	bl	8006640 <__sinit>
 80069d8:	4b7c      	ldr	r3, [pc, #496]	; (8006bcc <_vfiprintf_r+0x20c>)
 80069da:	429c      	cmp	r4, r3
 80069dc:	d158      	bne.n	8006a90 <_vfiprintf_r+0xd0>
 80069de:	6874      	ldr	r4, [r6, #4]
 80069e0:	89a3      	ldrh	r3, [r4, #12]
 80069e2:	0718      	lsls	r0, r3, #28
 80069e4:	d55e      	bpl.n	8006aa4 <_vfiprintf_r+0xe4>
 80069e6:	6923      	ldr	r3, [r4, #16]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d05b      	beq.n	8006aa4 <_vfiprintf_r+0xe4>
 80069ec:	2300      	movs	r3, #0
 80069ee:	9309      	str	r3, [sp, #36]	; 0x24
 80069f0:	2320      	movs	r3, #32
 80069f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069f6:	2330      	movs	r3, #48	; 0x30
 80069f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069fc:	9503      	str	r5, [sp, #12]
 80069fe:	f04f 0b01 	mov.w	fp, #1
 8006a02:	46b8      	mov	r8, r7
 8006a04:	4645      	mov	r5, r8
 8006a06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006a0a:	b10b      	cbz	r3, 8006a10 <_vfiprintf_r+0x50>
 8006a0c:	2b25      	cmp	r3, #37	; 0x25
 8006a0e:	d154      	bne.n	8006aba <_vfiprintf_r+0xfa>
 8006a10:	ebb8 0a07 	subs.w	sl, r8, r7
 8006a14:	d00b      	beq.n	8006a2e <_vfiprintf_r+0x6e>
 8006a16:	4653      	mov	r3, sl
 8006a18:	463a      	mov	r2, r7
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	f7ff ffbc 	bl	800699a <__sfputs_r>
 8006a22:	3001      	adds	r0, #1
 8006a24:	f000 80c2 	beq.w	8006bac <_vfiprintf_r+0x1ec>
 8006a28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a2a:	4453      	add	r3, sl
 8006a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a2e:	f898 3000 	ldrb.w	r3, [r8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f000 80ba 	beq.w	8006bac <_vfiprintf_r+0x1ec>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a42:	9304      	str	r3, [sp, #16]
 8006a44:	9307      	str	r3, [sp, #28]
 8006a46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a4a:	931a      	str	r3, [sp, #104]	; 0x68
 8006a4c:	46a8      	mov	r8, r5
 8006a4e:	2205      	movs	r2, #5
 8006a50:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006a54:	485e      	ldr	r0, [pc, #376]	; (8006bd0 <_vfiprintf_r+0x210>)
 8006a56:	f7f9 fbbb 	bl	80001d0 <memchr>
 8006a5a:	9b04      	ldr	r3, [sp, #16]
 8006a5c:	bb78      	cbnz	r0, 8006abe <_vfiprintf_r+0xfe>
 8006a5e:	06d9      	lsls	r1, r3, #27
 8006a60:	bf44      	itt	mi
 8006a62:	2220      	movmi	r2, #32
 8006a64:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a68:	071a      	lsls	r2, r3, #28
 8006a6a:	bf44      	itt	mi
 8006a6c:	222b      	movmi	r2, #43	; 0x2b
 8006a6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a72:	782a      	ldrb	r2, [r5, #0]
 8006a74:	2a2a      	cmp	r2, #42	; 0x2a
 8006a76:	d02a      	beq.n	8006ace <_vfiprintf_r+0x10e>
 8006a78:	9a07      	ldr	r2, [sp, #28]
 8006a7a:	46a8      	mov	r8, r5
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	250a      	movs	r5, #10
 8006a80:	4641      	mov	r1, r8
 8006a82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a86:	3b30      	subs	r3, #48	; 0x30
 8006a88:	2b09      	cmp	r3, #9
 8006a8a:	d969      	bls.n	8006b60 <_vfiprintf_r+0x1a0>
 8006a8c:	b360      	cbz	r0, 8006ae8 <_vfiprintf_r+0x128>
 8006a8e:	e024      	b.n	8006ada <_vfiprintf_r+0x11a>
 8006a90:	4b50      	ldr	r3, [pc, #320]	; (8006bd4 <_vfiprintf_r+0x214>)
 8006a92:	429c      	cmp	r4, r3
 8006a94:	d101      	bne.n	8006a9a <_vfiprintf_r+0xda>
 8006a96:	68b4      	ldr	r4, [r6, #8]
 8006a98:	e7a2      	b.n	80069e0 <_vfiprintf_r+0x20>
 8006a9a:	4b4f      	ldr	r3, [pc, #316]	; (8006bd8 <_vfiprintf_r+0x218>)
 8006a9c:	429c      	cmp	r4, r3
 8006a9e:	bf08      	it	eq
 8006aa0:	68f4      	ldreq	r4, [r6, #12]
 8006aa2:	e79d      	b.n	80069e0 <_vfiprintf_r+0x20>
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	4630      	mov	r0, r6
 8006aa8:	f7ff fc6c 	bl	8006384 <__swsetup_r>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d09d      	beq.n	80069ec <_vfiprintf_r+0x2c>
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ab4:	b01d      	add	sp, #116	; 0x74
 8006ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aba:	46a8      	mov	r8, r5
 8006abc:	e7a2      	b.n	8006a04 <_vfiprintf_r+0x44>
 8006abe:	4a44      	ldr	r2, [pc, #272]	; (8006bd0 <_vfiprintf_r+0x210>)
 8006ac0:	1a80      	subs	r0, r0, r2
 8006ac2:	fa0b f000 	lsl.w	r0, fp, r0
 8006ac6:	4318      	orrs	r0, r3
 8006ac8:	9004      	str	r0, [sp, #16]
 8006aca:	4645      	mov	r5, r8
 8006acc:	e7be      	b.n	8006a4c <_vfiprintf_r+0x8c>
 8006ace:	9a03      	ldr	r2, [sp, #12]
 8006ad0:	1d11      	adds	r1, r2, #4
 8006ad2:	6812      	ldr	r2, [r2, #0]
 8006ad4:	9103      	str	r1, [sp, #12]
 8006ad6:	2a00      	cmp	r2, #0
 8006ad8:	db01      	blt.n	8006ade <_vfiprintf_r+0x11e>
 8006ada:	9207      	str	r2, [sp, #28]
 8006adc:	e004      	b.n	8006ae8 <_vfiprintf_r+0x128>
 8006ade:	4252      	negs	r2, r2
 8006ae0:	f043 0302 	orr.w	r3, r3, #2
 8006ae4:	9207      	str	r2, [sp, #28]
 8006ae6:	9304      	str	r3, [sp, #16]
 8006ae8:	f898 3000 	ldrb.w	r3, [r8]
 8006aec:	2b2e      	cmp	r3, #46	; 0x2e
 8006aee:	d10e      	bne.n	8006b0e <_vfiprintf_r+0x14e>
 8006af0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006af4:	2b2a      	cmp	r3, #42	; 0x2a
 8006af6:	d138      	bne.n	8006b6a <_vfiprintf_r+0x1aa>
 8006af8:	9b03      	ldr	r3, [sp, #12]
 8006afa:	1d1a      	adds	r2, r3, #4
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	9203      	str	r2, [sp, #12]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bfb8      	it	lt
 8006b04:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006b08:	f108 0802 	add.w	r8, r8, #2
 8006b0c:	9305      	str	r3, [sp, #20]
 8006b0e:	4d33      	ldr	r5, [pc, #204]	; (8006bdc <_vfiprintf_r+0x21c>)
 8006b10:	f898 1000 	ldrb.w	r1, [r8]
 8006b14:	2203      	movs	r2, #3
 8006b16:	4628      	mov	r0, r5
 8006b18:	f7f9 fb5a 	bl	80001d0 <memchr>
 8006b1c:	b140      	cbz	r0, 8006b30 <_vfiprintf_r+0x170>
 8006b1e:	2340      	movs	r3, #64	; 0x40
 8006b20:	1b40      	subs	r0, r0, r5
 8006b22:	fa03 f000 	lsl.w	r0, r3, r0
 8006b26:	9b04      	ldr	r3, [sp, #16]
 8006b28:	4303      	orrs	r3, r0
 8006b2a:	f108 0801 	add.w	r8, r8, #1
 8006b2e:	9304      	str	r3, [sp, #16]
 8006b30:	f898 1000 	ldrb.w	r1, [r8]
 8006b34:	482a      	ldr	r0, [pc, #168]	; (8006be0 <_vfiprintf_r+0x220>)
 8006b36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b3a:	2206      	movs	r2, #6
 8006b3c:	f108 0701 	add.w	r7, r8, #1
 8006b40:	f7f9 fb46 	bl	80001d0 <memchr>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d037      	beq.n	8006bb8 <_vfiprintf_r+0x1f8>
 8006b48:	4b26      	ldr	r3, [pc, #152]	; (8006be4 <_vfiprintf_r+0x224>)
 8006b4a:	bb1b      	cbnz	r3, 8006b94 <_vfiprintf_r+0x1d4>
 8006b4c:	9b03      	ldr	r3, [sp, #12]
 8006b4e:	3307      	adds	r3, #7
 8006b50:	f023 0307 	bic.w	r3, r3, #7
 8006b54:	3308      	adds	r3, #8
 8006b56:	9303      	str	r3, [sp, #12]
 8006b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b5a:	444b      	add	r3, r9
 8006b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b5e:	e750      	b.n	8006a02 <_vfiprintf_r+0x42>
 8006b60:	fb05 3202 	mla	r2, r5, r2, r3
 8006b64:	2001      	movs	r0, #1
 8006b66:	4688      	mov	r8, r1
 8006b68:	e78a      	b.n	8006a80 <_vfiprintf_r+0xc0>
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	f108 0801 	add.w	r8, r8, #1
 8006b70:	9305      	str	r3, [sp, #20]
 8006b72:	4619      	mov	r1, r3
 8006b74:	250a      	movs	r5, #10
 8006b76:	4640      	mov	r0, r8
 8006b78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b7c:	3a30      	subs	r2, #48	; 0x30
 8006b7e:	2a09      	cmp	r2, #9
 8006b80:	d903      	bls.n	8006b8a <_vfiprintf_r+0x1ca>
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0c3      	beq.n	8006b0e <_vfiprintf_r+0x14e>
 8006b86:	9105      	str	r1, [sp, #20]
 8006b88:	e7c1      	b.n	8006b0e <_vfiprintf_r+0x14e>
 8006b8a:	fb05 2101 	mla	r1, r5, r1, r2
 8006b8e:	2301      	movs	r3, #1
 8006b90:	4680      	mov	r8, r0
 8006b92:	e7f0      	b.n	8006b76 <_vfiprintf_r+0x1b6>
 8006b94:	ab03      	add	r3, sp, #12
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	4622      	mov	r2, r4
 8006b9a:	4b13      	ldr	r3, [pc, #76]	; (8006be8 <_vfiprintf_r+0x228>)
 8006b9c:	a904      	add	r1, sp, #16
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f3af 8000 	nop.w
 8006ba4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006ba8:	4681      	mov	r9, r0
 8006baa:	d1d5      	bne.n	8006b58 <_vfiprintf_r+0x198>
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	065b      	lsls	r3, r3, #25
 8006bb0:	f53f af7e 	bmi.w	8006ab0 <_vfiprintf_r+0xf0>
 8006bb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bb6:	e77d      	b.n	8006ab4 <_vfiprintf_r+0xf4>
 8006bb8:	ab03      	add	r3, sp, #12
 8006bba:	9300      	str	r3, [sp, #0]
 8006bbc:	4622      	mov	r2, r4
 8006bbe:	4b0a      	ldr	r3, [pc, #40]	; (8006be8 <_vfiprintf_r+0x228>)
 8006bc0:	a904      	add	r1, sp, #16
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f000 f888 	bl	8006cd8 <_printf_i>
 8006bc8:	e7ec      	b.n	8006ba4 <_vfiprintf_r+0x1e4>
 8006bca:	bf00      	nop
 8006bcc:	0800717c 	.word	0x0800717c
 8006bd0:	080071bc 	.word	0x080071bc
 8006bd4:	0800719c 	.word	0x0800719c
 8006bd8:	0800715c 	.word	0x0800715c
 8006bdc:	080071c2 	.word	0x080071c2
 8006be0:	080071c6 	.word	0x080071c6
 8006be4:	00000000 	.word	0x00000000
 8006be8:	0800699b 	.word	0x0800699b

08006bec <_printf_common>:
 8006bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf0:	4691      	mov	r9, r2
 8006bf2:	461f      	mov	r7, r3
 8006bf4:	688a      	ldr	r2, [r1, #8]
 8006bf6:	690b      	ldr	r3, [r1, #16]
 8006bf8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	bfb8      	it	lt
 8006c00:	4613      	movlt	r3, r2
 8006c02:	f8c9 3000 	str.w	r3, [r9]
 8006c06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c0a:	4606      	mov	r6, r0
 8006c0c:	460c      	mov	r4, r1
 8006c0e:	b112      	cbz	r2, 8006c16 <_printf_common+0x2a>
 8006c10:	3301      	adds	r3, #1
 8006c12:	f8c9 3000 	str.w	r3, [r9]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	0699      	lsls	r1, r3, #26
 8006c1a:	bf42      	ittt	mi
 8006c1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c20:	3302      	addmi	r3, #2
 8006c22:	f8c9 3000 	strmi.w	r3, [r9]
 8006c26:	6825      	ldr	r5, [r4, #0]
 8006c28:	f015 0506 	ands.w	r5, r5, #6
 8006c2c:	d107      	bne.n	8006c3e <_printf_common+0x52>
 8006c2e:	f104 0a19 	add.w	sl, r4, #25
 8006c32:	68e3      	ldr	r3, [r4, #12]
 8006c34:	f8d9 2000 	ldr.w	r2, [r9]
 8006c38:	1a9b      	subs	r3, r3, r2
 8006c3a:	42ab      	cmp	r3, r5
 8006c3c:	dc28      	bgt.n	8006c90 <_printf_common+0xa4>
 8006c3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006c42:	6822      	ldr	r2, [r4, #0]
 8006c44:	3300      	adds	r3, #0
 8006c46:	bf18      	it	ne
 8006c48:	2301      	movne	r3, #1
 8006c4a:	0692      	lsls	r2, r2, #26
 8006c4c:	d42d      	bmi.n	8006caa <_printf_common+0xbe>
 8006c4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c52:	4639      	mov	r1, r7
 8006c54:	4630      	mov	r0, r6
 8006c56:	47c0      	blx	r8
 8006c58:	3001      	adds	r0, #1
 8006c5a:	d020      	beq.n	8006c9e <_printf_common+0xb2>
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	68e5      	ldr	r5, [r4, #12]
 8006c60:	f8d9 2000 	ldr.w	r2, [r9]
 8006c64:	f003 0306 	and.w	r3, r3, #6
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	bf08      	it	eq
 8006c6c:	1aad      	subeq	r5, r5, r2
 8006c6e:	68a3      	ldr	r3, [r4, #8]
 8006c70:	6922      	ldr	r2, [r4, #16]
 8006c72:	bf0c      	ite	eq
 8006c74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c78:	2500      	movne	r5, #0
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	bfc4      	itt	gt
 8006c7e:	1a9b      	subgt	r3, r3, r2
 8006c80:	18ed      	addgt	r5, r5, r3
 8006c82:	f04f 0900 	mov.w	r9, #0
 8006c86:	341a      	adds	r4, #26
 8006c88:	454d      	cmp	r5, r9
 8006c8a:	d11a      	bne.n	8006cc2 <_printf_common+0xd6>
 8006c8c:	2000      	movs	r0, #0
 8006c8e:	e008      	b.n	8006ca2 <_printf_common+0xb6>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4652      	mov	r2, sl
 8006c94:	4639      	mov	r1, r7
 8006c96:	4630      	mov	r0, r6
 8006c98:	47c0      	blx	r8
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d103      	bne.n	8006ca6 <_printf_common+0xba>
 8006c9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca6:	3501      	adds	r5, #1
 8006ca8:	e7c3      	b.n	8006c32 <_printf_common+0x46>
 8006caa:	18e1      	adds	r1, r4, r3
 8006cac:	1c5a      	adds	r2, r3, #1
 8006cae:	2030      	movs	r0, #48	; 0x30
 8006cb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cb4:	4422      	add	r2, r4
 8006cb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cbe:	3302      	adds	r3, #2
 8006cc0:	e7c5      	b.n	8006c4e <_printf_common+0x62>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	4630      	mov	r0, r6
 8006cca:	47c0      	blx	r8
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d0e6      	beq.n	8006c9e <_printf_common+0xb2>
 8006cd0:	f109 0901 	add.w	r9, r9, #1
 8006cd4:	e7d8      	b.n	8006c88 <_printf_common+0x9c>
	...

08006cd8 <_printf_i>:
 8006cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006ce0:	460c      	mov	r4, r1
 8006ce2:	7e09      	ldrb	r1, [r1, #24]
 8006ce4:	b085      	sub	sp, #20
 8006ce6:	296e      	cmp	r1, #110	; 0x6e
 8006ce8:	4617      	mov	r7, r2
 8006cea:	4606      	mov	r6, r0
 8006cec:	4698      	mov	r8, r3
 8006cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cf0:	f000 80b3 	beq.w	8006e5a <_printf_i+0x182>
 8006cf4:	d822      	bhi.n	8006d3c <_printf_i+0x64>
 8006cf6:	2963      	cmp	r1, #99	; 0x63
 8006cf8:	d036      	beq.n	8006d68 <_printf_i+0x90>
 8006cfa:	d80a      	bhi.n	8006d12 <_printf_i+0x3a>
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	f000 80b9 	beq.w	8006e74 <_printf_i+0x19c>
 8006d02:	2958      	cmp	r1, #88	; 0x58
 8006d04:	f000 8083 	beq.w	8006e0e <_printf_i+0x136>
 8006d08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006d10:	e032      	b.n	8006d78 <_printf_i+0xa0>
 8006d12:	2964      	cmp	r1, #100	; 0x64
 8006d14:	d001      	beq.n	8006d1a <_printf_i+0x42>
 8006d16:	2969      	cmp	r1, #105	; 0x69
 8006d18:	d1f6      	bne.n	8006d08 <_printf_i+0x30>
 8006d1a:	6820      	ldr	r0, [r4, #0]
 8006d1c:	6813      	ldr	r3, [r2, #0]
 8006d1e:	0605      	lsls	r5, r0, #24
 8006d20:	f103 0104 	add.w	r1, r3, #4
 8006d24:	d52a      	bpl.n	8006d7c <_printf_i+0xa4>
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6011      	str	r1, [r2, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	da03      	bge.n	8006d36 <_printf_i+0x5e>
 8006d2e:	222d      	movs	r2, #45	; 0x2d
 8006d30:	425b      	negs	r3, r3
 8006d32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006d36:	486f      	ldr	r0, [pc, #444]	; (8006ef4 <_printf_i+0x21c>)
 8006d38:	220a      	movs	r2, #10
 8006d3a:	e039      	b.n	8006db0 <_printf_i+0xd8>
 8006d3c:	2973      	cmp	r1, #115	; 0x73
 8006d3e:	f000 809d 	beq.w	8006e7c <_printf_i+0x1a4>
 8006d42:	d808      	bhi.n	8006d56 <_printf_i+0x7e>
 8006d44:	296f      	cmp	r1, #111	; 0x6f
 8006d46:	d020      	beq.n	8006d8a <_printf_i+0xb2>
 8006d48:	2970      	cmp	r1, #112	; 0x70
 8006d4a:	d1dd      	bne.n	8006d08 <_printf_i+0x30>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	f043 0320 	orr.w	r3, r3, #32
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	e003      	b.n	8006d5e <_printf_i+0x86>
 8006d56:	2975      	cmp	r1, #117	; 0x75
 8006d58:	d017      	beq.n	8006d8a <_printf_i+0xb2>
 8006d5a:	2978      	cmp	r1, #120	; 0x78
 8006d5c:	d1d4      	bne.n	8006d08 <_printf_i+0x30>
 8006d5e:	2378      	movs	r3, #120	; 0x78
 8006d60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d64:	4864      	ldr	r0, [pc, #400]	; (8006ef8 <_printf_i+0x220>)
 8006d66:	e055      	b.n	8006e14 <_printf_i+0x13c>
 8006d68:	6813      	ldr	r3, [r2, #0]
 8006d6a:	1d19      	adds	r1, r3, #4
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6011      	str	r1, [r2, #0]
 8006d70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e08c      	b.n	8006e96 <_printf_i+0x1be>
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	6011      	str	r1, [r2, #0]
 8006d80:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d84:	bf18      	it	ne
 8006d86:	b21b      	sxthne	r3, r3
 8006d88:	e7cf      	b.n	8006d2a <_printf_i+0x52>
 8006d8a:	6813      	ldr	r3, [r2, #0]
 8006d8c:	6825      	ldr	r5, [r4, #0]
 8006d8e:	1d18      	adds	r0, r3, #4
 8006d90:	6010      	str	r0, [r2, #0]
 8006d92:	0628      	lsls	r0, r5, #24
 8006d94:	d501      	bpl.n	8006d9a <_printf_i+0xc2>
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	e002      	b.n	8006da0 <_printf_i+0xc8>
 8006d9a:	0668      	lsls	r0, r5, #25
 8006d9c:	d5fb      	bpl.n	8006d96 <_printf_i+0xbe>
 8006d9e:	881b      	ldrh	r3, [r3, #0]
 8006da0:	4854      	ldr	r0, [pc, #336]	; (8006ef4 <_printf_i+0x21c>)
 8006da2:	296f      	cmp	r1, #111	; 0x6f
 8006da4:	bf14      	ite	ne
 8006da6:	220a      	movne	r2, #10
 8006da8:	2208      	moveq	r2, #8
 8006daa:	2100      	movs	r1, #0
 8006dac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006db0:	6865      	ldr	r5, [r4, #4]
 8006db2:	60a5      	str	r5, [r4, #8]
 8006db4:	2d00      	cmp	r5, #0
 8006db6:	f2c0 8095 	blt.w	8006ee4 <_printf_i+0x20c>
 8006dba:	6821      	ldr	r1, [r4, #0]
 8006dbc:	f021 0104 	bic.w	r1, r1, #4
 8006dc0:	6021      	str	r1, [r4, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d13d      	bne.n	8006e42 <_printf_i+0x16a>
 8006dc6:	2d00      	cmp	r5, #0
 8006dc8:	f040 808e 	bne.w	8006ee8 <_printf_i+0x210>
 8006dcc:	4665      	mov	r5, ip
 8006dce:	2a08      	cmp	r2, #8
 8006dd0:	d10b      	bne.n	8006dea <_printf_i+0x112>
 8006dd2:	6823      	ldr	r3, [r4, #0]
 8006dd4:	07db      	lsls	r3, r3, #31
 8006dd6:	d508      	bpl.n	8006dea <_printf_i+0x112>
 8006dd8:	6923      	ldr	r3, [r4, #16]
 8006dda:	6862      	ldr	r2, [r4, #4]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	bfde      	ittt	le
 8006de0:	2330      	movle	r3, #48	; 0x30
 8006de2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006de6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006dea:	ebac 0305 	sub.w	r3, ip, r5
 8006dee:	6123      	str	r3, [r4, #16]
 8006df0:	f8cd 8000 	str.w	r8, [sp]
 8006df4:	463b      	mov	r3, r7
 8006df6:	aa03      	add	r2, sp, #12
 8006df8:	4621      	mov	r1, r4
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	f7ff fef6 	bl	8006bec <_printf_common>
 8006e00:	3001      	adds	r0, #1
 8006e02:	d14d      	bne.n	8006ea0 <_printf_i+0x1c8>
 8006e04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e08:	b005      	add	sp, #20
 8006e0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e0e:	4839      	ldr	r0, [pc, #228]	; (8006ef4 <_printf_i+0x21c>)
 8006e10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006e14:	6813      	ldr	r3, [r2, #0]
 8006e16:	6821      	ldr	r1, [r4, #0]
 8006e18:	1d1d      	adds	r5, r3, #4
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6015      	str	r5, [r2, #0]
 8006e1e:	060a      	lsls	r2, r1, #24
 8006e20:	d50b      	bpl.n	8006e3a <_printf_i+0x162>
 8006e22:	07ca      	lsls	r2, r1, #31
 8006e24:	bf44      	itt	mi
 8006e26:	f041 0120 	orrmi.w	r1, r1, #32
 8006e2a:	6021      	strmi	r1, [r4, #0]
 8006e2c:	b91b      	cbnz	r3, 8006e36 <_printf_i+0x15e>
 8006e2e:	6822      	ldr	r2, [r4, #0]
 8006e30:	f022 0220 	bic.w	r2, r2, #32
 8006e34:	6022      	str	r2, [r4, #0]
 8006e36:	2210      	movs	r2, #16
 8006e38:	e7b7      	b.n	8006daa <_printf_i+0xd2>
 8006e3a:	064d      	lsls	r5, r1, #25
 8006e3c:	bf48      	it	mi
 8006e3e:	b29b      	uxthmi	r3, r3
 8006e40:	e7ef      	b.n	8006e22 <_printf_i+0x14a>
 8006e42:	4665      	mov	r5, ip
 8006e44:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e48:	fb02 3311 	mls	r3, r2, r1, r3
 8006e4c:	5cc3      	ldrb	r3, [r0, r3]
 8006e4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006e52:	460b      	mov	r3, r1
 8006e54:	2900      	cmp	r1, #0
 8006e56:	d1f5      	bne.n	8006e44 <_printf_i+0x16c>
 8006e58:	e7b9      	b.n	8006dce <_printf_i+0xf6>
 8006e5a:	6813      	ldr	r3, [r2, #0]
 8006e5c:	6825      	ldr	r5, [r4, #0]
 8006e5e:	6961      	ldr	r1, [r4, #20]
 8006e60:	1d18      	adds	r0, r3, #4
 8006e62:	6010      	str	r0, [r2, #0]
 8006e64:	0628      	lsls	r0, r5, #24
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	d501      	bpl.n	8006e6e <_printf_i+0x196>
 8006e6a:	6019      	str	r1, [r3, #0]
 8006e6c:	e002      	b.n	8006e74 <_printf_i+0x19c>
 8006e6e:	066a      	lsls	r2, r5, #25
 8006e70:	d5fb      	bpl.n	8006e6a <_printf_i+0x192>
 8006e72:	8019      	strh	r1, [r3, #0]
 8006e74:	2300      	movs	r3, #0
 8006e76:	6123      	str	r3, [r4, #16]
 8006e78:	4665      	mov	r5, ip
 8006e7a:	e7b9      	b.n	8006df0 <_printf_i+0x118>
 8006e7c:	6813      	ldr	r3, [r2, #0]
 8006e7e:	1d19      	adds	r1, r3, #4
 8006e80:	6011      	str	r1, [r2, #0]
 8006e82:	681d      	ldr	r5, [r3, #0]
 8006e84:	6862      	ldr	r2, [r4, #4]
 8006e86:	2100      	movs	r1, #0
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f7f9 f9a1 	bl	80001d0 <memchr>
 8006e8e:	b108      	cbz	r0, 8006e94 <_printf_i+0x1bc>
 8006e90:	1b40      	subs	r0, r0, r5
 8006e92:	6060      	str	r0, [r4, #4]
 8006e94:	6863      	ldr	r3, [r4, #4]
 8006e96:	6123      	str	r3, [r4, #16]
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e9e:	e7a7      	b.n	8006df0 <_printf_i+0x118>
 8006ea0:	6923      	ldr	r3, [r4, #16]
 8006ea2:	462a      	mov	r2, r5
 8006ea4:	4639      	mov	r1, r7
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	47c0      	blx	r8
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d0aa      	beq.n	8006e04 <_printf_i+0x12c>
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	079b      	lsls	r3, r3, #30
 8006eb2:	d413      	bmi.n	8006edc <_printf_i+0x204>
 8006eb4:	68e0      	ldr	r0, [r4, #12]
 8006eb6:	9b03      	ldr	r3, [sp, #12]
 8006eb8:	4298      	cmp	r0, r3
 8006eba:	bfb8      	it	lt
 8006ebc:	4618      	movlt	r0, r3
 8006ebe:	e7a3      	b.n	8006e08 <_printf_i+0x130>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	464a      	mov	r2, r9
 8006ec4:	4639      	mov	r1, r7
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	47c0      	blx	r8
 8006eca:	3001      	adds	r0, #1
 8006ecc:	d09a      	beq.n	8006e04 <_printf_i+0x12c>
 8006ece:	3501      	adds	r5, #1
 8006ed0:	68e3      	ldr	r3, [r4, #12]
 8006ed2:	9a03      	ldr	r2, [sp, #12]
 8006ed4:	1a9b      	subs	r3, r3, r2
 8006ed6:	42ab      	cmp	r3, r5
 8006ed8:	dcf2      	bgt.n	8006ec0 <_printf_i+0x1e8>
 8006eda:	e7eb      	b.n	8006eb4 <_printf_i+0x1dc>
 8006edc:	2500      	movs	r5, #0
 8006ede:	f104 0919 	add.w	r9, r4, #25
 8006ee2:	e7f5      	b.n	8006ed0 <_printf_i+0x1f8>
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1ac      	bne.n	8006e42 <_printf_i+0x16a>
 8006ee8:	7803      	ldrb	r3, [r0, #0]
 8006eea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006eee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ef2:	e76c      	b.n	8006dce <_printf_i+0xf6>
 8006ef4:	080071cd 	.word	0x080071cd
 8006ef8:	080071de 	.word	0x080071de

08006efc <_sbrk_r>:
 8006efc:	b538      	push	{r3, r4, r5, lr}
 8006efe:	4c06      	ldr	r4, [pc, #24]	; (8006f18 <_sbrk_r+0x1c>)
 8006f00:	2300      	movs	r3, #0
 8006f02:	4605      	mov	r5, r0
 8006f04:	4608      	mov	r0, r1
 8006f06:	6023      	str	r3, [r4, #0]
 8006f08:	f7f9 fd9e 	bl	8000a48 <_sbrk>
 8006f0c:	1c43      	adds	r3, r0, #1
 8006f0e:	d102      	bne.n	8006f16 <_sbrk_r+0x1a>
 8006f10:	6823      	ldr	r3, [r4, #0]
 8006f12:	b103      	cbz	r3, 8006f16 <_sbrk_r+0x1a>
 8006f14:	602b      	str	r3, [r5, #0]
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	20002628 	.word	0x20002628

08006f1c <__sread>:
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	460c      	mov	r4, r1
 8006f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f24:	f000 f896 	bl	8007054 <_read_r>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	bfab      	itete	ge
 8006f2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f30:	181b      	addge	r3, r3, r0
 8006f32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f36:	bfac      	ite	ge
 8006f38:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f3a:	81a3      	strhlt	r3, [r4, #12]
 8006f3c:	bd10      	pop	{r4, pc}

08006f3e <__swrite>:
 8006f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f42:	461f      	mov	r7, r3
 8006f44:	898b      	ldrh	r3, [r1, #12]
 8006f46:	05db      	lsls	r3, r3, #23
 8006f48:	4605      	mov	r5, r0
 8006f4a:	460c      	mov	r4, r1
 8006f4c:	4616      	mov	r6, r2
 8006f4e:	d505      	bpl.n	8006f5c <__swrite+0x1e>
 8006f50:	2302      	movs	r3, #2
 8006f52:	2200      	movs	r2, #0
 8006f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f58:	f000 f868 	bl	800702c <_lseek_r>
 8006f5c:	89a3      	ldrh	r3, [r4, #12]
 8006f5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f66:	81a3      	strh	r3, [r4, #12]
 8006f68:	4632      	mov	r2, r6
 8006f6a:	463b      	mov	r3, r7
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f72:	f000 b817 	b.w	8006fa4 <_write_r>

08006f76 <__sseek>:
 8006f76:	b510      	push	{r4, lr}
 8006f78:	460c      	mov	r4, r1
 8006f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f7e:	f000 f855 	bl	800702c <_lseek_r>
 8006f82:	1c43      	adds	r3, r0, #1
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	bf15      	itete	ne
 8006f88:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f92:	81a3      	strheq	r3, [r4, #12]
 8006f94:	bf18      	it	ne
 8006f96:	81a3      	strhne	r3, [r4, #12]
 8006f98:	bd10      	pop	{r4, pc}

08006f9a <__sclose>:
 8006f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f9e:	f000 b813 	b.w	8006fc8 <_close_r>
	...

08006fa4 <_write_r>:
 8006fa4:	b538      	push	{r3, r4, r5, lr}
 8006fa6:	4c07      	ldr	r4, [pc, #28]	; (8006fc4 <_write_r+0x20>)
 8006fa8:	4605      	mov	r5, r0
 8006faa:	4608      	mov	r0, r1
 8006fac:	4611      	mov	r1, r2
 8006fae:	2200      	movs	r2, #0
 8006fb0:	6022      	str	r2, [r4, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f7f9 fcfc 	bl	80009b0 <_write>
 8006fb8:	1c43      	adds	r3, r0, #1
 8006fba:	d102      	bne.n	8006fc2 <_write_r+0x1e>
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	b103      	cbz	r3, 8006fc2 <_write_r+0x1e>
 8006fc0:	602b      	str	r3, [r5, #0]
 8006fc2:	bd38      	pop	{r3, r4, r5, pc}
 8006fc4:	20002628 	.word	0x20002628

08006fc8 <_close_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4c06      	ldr	r4, [pc, #24]	; (8006fe4 <_close_r+0x1c>)
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4605      	mov	r5, r0
 8006fd0:	4608      	mov	r0, r1
 8006fd2:	6023      	str	r3, [r4, #0]
 8006fd4:	f7f9 fd04 	bl	80009e0 <_close>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_close_r+0x1a>
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_close_r+0x1a>
 8006fe0:	602b      	str	r3, [r5, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	20002628 	.word	0x20002628

08006fe8 <_fstat_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4c07      	ldr	r4, [pc, #28]	; (8007008 <_fstat_r+0x20>)
 8006fec:	2300      	movs	r3, #0
 8006fee:	4605      	mov	r5, r0
 8006ff0:	4608      	mov	r0, r1
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	f7f9 fcff 	bl	80009f8 <_fstat>
 8006ffa:	1c43      	adds	r3, r0, #1
 8006ffc:	d102      	bne.n	8007004 <_fstat_r+0x1c>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	b103      	cbz	r3, 8007004 <_fstat_r+0x1c>
 8007002:	602b      	str	r3, [r5, #0]
 8007004:	bd38      	pop	{r3, r4, r5, pc}
 8007006:	bf00      	nop
 8007008:	20002628 	.word	0x20002628

0800700c <_isatty_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4c06      	ldr	r4, [pc, #24]	; (8007028 <_isatty_r+0x1c>)
 8007010:	2300      	movs	r3, #0
 8007012:	4605      	mov	r5, r0
 8007014:	4608      	mov	r0, r1
 8007016:	6023      	str	r3, [r4, #0]
 8007018:	f7f9 fcfe 	bl	8000a18 <_isatty>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <_isatty_r+0x1a>
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	b103      	cbz	r3, 8007026 <_isatty_r+0x1a>
 8007024:	602b      	str	r3, [r5, #0]
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	20002628 	.word	0x20002628

0800702c <_lseek_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4c07      	ldr	r4, [pc, #28]	; (800704c <_lseek_r+0x20>)
 8007030:	4605      	mov	r5, r0
 8007032:	4608      	mov	r0, r1
 8007034:	4611      	mov	r1, r2
 8007036:	2200      	movs	r2, #0
 8007038:	6022      	str	r2, [r4, #0]
 800703a:	461a      	mov	r2, r3
 800703c:	f7f9 fcf7 	bl	8000a2e <_lseek>
 8007040:	1c43      	adds	r3, r0, #1
 8007042:	d102      	bne.n	800704a <_lseek_r+0x1e>
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	b103      	cbz	r3, 800704a <_lseek_r+0x1e>
 8007048:	602b      	str	r3, [r5, #0]
 800704a:	bd38      	pop	{r3, r4, r5, pc}
 800704c:	20002628 	.word	0x20002628

08007050 <__malloc_lock>:
 8007050:	4770      	bx	lr

08007052 <__malloc_unlock>:
 8007052:	4770      	bx	lr

08007054 <_read_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4c07      	ldr	r4, [pc, #28]	; (8007074 <_read_r+0x20>)
 8007058:	4605      	mov	r5, r0
 800705a:	4608      	mov	r0, r1
 800705c:	4611      	mov	r1, r2
 800705e:	2200      	movs	r2, #0
 8007060:	6022      	str	r2, [r4, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	f7f9 fc86 	bl	8000974 <_read>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_read_r+0x1e>
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	b103      	cbz	r3, 8007072 <_read_r+0x1e>
 8007070:	602b      	str	r3, [r5, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	20002628 	.word	0x20002628

08007078 <_init>:
 8007078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800707a:	bf00      	nop
 800707c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800707e:	bc08      	pop	{r3}
 8007080:	469e      	mov	lr, r3
 8007082:	4770      	bx	lr

08007084 <_fini>:
 8007084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007086:	bf00      	nop
 8007088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800708a:	bc08      	pop	{r3}
 800708c:	469e      	mov	lr, r3
 800708e:	4770      	bx	lr
