# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_3.srcs/sources_1/imports/Downloads/flipflop.vhd" \
"../../../../Lab_3.srcs/sim_1/new/register_tb.vhd" \

# Do not sort compile order
nosort
