5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real5.vcd) 2 -o (real5.cdd) 2 -v (real5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real5.v 8 29 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1110005 1 0 63 0 64 53 0 4.000000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real5.v 13 18 1 
2 2 14 14 14 b000d 1 0 1004 0 0 64 20 1 2.6
2 3 14 14 14 50007 1 0 1004 0 0 64 20 1 1.4
2 4 14 14 14 5000d 1 6 1044 2 3 64 22 0 4.000000
2 5 14 14 14 10001 0 1 1410 0 0 64 37 a
2 6 14 14 14 1000d 1 37 16 4 5
2 7 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 8 15 15 15 10001 0 1 1410 0 0 1 1 b
2 9 15 15 15 10008 1 37 16 7 8
2 10 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 11 16 16 16 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 17 17 17 b000d 1 0 1004 0 0 64 20 1 4.0
2 13 17 17 17 60006 1 1 1004 0 0 64 37 a
2 14 17 17 17 5000e 1 11 201008 12 13 1 18 0 1 0 1 0 0
2 15 17 17 17 10001 0 1 1410 0 0 1 1 b
2 16 17 17 17 1000e 1 37 1a 14 15
4 6 11 9 9 6
4 9 0 11 11 6
4 11 0 16 0 6
4 16 0 0 0 6
3 1 main.u$1 "main.u$1" 0 real5.v 20 27 1 
