var g_data = {"name":"/home/noname/Documents/project_tiny/Ex3/02_rtl/Question5/cla_4bit.sv","src":"module cla_4bit (\n    input  logic [3:0]A,\n	 input  logic [3:0]B,\n	 input  logic cin,\n	 output logic cout,Pblk,Gblk,\n	 output logic [3:0]sum\n);\n   logic [3:0]g,p;\n   assign  g = A & B;\n	assign  p = A ^ B;\n	\n	logic  c1,c2,c3;\n	assign c1   = g[0] | (p[0]&cin);\n   assign c2   = g[1] | (g[0]&p[1]) | (p[1]&p[0]&cin);\n   assign c3   = g[2] | (g[1]&p[2]) | (g[0]&p[2]&p[1]) | (p[2]&p[1]&p[0]&cin);\n	assign cout = g[3] | (g[2]&p[3]) | (g[1]&p[3]&p[2]) | (g[0]&p[3]&p[2]&p[1]) | (p[3]&p[2]&p[1]&p[0]&cin); \n   \n	assign sum[0] = p[0]^cin;\n   assign sum[1] = p[1]^c1; \n   assign sum[2] = p[2]^c2;\n   assign sum[3] = p[3]^c3;\n	assign Pblk   = p[3]&p[2]&p[1]&p[0];\n	assign Gblk   = g[3] | (g[2]&p[3]) | (g[1]&p[3]&p[2]) | (g[0]&p[3]&p[2]&p[1]); \n	\n	endmodule\n	","lang":"verilog"};
processSrcData(g_data);