
TX16S_I2C_LSM6DS33_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c544  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000974  0800c6f8  0800c6f8  0001c6f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d06c  0800d06c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d06c  0800d06c  0001d06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d074  0800d074  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d074  0800d074  0001d074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d078  0800d078  0001d078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800d07c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ca8  200001ec  0800d268  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e94  0800d268  00020e94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f998  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004076  00000000  00000000  0003fbb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018e8  00000000  00000000  00043c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001768  00000000  00000000  00045518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af3f  00000000  00000000  00046c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec53  00000000  00000000  00071bbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4e43  00000000  00000000  00090812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00185655  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bfc  00000000  00000000  001856a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c6dc 	.word	0x0800c6dc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	0800c6dc 	.word	0x0800c6dc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b96e 	b.w	8000f5c <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468c      	mov	ip, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	f040 8083 	bne.w	8000dae <__udivmoddi4+0x116>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d947      	bls.n	8000d3e <__udivmoddi4+0xa6>
 8000cae:	fab2 f282 	clz	r2, r2
 8000cb2:	b142      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	f1c2 0020 	rsb	r0, r2, #32
 8000cb8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cbc:	4091      	lsls	r1, r2
 8000cbe:	4097      	lsls	r7, r2
 8000cc0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cd0:	fa1f fe87 	uxth.w	lr, r7
 8000cd4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb06 f10e 	mul.w	r1, r6, lr
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cea:	f080 8119 	bcs.w	8000f20 <__udivmoddi4+0x288>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8116 	bls.w	8000f20 <__udivmoddi4+0x288>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	443b      	add	r3, r7
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d00:	fb08 3310 	mls	r3, r8, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d0c:	45a6      	cmp	lr, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	193c      	adds	r4, r7, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8105 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000d1a:	45a6      	cmp	lr, r4
 8000d1c:	f240 8102 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000d20:	3802      	subs	r0, #2
 8000d22:	443c      	add	r4, r7
 8000d24:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d28:	eba4 040e 	sub.w	r4, r4, lr
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	b11d      	cbz	r5, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c5 4300 	strd	r4, r3, [r5]
 8000d38:	4631      	mov	r1, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	b902      	cbnz	r2, 8000d42 <__udivmoddi4+0xaa>
 8000d40:	deff      	udf	#255	; 0xff
 8000d42:	fab2 f282 	clz	r2, r2
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	d150      	bne.n	8000dec <__udivmoddi4+0x154>
 8000d4a:	1bcb      	subs	r3, r1, r7
 8000d4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d50:	fa1f f887 	uxth.w	r8, r7
 8000d54:	2601      	movs	r6, #1
 8000d56:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d5a:	0c21      	lsrs	r1, r4, #16
 8000d5c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb08 f30c 	mul.w	r3, r8, ip
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0xe2>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	f200 80e9 	bhi.w	8000f4c <__udivmoddi4+0x2b4>
 8000d7a:	4684      	mov	ip, r0
 8000d7c:	1ac9      	subs	r1, r1, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d84:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d88:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x10c>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x10a>
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	f200 80d9 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 0408 	sub.w	r4, r4, r8
 8000da8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dac:	e7bf      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x12e>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	f000 80b1 	beq.w	8000f1a <__udivmoddi4+0x282>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	4631      	mov	r1, r6
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f683 	clz	r6, r3
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d14a      	bne.n	8000e64 <__udivmoddi4+0x1cc>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0x140>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80b8 	bhi.w	8000f48 <__udivmoddi4+0x2b0>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0103 	sbc.w	r1, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	468c      	mov	ip, r1
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d0a8      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000de6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dea:	e7a5      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f603 	lsr.w	r6, r0, r3
 8000df4:	4097      	lsls	r7, r2
 8000df6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfe:	40d9      	lsrs	r1, r3
 8000e00:	4330      	orrs	r0, r6
 8000e02:	0c03      	lsrs	r3, r0, #16
 8000e04:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e08:	fa1f f887 	uxth.w	r8, r7
 8000e0c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e14:	fb06 f108 	mul.w	r1, r6, r8
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1e:	d909      	bls.n	8000e34 <__udivmoddi4+0x19c>
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e26:	f080 808d 	bcs.w	8000f44 <__udivmoddi4+0x2ac>
 8000e2a:	4299      	cmp	r1, r3
 8000e2c:	f240 808a 	bls.w	8000f44 <__udivmoddi4+0x2ac>
 8000e30:	3e02      	subs	r6, #2
 8000e32:	443b      	add	r3, r7
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b281      	uxth	r1, r0
 8000e38:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e44:	fb00 f308 	mul.w	r3, r0, r8
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x1c4>
 8000e4c:	1879      	adds	r1, r7, r1
 8000e4e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e52:	d273      	bcs.n	8000f3c <__udivmoddi4+0x2a4>
 8000e54:	428b      	cmp	r3, r1
 8000e56:	d971      	bls.n	8000f3c <__udivmoddi4+0x2a4>
 8000e58:	3802      	subs	r0, #2
 8000e5a:	4439      	add	r1, r7
 8000e5c:	1acb      	subs	r3, r1, r3
 8000e5e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e62:	e778      	b.n	8000d56 <__udivmoddi4+0xbe>
 8000e64:	f1c6 0c20 	rsb	ip, r6, #32
 8000e68:	fa03 f406 	lsl.w	r4, r3, r6
 8000e6c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e70:	431c      	orrs	r4, r3
 8000e72:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e76:	fa01 f306 	lsl.w	r3, r1, r6
 8000e7a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e7e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e82:	431f      	orrs	r7, r3
 8000e84:	0c3b      	lsrs	r3, r7, #16
 8000e86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8a:	fa1f f884 	uxth.w	r8, r4
 8000e8e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e92:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e96:	fb09 fa08 	mul.w	sl, r9, r8
 8000e9a:	458a      	cmp	sl, r1
 8000e9c:	fa02 f206 	lsl.w	r2, r2, r6
 8000ea0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x220>
 8000ea6:	1861      	adds	r1, r4, r1
 8000ea8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eac:	d248      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000eae:	458a      	cmp	sl, r1
 8000eb0:	d946      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000eb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb6:	4421      	add	r1, r4
 8000eb8:	eba1 010a 	sub.w	r1, r1, sl
 8000ebc:	b2bf      	uxth	r7, r7
 8000ebe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ec6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eca:	fb00 f808 	mul.w	r8, r0, r8
 8000ece:	45b8      	cmp	r8, r7
 8000ed0:	d907      	bls.n	8000ee2 <__udivmoddi4+0x24a>
 8000ed2:	19e7      	adds	r7, r4, r7
 8000ed4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed8:	d22e      	bcs.n	8000f38 <__udivmoddi4+0x2a0>
 8000eda:	45b8      	cmp	r8, r7
 8000edc:	d92c      	bls.n	8000f38 <__udivmoddi4+0x2a0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4427      	add	r7, r4
 8000ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee6:	eba7 0708 	sub.w	r7, r7, r8
 8000eea:	fba0 8902 	umull	r8, r9, r0, r2
 8000eee:	454f      	cmp	r7, r9
 8000ef0:	46c6      	mov	lr, r8
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	d31a      	bcc.n	8000f2c <__udivmoddi4+0x294>
 8000ef6:	d017      	beq.n	8000f28 <__udivmoddi4+0x290>
 8000ef8:	b15d      	cbz	r5, 8000f12 <__udivmoddi4+0x27a>
 8000efa:	ebb3 020e 	subs.w	r2, r3, lr
 8000efe:	eb67 0701 	sbc.w	r7, r7, r1
 8000f02:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f06:	40f2      	lsrs	r2, r6
 8000f08:	ea4c 0202 	orr.w	r2, ip, r2
 8000f0c:	40f7      	lsrs	r7, r6
 8000f0e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f12:	2600      	movs	r6, #0
 8000f14:	4631      	mov	r1, r6
 8000f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e70b      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e9      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6fd      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f28:	4543      	cmp	r3, r8
 8000f2a:	d2e5      	bcs.n	8000ef8 <__udivmoddi4+0x260>
 8000f2c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f30:	eb69 0104 	sbc.w	r1, r9, r4
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7df      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e7d2      	b.n	8000ee2 <__udivmoddi4+0x24a>
 8000f3c:	4660      	mov	r0, ip
 8000f3e:	e78d      	b.n	8000e5c <__udivmoddi4+0x1c4>
 8000f40:	4681      	mov	r9, r0
 8000f42:	e7b9      	b.n	8000eb8 <__udivmoddi4+0x220>
 8000f44:	4666      	mov	r6, ip
 8000f46:	e775      	b.n	8000e34 <__udivmoddi4+0x19c>
 8000f48:	4630      	mov	r0, r6
 8000f4a:	e74a      	b.n	8000de2 <__udivmoddi4+0x14a>
 8000f4c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f50:	4439      	add	r1, r7
 8000f52:	e713      	b.n	8000d7c <__udivmoddi4+0xe4>
 8000f54:	3802      	subs	r0, #2
 8000f56:	443c      	add	r4, r7
 8000f58:	e724      	b.n	8000da4 <__udivmoddi4+0x10c>
 8000f5a:	bf00      	nop

08000f5c <__aeabi_idiv0>:
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <serialPrintf>:
#define CRLF "\r\n"

#define PRINTF_BUFFER_SIZE    128

void serialPrintf(const char * format, ...)
{
 8000f60:	b40f      	push	{r0, r1, r2, r3}
 8000f62:	b590      	push	{r4, r7, lr}
 8000f64:	b0a5      	sub	sp, #148	; 0x94
 8000f66:	af00      	add	r7, sp, #0
	va_list arglist;
	char tmp[PRINTF_BUFFER_SIZE + 1];

	snprintf(tmp, PRINTF_BUFFER_SIZE, "+%05lums: ", HAL_GetTick());
 8000f68:	f002 fb40 	bl	80035ec <HAL_GetTick>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	1d38      	adds	r0, r7, #4
 8000f70:	4a1a      	ldr	r2, [pc, #104]	; (8000fdc <serialPrintf+0x7c>)
 8000f72:	2180      	movs	r1, #128	; 0x80
 8000f74:	f009 f93a 	bl	800a1ec <sniprintf>
	va_start(arglist, format);
 8000f78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	vsnprintf(tmp + strlen(tmp), PRINTF_BUFFER_SIZE - strlen(tmp), format, arglist);
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff f934 	bl	80001f0 <strlen>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	189c      	adds	r4, r3, r2
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff f92d 	bl	80001f0 <strlen>
 8000f96:	4603      	mov	r3, r0
 8000f98:	f1c3 0180 	rsb	r1, r3, #128	; 0x80
 8000f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000fa0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f009 f981 	bl	800a2ac <vsniprintf>
	tmp[PRINTF_BUFFER_SIZE] = '\0';
 8000faa:	2300      	movs	r3, #0
 8000fac:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
	va_end(arglist);

	const char *t = tmp;
 8000fb0:	1d3b      	adds	r3, r7, #4
 8000fb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	HAL_UART_Transmit(&huart6, (uint8_t *) t, strlen(t), 10);
 8000fb6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000fba:	f7ff f919 	bl	80001f0 <strlen>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8000fc8:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <serialPrintf+0x80>)
 8000fca:	f006 feb8 	bl	8007d3e <HAL_UART_Transmit>
}
 8000fce:	bf00      	nop
 8000fd0:	3794      	adds	r7, #148	; 0x94
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000fd8:	b004      	add	sp, #16
 8000fda:	4770      	bx	lr
 8000fdc:	0800c6f8 	.word	0x0800c6f8
 8000fe0:	2000095c 	.word	0x2000095c

08000fe4 <I2C_LSM6DS33_ReadRegister>:
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
	HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStructure);
}

bool I2C_LSM6DS33_ReadRegister(uint8_t reg, uint8_t * buf, uint8_t len)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
	if (HAL_I2C_Master_Transmit(&hi2c2, LSM6DS33_I2C_ADDR << 1, &reg, 1, 10000) != HAL_OK)
 8000ff4:	1dfa      	adds	r2, r7, #7
 8000ff6:	f242 7310 	movw	r3, #10000	; 0x2710
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	21d4      	movs	r1, #212	; 0xd4
 8001000:	481d      	ldr	r0, [pc, #116]	; (8001078 <I2C_LSM6DS33_ReadRegister+0x94>)
 8001002:	f003 fb77 	bl	80046f4 <HAL_I2C_Master_Transmit>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d011      	beq.n	8001030 <I2C_LSM6DS33_ReadRegister+0x4c>
	{
		TRACE("I2C ERROR: ReadRegister write reg. address failed");
 800100c:	f002 faee 	bl	80035ec <HAL_GetTick>
 8001010:	ee07 0a90 	vmov	s15, r0
 8001014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001018:	ee17 0a90 	vmov	r0, s15
 800101c:	f7ff faa4 	bl	8000568 <__aeabi_f2d>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4815      	ldr	r0, [pc, #84]	; (800107c <I2C_LSM6DS33_ReadRegister+0x98>)
 8001026:	f7ff ff9b 	bl	8000f60 <serialPrintf>
		asm("bkpt 255");
 800102a:	beff      	bkpt	0x00ff
		return false;
 800102c:	2300      	movs	r3, #0
 800102e:	e01f      	b.n	8001070 <I2C_LSM6DS33_ReadRegister+0x8c>
	}

	if (HAL_I2C_Master_Receive(&hi2c2, LSM6DS33_I2C_ADDR << 1, buf, len, 10000) != HAL_OK)
 8001030:	79bb      	ldrb	r3, [r7, #6]
 8001032:	b29b      	uxth	r3, r3
 8001034:	f242 7210 	movw	r2, #10000	; 0x2710
 8001038:	9200      	str	r2, [sp, #0]
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	21d4      	movs	r1, #212	; 0xd4
 800103e:	480e      	ldr	r0, [pc, #56]	; (8001078 <I2C_LSM6DS33_ReadRegister+0x94>)
 8001040:	f003 fc56 	bl	80048f0 <HAL_I2C_Master_Receive>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d011      	beq.n	800106e <I2C_LSM6DS33_ReadRegister+0x8a>
	{
		TRACE("I2C ERROR: ReadRegister read register failed");
 800104a:	f002 facf 	bl	80035ec <HAL_GetTick>
 800104e:	ee07 0a90 	vmov	s15, r0
 8001052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001056:	ee17 0a90 	vmov	r0, s15
 800105a:	f7ff fa85 	bl	8000568 <__aeabi_f2d>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4807      	ldr	r0, [pc, #28]	; (8001080 <I2C_LSM6DS33_ReadRegister+0x9c>)
 8001064:	f7ff ff7c 	bl	8000f60 <serialPrintf>
		asm("bkpt 255");
 8001068:	beff      	bkpt	0x00ff
		return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e000      	b.n	8001070 <I2C_LSM6DS33_ReadRegister+0x8c>
	}
	return true;
 800106e:	2301      	movs	r3, #1
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200006f4 	.word	0x200006f4
 800107c:	0800c704 	.word	0x0800c704
 8001080:	0800c740 	.word	0x0800c740

08001084 <I2C_LSM6DS33_WriteRegister>:

bool I2C_LSM6DS33_WriteRegister(uint8_t reg, uint8_t * buf, uint8_t len)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af02      	add	r7, sp, #8
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
 8001090:	4613      	mov	r3, r2
 8001092:	71bb      	strb	r3, [r7, #6]
	uint8_t uAddrAndBuf[15];
	uAddrAndBuf[0] = reg;
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	733b      	strb	r3, [r7, #12]

	if (len > 0)
 8001098:	79bb      	ldrb	r3, [r7, #6]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d014      	beq.n	80010c8 <I2C_LSM6DS33_WriteRegister+0x44>
	{
		for (int i = 0;i < len;i++)
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	e00d      	b.n	80010c0 <I2C_LSM6DS33_WriteRegister+0x3c>
		{
			uAddrAndBuf[i + 1] = buf[i];
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	441a      	add	r2, r3
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3301      	adds	r3, #1
 80010ae:	7812      	ldrb	r2, [r2, #0]
 80010b0:	f107 0120 	add.w	r1, r7, #32
 80010b4:	440b      	add	r3, r1
 80010b6:	f803 2c14 	strb.w	r2, [r3, #-20]
		for (int i = 0;i < len;i++)
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3301      	adds	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	79bb      	ldrb	r3, [r7, #6]
 80010c2:	69fa      	ldr	r2, [r7, #28]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	dbed      	blt.n	80010a4 <I2C_LSM6DS33_WriteRegister+0x20>
		}
	}

	if (HAL_I2C_Master_Transmit(&hi2c2, LSM6DS33_I2C_ADDR << 1, uAddrAndBuf, len + 1, 10000) != HAL_OK)
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	3301      	adds	r3, #1
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	f107 020c 	add.w	r2, r7, #12
 80010d4:	f242 7110 	movw	r1, #10000	; 0x2710
 80010d8:	9100      	str	r1, [sp, #0]
 80010da:	21d4      	movs	r1, #212	; 0xd4
 80010dc:	480e      	ldr	r0, [pc, #56]	; (8001118 <I2C_LSM6DS33_WriteRegister+0x94>)
 80010de:	f003 fb09 	bl	80046f4 <HAL_I2C_Master_Transmit>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d011      	beq.n	800110c <I2C_LSM6DS33_WriteRegister+0x88>
	{
		TRACE("I2C ERROR: WriteRegister failed");
 80010e8:	f002 fa80 	bl	80035ec <HAL_GetTick>
 80010ec:	ee07 0a90 	vmov	s15, r0
 80010f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010f4:	ee17 0a90 	vmov	r0, s15
 80010f8:	f7ff fa36 	bl	8000568 <__aeabi_f2d>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4806      	ldr	r0, [pc, #24]	; (800111c <I2C_LSM6DS33_WriteRegister+0x98>)
 8001102:	f7ff ff2d 	bl	8000f60 <serialPrintf>
		asm("bkpt 255");
 8001106:	beff      	bkpt	0x00ff
		return false;
 8001108:	2300      	movs	r3, #0
 800110a:	e000      	b.n	800110e <I2C_LSM6DS33_WriteRegister+0x8a>
	}
	return true;
 800110c:	2301      	movs	r3, #1
}
 800110e:	4618      	mov	r0, r3
 8001110:	3720      	adds	r7, #32
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200006f4 	.word	0x200006f4
 800111c:	0800c778 	.word	0x0800c778

08001120 <IMUgetConf>:

bool IMUgetConf(void)
{
 8001120:	b5b0      	push	{r4, r5, r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af02      	add	r7, sp, #8
	uint8_t ui8_regs[2] = {0};
 8001126:	2300      	movs	r3, #0
 8001128:	80bb      	strh	r3, [r7, #4]

	if (!I2C_LSM6DS33_ReadRegister(LSM6DS33_CTRL1_XL_ADDR, ui8_regs, 2))
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	2202      	movs	r2, #2
 800112e:	4619      	mov	r1, r3
 8001130:	2010      	movs	r0, #16
 8001132:	f7ff ff57 	bl	8000fe4 <I2C_LSM6DS33_ReadRegister>
 8001136:	4603      	mov	r3, r0
 8001138:	f083 0301 	eor.w	r3, r3, #1
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d010      	beq.n	8001164 <IMUgetConf+0x44>
	{
		TRACE("ERROR: LSM6DS33 did not respond to I2C address");
 8001142:	f002 fa53 	bl	80035ec <HAL_GetTick>
 8001146:	ee07 0a90 	vmov	s15, r0
 800114a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800114e:	ee17 0a90 	vmov	r0, s15
 8001152:	f7ff fa09 	bl	8000568 <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	48bb      	ldr	r0, [pc, #748]	; (8001448 <IMUgetConf+0x328>)
 800115c:	f7ff ff00 	bl	8000f60 <serialPrintf>
		return false;
 8001160:	2300      	movs	r3, #0
 8001162:	e20d      	b.n	8001580 <IMUgetConf+0x460>
	}

	switch ((ui8_regs[0] >> 4) & 0x0F) // CTRL1_XL
 8001164:	793b      	ldrb	r3, [r7, #4]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	b2db      	uxtb	r3, r3
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	2b0a      	cmp	r3, #10
 8001170:	d858      	bhi.n	8001224 <IMUgetConf+0x104>
 8001172:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <IMUgetConf+0x58>)
 8001174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001178:	080011a5 	.word	0x080011a5
 800117c:	080011cb 	.word	0x080011cb
 8001180:	080011d3 	.word	0x080011d3
 8001184:	080011db 	.word	0x080011db
 8001188:	080011e3 	.word	0x080011e3
 800118c:	080011eb 	.word	0x080011eb
 8001190:	080011f3 	.word	0x080011f3
 8001194:	080011fd 	.word	0x080011fd
 8001198:	08001207 	.word	0x08001207
 800119c:	08001211 	.word	0x08001211
 80011a0:	0800121b 	.word	0x0800121b
	{
		case LSM6DS33_ODR_0Hz:			IMUsettings.linacc_odr = 0; TRACE("LSM6DS33 lin. acc. output turned off"); break;
 80011a4:	4ba9      	ldr	r3, [pc, #676]	; (800144c <IMUgetConf+0x32c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	801a      	strh	r2, [r3, #0]
 80011aa:	f002 fa1f 	bl	80035ec <HAL_GetTick>
 80011ae:	ee07 0a90 	vmov	s15, r0
 80011b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011b6:	ee17 0a90 	vmov	r0, s15
 80011ba:	f7ff f9d5 	bl	8000568 <__aeabi_f2d>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	48a3      	ldr	r0, [pc, #652]	; (8001450 <IMUgetConf+0x330>)
 80011c4:	f7ff fecc 	bl	8000f60 <serialPrintf>
 80011c8:	e03d      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_12_5Hz:		IMUsettings.linacc_odr = 13; break;
 80011ca:	4ba0      	ldr	r3, [pc, #640]	; (800144c <IMUgetConf+0x32c>)
 80011cc:	220d      	movs	r2, #13
 80011ce:	801a      	strh	r2, [r3, #0]
 80011d0:	e039      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_26Hz:			IMUsettings.linacc_odr = 26; break;
 80011d2:	4b9e      	ldr	r3, [pc, #632]	; (800144c <IMUgetConf+0x32c>)
 80011d4:	221a      	movs	r2, #26
 80011d6:	801a      	strh	r2, [r3, #0]
 80011d8:	e035      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_52Hz:			IMUsettings.linacc_odr = 52; break;
 80011da:	4b9c      	ldr	r3, [pc, #624]	; (800144c <IMUgetConf+0x32c>)
 80011dc:	2234      	movs	r2, #52	; 0x34
 80011de:	801a      	strh	r2, [r3, #0]
 80011e0:	e031      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_104Hz:		IMUsettings.linacc_odr = 104; break;
 80011e2:	4b9a      	ldr	r3, [pc, #616]	; (800144c <IMUgetConf+0x32c>)
 80011e4:	2268      	movs	r2, #104	; 0x68
 80011e6:	801a      	strh	r2, [r3, #0]
 80011e8:	e02d      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_208Hz:		IMUsettings.linacc_odr = 208; break;
 80011ea:	4b98      	ldr	r3, [pc, #608]	; (800144c <IMUgetConf+0x32c>)
 80011ec:	22d0      	movs	r2, #208	; 0xd0
 80011ee:	801a      	strh	r2, [r3, #0]
 80011f0:	e029      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_416Hz:		IMUsettings.linacc_odr = 417; break;
 80011f2:	4b96      	ldr	r3, [pc, #600]	; (800144c <IMUgetConf+0x32c>)
 80011f4:	f240 12a1 	movw	r2, #417	; 0x1a1
 80011f8:	801a      	strh	r2, [r3, #0]
 80011fa:	e024      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_833Hz:		IMUsettings.linacc_odr = 833; break;
 80011fc:	4b93      	ldr	r3, [pc, #588]	; (800144c <IMUgetConf+0x32c>)
 80011fe:	f240 3241 	movw	r2, #833	; 0x341
 8001202:	801a      	strh	r2, [r3, #0]
 8001204:	e01f      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_1_66kHz:		IMUsettings.linacc_odr = 1667; break;
 8001206:	4b91      	ldr	r3, [pc, #580]	; (800144c <IMUgetConf+0x32c>)
 8001208:	f240 6283 	movw	r2, #1667	; 0x683
 800120c:	801a      	strh	r2, [r3, #0]
 800120e:	e01a      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_3_33kHz:		IMUsettings.linacc_odr = 3333; break;
 8001210:	4b8e      	ldr	r3, [pc, #568]	; (800144c <IMUgetConf+0x32c>)
 8001212:	f640 5205 	movw	r2, #3333	; 0xd05
 8001216:	801a      	strh	r2, [r3, #0]
 8001218:	e015      	b.n	8001246 <IMUgetConf+0x126>
		case LSM6DS33_ODR_6_66kHz:		IMUsettings.linacc_odr = 6667; break;
 800121a:	4b8c      	ldr	r3, [pc, #560]	; (800144c <IMUgetConf+0x32c>)
 800121c:	f641 220b 	movw	r2, #6667	; 0x1a0b
 8001220:	801a      	strh	r2, [r3, #0]
 8001222:	e010      	b.n	8001246 <IMUgetConf+0x126>
		default: 						TRACE("ERROR: LSM6DS33 lin.acc. output data rate at illegal setting"); return false; break;
 8001224:	f002 f9e2 	bl	80035ec <HAL_GetTick>
 8001228:	ee07 0a90 	vmov	s15, r0
 800122c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001230:	ee17 0a90 	vmov	r0, s15
 8001234:	f7ff f998 	bl	8000568 <__aeabi_f2d>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4885      	ldr	r0, [pc, #532]	; (8001454 <IMUgetConf+0x334>)
 800123e:	f7ff fe8f 	bl	8000f60 <serialPrintf>
 8001242:	2300      	movs	r3, #0
 8001244:	e19c      	b.n	8001580 <IMUgetConf+0x460>
	}
	if (IMUsettings.linacc_odr > 0) 	TRACE("LSM6DS33 lin. acc. output at %i Hz", IMUsettings.linacc_odr);
 8001246:	4b81      	ldr	r3, [pc, #516]	; (800144c <IMUgetConf+0x32c>)
 8001248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124c:	2b00      	cmp	r3, #0
 800124e:	dd12      	ble.n	8001276 <IMUgetConf+0x156>
 8001250:	f002 f9cc 	bl	80035ec <HAL_GetTick>
 8001254:	ee07 0a90 	vmov	s15, r0
 8001258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800125c:	ee17 0a90 	vmov	r0, s15
 8001260:	f7ff f982 	bl	8000568 <__aeabi_f2d>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4978      	ldr	r1, [pc, #480]	; (800144c <IMUgetConf+0x32c>)
 800126a:	f9b1 1000 	ldrsh.w	r1, [r1]
 800126e:	9100      	str	r1, [sp, #0]
 8001270:	4879      	ldr	r0, [pc, #484]	; (8001458 <IMUgetConf+0x338>)
 8001272:	f7ff fe75 	bl	8000f60 <serialPrintf>

	switch ((ui8_regs[0] >> 2) & 0x03)
 8001276:	793b      	ldrb	r3, [r7, #4]
 8001278:	089b      	lsrs	r3, r3, #2
 800127a:	b2db      	uxtb	r3, r3
 800127c:	f003 0303 	and.w	r3, r3, #3
 8001280:	2b03      	cmp	r3, #3
 8001282:	d81b      	bhi.n	80012bc <IMUgetConf+0x19c>
 8001284:	a201      	add	r2, pc, #4	; (adr r2, 800128c <IMUgetConf+0x16c>)
 8001286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128a:	bf00      	nop
 800128c:	0800129d 	.word	0x0800129d
 8001290:	080012b5 	.word	0x080012b5
 8001294:	080012a5 	.word	0x080012a5
 8001298:	080012ad 	.word	0x080012ad
	{
		case LSM6DS33_LA_FS_2G:			IMUsettings.linacc_mG = 0.061; break;
 800129c:	4b6b      	ldr	r3, [pc, #428]	; (800144c <IMUgetConf+0x32c>)
 800129e:	4a6f      	ldr	r2, [pc, #444]	; (800145c <IMUgetConf+0x33c>)
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	e01c      	b.n	80012de <IMUgetConf+0x1be>
		case LSM6DS33_LA_FS_4G:			IMUsettings.linacc_mG = 0.122; break;
 80012a4:	4b69      	ldr	r3, [pc, #420]	; (800144c <IMUgetConf+0x32c>)
 80012a6:	4a6e      	ldr	r2, [pc, #440]	; (8001460 <IMUgetConf+0x340>)
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	e018      	b.n	80012de <IMUgetConf+0x1be>
		case LSM6DS33_LA_FS_8G:			IMUsettings.linacc_mG = 0.244; break;
 80012ac:	4b67      	ldr	r3, [pc, #412]	; (800144c <IMUgetConf+0x32c>)
 80012ae:	4a6d      	ldr	r2, [pc, #436]	; (8001464 <IMUgetConf+0x344>)
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	e014      	b.n	80012de <IMUgetConf+0x1be>
		case LSM6DS33_LA_FS_16G:		IMUsettings.linacc_mG = 0.488; break;
 80012b4:	4b65      	ldr	r3, [pc, #404]	; (800144c <IMUgetConf+0x32c>)
 80012b6:	4a6c      	ldr	r2, [pc, #432]	; (8001468 <IMUgetConf+0x348>)
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	e010      	b.n	80012de <IMUgetConf+0x1be>
		default:						TRACE("ERROR: LSM6DS33 lin. acc full scale value at illegal setting"); return false; break;
 80012bc:	f002 f996 	bl	80035ec <HAL_GetTick>
 80012c0:	ee07 0a90 	vmov	s15, r0
 80012c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c8:	ee17 0a90 	vmov	r0, s15
 80012cc:	f7ff f94c 	bl	8000568 <__aeabi_f2d>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4865      	ldr	r0, [pc, #404]	; (800146c <IMUgetConf+0x34c>)
 80012d6:	f7ff fe43 	bl	8000f60 <serialPrintf>
 80012da:	2300      	movs	r3, #0
 80012dc:	e150      	b.n	8001580 <IMUgetConf+0x460>
	}
	TRACE("LSM6DS33 lin. acc. resolution %.2f G", IMUsettings.linacc_mG);
 80012de:	f002 f985 	bl	80035ec <HAL_GetTick>
 80012e2:	ee07 0a90 	vmov	s15, r0
 80012e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ea:	ee17 0a90 	vmov	r0, s15
 80012ee:	f7ff f93b 	bl	8000568 <__aeabi_f2d>
 80012f2:	4604      	mov	r4, r0
 80012f4:	460d      	mov	r5, r1
 80012f6:	4b55      	ldr	r3, [pc, #340]	; (800144c <IMUgetConf+0x32c>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff f934 	bl	8000568 <__aeabi_f2d>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	e9cd 2300 	strd	r2, r3, [sp]
 8001308:	4622      	mov	r2, r4
 800130a:	462b      	mov	r3, r5
 800130c:	4858      	ldr	r0, [pc, #352]	; (8001470 <IMUgetConf+0x350>)
 800130e:	f7ff fe27 	bl	8000f60 <serialPrintf>

	switch ((ui8_regs[0] >> 2) & 0x03)
 8001312:	793b      	ldrb	r3, [r7, #4]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	b2db      	uxtb	r3, r3
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	2b03      	cmp	r3, #3
 800131e:	d81c      	bhi.n	800135a <IMUgetConf+0x23a>
 8001320:	a201      	add	r2, pc, #4	; (adr r2, 8001328 <IMUgetConf+0x208>)
 8001322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001326:	bf00      	nop
 8001328:	08001339 	.word	0x08001339
 800132c:	08001343 	.word	0x08001343
 8001330:	0800134b 	.word	0x0800134b
 8001334:	08001353 	.word	0x08001353
	{
		case LSM6DS33_LA_AABW_400Hz:	IMUsettings.linacc_aabw = 400; break;
 8001338:	4b44      	ldr	r3, [pc, #272]	; (800144c <IMUgetConf+0x32c>)
 800133a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800133e:	811a      	strh	r2, [r3, #8]
 8001340:	e01c      	b.n	800137c <IMUgetConf+0x25c>
		case LSM6DS33_LA_AABW_200Hz:	IMUsettings.linacc_aabw = 200; break;
 8001342:	4b42      	ldr	r3, [pc, #264]	; (800144c <IMUgetConf+0x32c>)
 8001344:	22c8      	movs	r2, #200	; 0xc8
 8001346:	811a      	strh	r2, [r3, #8]
 8001348:	e018      	b.n	800137c <IMUgetConf+0x25c>
		case LSM6DS33_LA_AABW_100Hz:	IMUsettings.linacc_aabw = 100; break;
 800134a:	4b40      	ldr	r3, [pc, #256]	; (800144c <IMUgetConf+0x32c>)
 800134c:	2264      	movs	r2, #100	; 0x64
 800134e:	811a      	strh	r2, [r3, #8]
 8001350:	e014      	b.n	800137c <IMUgetConf+0x25c>
		case LSM6DS33_LA_AABW_50Hz:		IMUsettings.linacc_aabw = 50; break;
 8001352:	4b3e      	ldr	r3, [pc, #248]	; (800144c <IMUgetConf+0x32c>)
 8001354:	2232      	movs	r2, #50	; 0x32
 8001356:	811a      	strh	r2, [r3, #8]
 8001358:	e010      	b.n	800137c <IMUgetConf+0x25c>
		default:						TRACE("ERROR: LSM6DS33 lin. acc anti aliasing bandwidth at illegal setting"); return false; break;
 800135a:	f002 f947 	bl	80035ec <HAL_GetTick>
 800135e:	ee07 0a90 	vmov	s15, r0
 8001362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001366:	ee17 0a90 	vmov	r0, s15
 800136a:	f7ff f8fd 	bl	8000568 <__aeabi_f2d>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4840      	ldr	r0, [pc, #256]	; (8001474 <IMUgetConf+0x354>)
 8001374:	f7ff fdf4 	bl	8000f60 <serialPrintf>
 8001378:	2300      	movs	r3, #0
 800137a:	e101      	b.n	8001580 <IMUgetConf+0x460>
	}
	TRACE("LSM6DS33 lin. acc. anti aliasing bandwidth at %i Hz", IMUsettings.linacc_aabw);
 800137c:	f002 f936 	bl	80035ec <HAL_GetTick>
 8001380:	ee07 0a90 	vmov	s15, r0
 8001384:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001388:	ee17 0a90 	vmov	r0, s15
 800138c:	f7ff f8ec 	bl	8000568 <__aeabi_f2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	492d      	ldr	r1, [pc, #180]	; (800144c <IMUgetConf+0x32c>)
 8001396:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 800139a:	9100      	str	r1, [sp, #0]
 800139c:	4836      	ldr	r0, [pc, #216]	; (8001478 <IMUgetConf+0x358>)
 800139e:	f7ff fddf 	bl	8000f60 <serialPrintf>

	switch ((ui8_regs[1] >> 4) & 0x0F) // CTRL2_G
 80013a2:	797b      	ldrb	r3, [r7, #5]
 80013a4:	091b      	lsrs	r3, r3, #4
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	f003 030f 	and.w	r3, r3, #15
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d867      	bhi.n	8001480 <IMUgetConf+0x360>
 80013b0:	a201      	add	r2, pc, #4	; (adr r2, 80013b8 <IMUgetConf+0x298>)
 80013b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b6:	bf00      	nop
 80013b8:	080013dd 	.word	0x080013dd
 80013bc:	08001403 	.word	0x08001403
 80013c0:	0800140b 	.word	0x0800140b
 80013c4:	08001413 	.word	0x08001413
 80013c8:	0800141b 	.word	0x0800141b
 80013cc:	08001423 	.word	0x08001423
 80013d0:	0800142b 	.word	0x0800142b
 80013d4:	08001435 	.word	0x08001435
 80013d8:	0800143f 	.word	0x0800143f
	{
		case LSM6DS33_ODR_0Hz:			IMUsettings.gyro_odr = 0; TRACE("LSM6DS33 gyro output turned off"); break;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	; (800144c <IMUgetConf+0x32c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	815a      	strh	r2, [r3, #10]
 80013e2:	f002 f903 	bl	80035ec <HAL_GetTick>
 80013e6:	ee07 0a90 	vmov	s15, r0
 80013ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ee:	ee17 0a90 	vmov	r0, s15
 80013f2:	f7ff f8b9 	bl	8000568 <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4820      	ldr	r0, [pc, #128]	; (800147c <IMUgetConf+0x35c>)
 80013fc:	f7ff fdb0 	bl	8000f60 <serialPrintf>
 8001400:	e04f      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_12_5Hz:		IMUsettings.gyro_odr = 13; break;
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <IMUgetConf+0x32c>)
 8001404:	220d      	movs	r2, #13
 8001406:	815a      	strh	r2, [r3, #10]
 8001408:	e04b      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_26Hz:			IMUsettings.gyro_odr = 26; break;
 800140a:	4b10      	ldr	r3, [pc, #64]	; (800144c <IMUgetConf+0x32c>)
 800140c:	221a      	movs	r2, #26
 800140e:	815a      	strh	r2, [r3, #10]
 8001410:	e047      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_52Hz:			IMUsettings.gyro_odr = 52; break;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <IMUgetConf+0x32c>)
 8001414:	2234      	movs	r2, #52	; 0x34
 8001416:	815a      	strh	r2, [r3, #10]
 8001418:	e043      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_104Hz:		IMUsettings.gyro_odr = 104; break;
 800141a:	4b0c      	ldr	r3, [pc, #48]	; (800144c <IMUgetConf+0x32c>)
 800141c:	2268      	movs	r2, #104	; 0x68
 800141e:	815a      	strh	r2, [r3, #10]
 8001420:	e03f      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_208Hz:		IMUsettings.gyro_odr = 208; break;
 8001422:	4b0a      	ldr	r3, [pc, #40]	; (800144c <IMUgetConf+0x32c>)
 8001424:	22d0      	movs	r2, #208	; 0xd0
 8001426:	815a      	strh	r2, [r3, #10]
 8001428:	e03b      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_416Hz:		IMUsettings.gyro_odr = 417; break;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <IMUgetConf+0x32c>)
 800142c:	f240 12a1 	movw	r2, #417	; 0x1a1
 8001430:	815a      	strh	r2, [r3, #10]
 8001432:	e036      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_833Hz:		IMUsettings.gyro_odr = 833; break;
 8001434:	4b05      	ldr	r3, [pc, #20]	; (800144c <IMUgetConf+0x32c>)
 8001436:	f240 3241 	movw	r2, #833	; 0x341
 800143a:	815a      	strh	r2, [r3, #10]
 800143c:	e031      	b.n	80014a2 <IMUgetConf+0x382>
		case LSM6DS33_ODR_1_66kHz:		IMUsettings.gyro_odr = 1667; break;
 800143e:	4b03      	ldr	r3, [pc, #12]	; (800144c <IMUgetConf+0x32c>)
 8001440:	f240 6283 	movw	r2, #1667	; 0x683
 8001444:	815a      	strh	r2, [r3, #10]
 8001446:	e02c      	b.n	80014a2 <IMUgetConf+0x382>
 8001448:	0800c7a0 	.word	0x0800c7a0
 800144c:	20000000 	.word	0x20000000
 8001450:	0800c7d8 	.word	0x0800c7d8
 8001454:	0800c808 	.word	0x0800c808
 8001458:	0800c850 	.word	0x0800c850
 800145c:	3d79db23 	.word	0x3d79db23
 8001460:	3df9db23 	.word	0x3df9db23
 8001464:	3e79db23 	.word	0x3e79db23
 8001468:	3ef9db23 	.word	0x3ef9db23
 800146c:	0800c87c 	.word	0x0800c87c
 8001470:	0800c8c4 	.word	0x0800c8c4
 8001474:	0800c8f4 	.word	0x0800c8f4
 8001478:	0800c940 	.word	0x0800c940
 800147c:	0800c97c 	.word	0x0800c97c
		default: 						TRACE("ERROR: LSM6DS33 gyro output data rate at illegal setting"); return false; break;
 8001480:	f002 f8b4 	bl	80035ec <HAL_GetTick>
 8001484:	ee07 0a90 	vmov	s15, r0
 8001488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148c:	ee17 0a90 	vmov	r0, s15
 8001490:	f7ff f86a 	bl	8000568 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	483b      	ldr	r0, [pc, #236]	; (8001588 <IMUgetConf+0x468>)
 800149a:	f7ff fd61 	bl	8000f60 <serialPrintf>
 800149e:	2300      	movs	r3, #0
 80014a0:	e06e      	b.n	8001580 <IMUgetConf+0x460>
	}
	if (IMUsettings.gyro_odr > 0) 	TRACE("LSM6DS33 gyro output at %i Hz", IMUsettings.gyro_odr);
 80014a2:	4b3a      	ldr	r3, [pc, #232]	; (800158c <IMUgetConf+0x46c>)
 80014a4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	dd12      	ble.n	80014d2 <IMUgetConf+0x3b2>
 80014ac:	f002 f89e 	bl	80035ec <HAL_GetTick>
 80014b0:	ee07 0a90 	vmov	s15, r0
 80014b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014b8:	ee17 0a90 	vmov	r0, s15
 80014bc:	f7ff f854 	bl	8000568 <__aeabi_f2d>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4931      	ldr	r1, [pc, #196]	; (800158c <IMUgetConf+0x46c>)
 80014c6:	f9b1 100a 	ldrsh.w	r1, [r1, #10]
 80014ca:	9100      	str	r1, [sp, #0]
 80014cc:	4830      	ldr	r0, [pc, #192]	; (8001590 <IMUgetConf+0x470>)
 80014ce:	f7ff fd47 	bl	8000f60 <serialPrintf>

	switch ((ui8_regs[1] >> 1) & 0x07)
 80014d2:	797b      	ldrb	r3, [r7, #5]
 80014d4:	085b      	lsrs	r3, r3, #1
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	2b05      	cmp	r3, #5
 80014de:	d823      	bhi.n	8001528 <IMUgetConf+0x408>
 80014e0:	a201      	add	r2, pc, #4	; (adr r2, 80014e8 <IMUgetConf+0x3c8>)
 80014e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e6:	bf00      	nop
 80014e8:	08001509 	.word	0x08001509
 80014ec:	08001501 	.word	0x08001501
 80014f0:	08001511 	.word	0x08001511
 80014f4:	08001529 	.word	0x08001529
 80014f8:	08001519 	.word	0x08001519
 80014fc:	08001521 	.word	0x08001521
	{
		case LSM6DS33_GY_FS_125dps:		IMUsettings.gyro_mDPS	= 4.375; break;
 8001500:	4b22      	ldr	r3, [pc, #136]	; (800158c <IMUgetConf+0x46c>)
 8001502:	4a24      	ldr	r2, [pc, #144]	; (8001594 <IMUgetConf+0x474>)
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	e020      	b.n	800154a <IMUgetConf+0x42a>
		case LSM6DS33_GY_FS_250dps:		IMUsettings.gyro_mDPS	= 8.75; break;
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <IMUgetConf+0x46c>)
 800150a:	4a23      	ldr	r2, [pc, #140]	; (8001598 <IMUgetConf+0x478>)
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	e01c      	b.n	800154a <IMUgetConf+0x42a>
		case LSM6DS33_GY_FS_500dps:		IMUsettings.gyro_mDPS	= 17.5; break;
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <IMUgetConf+0x46c>)
 8001512:	4a22      	ldr	r2, [pc, #136]	; (800159c <IMUgetConf+0x47c>)
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	e018      	b.n	800154a <IMUgetConf+0x42a>
		case LSM6DS33_GY_FS_1000dps:	IMUsettings.gyro_mDPS	= 35.0; break;
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <IMUgetConf+0x46c>)
 800151a:	4a21      	ldr	r2, [pc, #132]	; (80015a0 <IMUgetConf+0x480>)
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	e014      	b.n	800154a <IMUgetConf+0x42a>
		case LSM6DS33_GY_FS_2000dps:	IMUsettings.gyro_mDPS	= 70.0; break;
 8001520:	4b1a      	ldr	r3, [pc, #104]	; (800158c <IMUgetConf+0x46c>)
 8001522:	4a20      	ldr	r2, [pc, #128]	; (80015a4 <IMUgetConf+0x484>)
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	e010      	b.n	800154a <IMUgetConf+0x42a>
		default:						TRACE("ERROR: LSM6DS33 gyro full scale value at illegal setting"); return false; break;
 8001528:	f002 f860 	bl	80035ec <HAL_GetTick>
 800152c:	ee07 0a90 	vmov	s15, r0
 8001530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001534:	ee17 0a90 	vmov	r0, s15
 8001538:	f7ff f816 	bl	8000568 <__aeabi_f2d>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4819      	ldr	r0, [pc, #100]	; (80015a8 <IMUgetConf+0x488>)
 8001542:	f7ff fd0d 	bl	8000f60 <serialPrintf>
 8001546:	2300      	movs	r3, #0
 8001548:	e01a      	b.n	8001580 <IMUgetConf+0x460>
	}
	TRACE("LSM6DS33 raw gyro resolution: %.2f milli-degrees/sec.", IMUsettings.gyro_mDPS);
 800154a:	f002 f84f 	bl	80035ec <HAL_GetTick>
 800154e:	ee07 0a90 	vmov	s15, r0
 8001552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001556:	ee17 0a90 	vmov	r0, s15
 800155a:	f7ff f805 	bl	8000568 <__aeabi_f2d>
 800155e:	4604      	mov	r4, r0
 8001560:	460d      	mov	r5, r1
 8001562:	4b0a      	ldr	r3, [pc, #40]	; (800158c <IMUgetConf+0x46c>)
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	4618      	mov	r0, r3
 8001568:	f7fe fffe 	bl	8000568 <__aeabi_f2d>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	e9cd 2300 	strd	r2, r3, [sp]
 8001574:	4622      	mov	r2, r4
 8001576:	462b      	mov	r3, r5
 8001578:	480c      	ldr	r0, [pc, #48]	; (80015ac <IMUgetConf+0x48c>)
 800157a:	f7ff fcf1 	bl	8000f60 <serialPrintf>
	return true;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bdb0      	pop	{r4, r5, r7, pc}
 8001588:	0800c9a4 	.word	0x0800c9a4
 800158c:	20000000 	.word	0x20000000
 8001590:	0800c9e8 	.word	0x0800c9e8
 8001594:	408c0000 	.word	0x408c0000
 8001598:	410c0000 	.word	0x410c0000
 800159c:	418c0000 	.word	0x418c0000
 80015a0:	420c0000 	.word	0x420c0000
 80015a4:	428c0000 	.word	0x428c0000
 80015a8:	0800ca10 	.word	0x0800ca10
 80015ac:	0800ca54 	.word	0x0800ca54

080015b0 <IMUinit>:

bool IMUinit(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
	uint8_t ui8_reg[2] = {0};
 80015b6:	2300      	movs	r3, #0
 80015b8:	80bb      	strh	r3, [r7, #4]

	if (!I2C_LSM6DS33_ReadRegister(LSM6DS33_WHO_AM_I_ADDR, ui8_reg, 1))
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2201      	movs	r2, #1
 80015be:	4619      	mov	r1, r3
 80015c0:	200f      	movs	r0, #15
 80015c2:	f7ff fd0f 	bl	8000fe4 <I2C_LSM6DS33_ReadRegister>
 80015c6:	4603      	mov	r3, r0
 80015c8:	f083 0301 	eor.w	r3, r3, #1
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d010      	beq.n	80015f4 <IMUinit+0x44>
	{
		TRACE("ERROR: LSM6DS33 did not respond to I2C address");
 80015d2:	f002 f80b 	bl	80035ec <HAL_GetTick>
 80015d6:	ee07 0a90 	vmov	s15, r0
 80015da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015de:	ee17 0a90 	vmov	r0, s15
 80015e2:	f7fe ffc1 	bl	8000568 <__aeabi_f2d>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4833      	ldr	r0, [pc, #204]	; (80016b8 <IMUinit+0x108>)
 80015ec:	f7ff fcb8 	bl	8000f60 <serialPrintf>
		return false;
 80015f0:	2300      	movs	r3, #0
 80015f2:	e05d      	b.n	80016b0 <IMUinit+0x100>
	}
	if (ui8_reg[0] != LSM6DS33_WHOAMI)
 80015f4:	793b      	ldrb	r3, [r7, #4]
 80015f6:	2b69      	cmp	r3, #105	; 0x69
 80015f8:	d010      	beq.n	800161c <IMUinit+0x6c>
	{
		TRACE("LSM6DS33 ERROR: Product ID read failes");
 80015fa:	f001 fff7 	bl	80035ec <HAL_GetTick>
 80015fe:	ee07 0a90 	vmov	s15, r0
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	ee17 0a90 	vmov	r0, s15
 800160a:	f7fe ffad 	bl	8000568 <__aeabi_f2d>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	482a      	ldr	r0, [pc, #168]	; (80016bc <IMUinit+0x10c>)
 8001614:	f7ff fca4 	bl	8000f60 <serialPrintf>
		return false;
 8001618:	2300      	movs	r3, #0
 800161a:	e049      	b.n	80016b0 <IMUinit+0x100>
	}
	TRACE("LSM6DS33 detected");
 800161c:	f001 ffe6 	bl	80035ec <HAL_GetTick>
 8001620:	ee07 0a90 	vmov	s15, r0
 8001624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001628:	ee17 0a90 	vmov	r0, s15
 800162c:	f7fe ff9c 	bl	8000568 <__aeabi_f2d>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4822      	ldr	r0, [pc, #136]	; (80016c0 <IMUinit+0x110>)
 8001636:	f7ff fc93 	bl	8000f60 <serialPrintf>

	// Set IMU configuration
	ui8_reg[0] = (LSM6DS33_ODR_104Hz << 4) | (LSM6DS33_LA_FS_4G << 2) | LSM6DS33_LA_AABW_100Hz; // Linear acceleration configuration
 800163a:	234a      	movs	r3, #74	; 0x4a
 800163c:	713b      	strb	r3, [r7, #4]
	ui8_reg[1] = (LSM6DS33_ODR_104Hz << 4) | (LSM6DS33_GY_FS_125dps < 1);						// Gyro configuration
 800163e:	2340      	movs	r3, #64	; 0x40
 8001640:	717b      	strb	r3, [r7, #5]
	if (!I2C_LSM6DS33_WriteRegister(LSM6DS33_CTRL1_XL_ADDR, ui8_reg, 2))
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2202      	movs	r2, #2
 8001646:	4619      	mov	r1, r3
 8001648:	2010      	movs	r0, #16
 800164a:	f7ff fd1b 	bl	8001084 <I2C_LSM6DS33_WriteRegister>
 800164e:	4603      	mov	r3, r0
 8001650:	f083 0301 	eor.w	r3, r3, #1
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d010      	beq.n	800167c <IMUinit+0xcc>
	{
		TRACE("ERROR: Failed to write LSM6DS33 configuration");
 800165a:	f001 ffc7 	bl	80035ec <HAL_GetTick>
 800165e:	ee07 0a90 	vmov	s15, r0
 8001662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001666:	ee17 0a90 	vmov	r0, s15
 800166a:	f7fe ff7d 	bl	8000568 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4814      	ldr	r0, [pc, #80]	; (80016c4 <IMUinit+0x114>)
 8001674:	f7ff fc74 	bl	8000f60 <serialPrintf>
		return false;
 8001678:	2300      	movs	r3, #0
 800167a:	e019      	b.n	80016b0 <IMUinit+0x100>
	}

	if (!IMUgetConf())
 800167c:	f7ff fd50 	bl	8001120 <IMUgetConf>
 8001680:	4603      	mov	r3, r0
 8001682:	f083 0301 	eor.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d010      	beq.n	80016ae <IMUinit+0xfe>
	{
		TRACE("ERROR: Failed ro read LSM6DS33 configuration");
 800168c:	f001 ffae 	bl	80035ec <HAL_GetTick>
 8001690:	ee07 0a90 	vmov	s15, r0
 8001694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001698:	ee17 0a90 	vmov	r0, s15
 800169c:	f7fe ff64 	bl	8000568 <__aeabi_f2d>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4808      	ldr	r0, [pc, #32]	; (80016c8 <IMUinit+0x118>)
 80016a6:	f7ff fc5b 	bl	8000f60 <serialPrintf>
		return false;
 80016aa:	2300      	movs	r3, #0
 80016ac:	e000      	b.n	80016b0 <IMUinit+0x100>
	}
	return true;
 80016ae:	2301      	movs	r3, #1
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	0800c7a0 	.word	0x0800c7a0
 80016bc:	0800ca94 	.word	0x0800ca94
 80016c0:	0800cac4 	.word	0x0800cac4
 80016c4:	0800cae0 	.word	0x0800cae0
 80016c8:	0800cb18 	.word	0x0800cb18
 80016cc:	00000000 	.word	0x00000000

080016d0 <IMUread>:

bool IMUread()
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b088      	sub	sp, #32
 80016d4:	af00      	add	r7, sp, #0
	uint8_t ui8_regs[14] = {0};
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
 80016da:	f107 0308 	add.w	r3, r7, #8
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	811a      	strh	r2, [r3, #8]

	int16_t i16_rawTemperature = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	83fb      	strh	r3, [r7, #30]
	int16_t i16_rawGyroX = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	83bb      	strh	r3, [r7, #28]
	int16_t i16_rawGyroY = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	837b      	strh	r3, [r7, #26]
	int16_t i16_rawGyroZ = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	833b      	strh	r3, [r7, #24]
	int16_t i16_rawAccX = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	82fb      	strh	r3, [r7, #22]
	int16_t i16_rawAccY = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	82bb      	strh	r3, [r7, #20]
	int16_t i16_rawAccZ = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	827b      	strh	r3, [r7, #18]

	// Check first if new data is available
	if (!I2C_LSM6DS33_ReadRegister(LSM6DS33_STATUS_REG_ADDR, ui8_regs, 1))
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2201      	movs	r2, #1
 8001706:	4619      	mov	r1, r3
 8001708:	201e      	movs	r0, #30
 800170a:	f7ff fc6b 	bl	8000fe4 <I2C_LSM6DS33_ReadRegister>
 800170e:	4603      	mov	r3, r0
 8001710:	f083 0301 	eor.w	r3, r3, #1
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d010      	beq.n	800173c <IMUread+0x6c>
	{
		TRACE("ERROR: LSM6DS33 did not respond to I2C address");
 800171a:	f001 ff67 	bl	80035ec <HAL_GetTick>
 800171e:	ee07 0a90 	vmov	s15, r0
 8001722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001726:	ee17 0a90 	vmov	r0, s15
 800172a:	f7fe ff1d 	bl	8000568 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	48af      	ldr	r0, [pc, #700]	; (80019f0 <IMUread+0x320>)
 8001734:	f7ff fc14 	bl	8000f60 <serialPrintf>
		return false;
 8001738:	2300      	movs	r3, #0
 800173a:	e14f      	b.n	80019dc <IMUread+0x30c>
	}
	if ((ui8_regs[0] & 0x07) != 0x07)
 800173c:	793b      	ldrb	r3, [r7, #4]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	2b07      	cmp	r3, #7
 8001744:	d010      	beq.n	8001768 <IMUread+0x98>
	{
		TRACE("ERROR: LSM6DS33 has no new data available yet");
 8001746:	f001 ff51 	bl	80035ec <HAL_GetTick>
 800174a:	ee07 0a90 	vmov	s15, r0
 800174e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001752:	ee17 0a90 	vmov	r0, s15
 8001756:	f7fe ff07 	bl	8000568 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	48a5      	ldr	r0, [pc, #660]	; (80019f4 <IMUread+0x324>)
 8001760:	f7ff fbfe 	bl	8000f60 <serialPrintf>
		return false;
 8001764:	2300      	movs	r3, #0
 8001766:	e139      	b.n	80019dc <IMUread+0x30c>
	}

	if (!I2C_LSM6DS33_ReadRegister(LSM6DS33_OUT_TEMP_L_ADDR, ui8_regs, 14))
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	220e      	movs	r2, #14
 800176c:	4619      	mov	r1, r3
 800176e:	2020      	movs	r0, #32
 8001770:	f7ff fc38 	bl	8000fe4 <I2C_LSM6DS33_ReadRegister>
 8001774:	4603      	mov	r3, r0
 8001776:	f083 0301 	eor.w	r3, r3, #1
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d010      	beq.n	80017a2 <IMUread+0xd2>
	{
		TRACE("ERROR: LSM6DS33 did not respond to I2C address");
 8001780:	f001 ff34 	bl	80035ec <HAL_GetTick>
 8001784:	ee07 0a90 	vmov	s15, r0
 8001788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800178c:	ee17 0a90 	vmov	r0, s15
 8001790:	f7fe feea 	bl	8000568 <__aeabi_f2d>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4895      	ldr	r0, [pc, #596]	; (80019f0 <IMUread+0x320>)
 800179a:	f7ff fbe1 	bl	8000f60 <serialPrintf>
		return false;
 800179e:	2300      	movs	r3, #0
 80017a0:	e11c      	b.n	80019dc <IMUread+0x30c>
	}

	i16_rawTemperature = (ui8_regs[1] << 8) | ui8_regs[0];
 80017a2:	797b      	ldrb	r3, [r7, #5]
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	793b      	ldrb	r3, [r7, #4]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	83fb      	strh	r3, [r7, #30]
	i16_rawGyroX = (ui8_regs[3] << 8) | ui8_regs[2];
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	021b      	lsls	r3, r3, #8
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	79bb      	ldrb	r3, [r7, #6]
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	83bb      	strh	r3, [r7, #28]
	i16_rawGyroY = (ui8_regs[5] << 8) | ui8_regs[4];
 80017be:	7a7b      	ldrb	r3, [r7, #9]
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	7a3b      	ldrb	r3, [r7, #8]
 80017c6:	b21b      	sxth	r3, r3
 80017c8:	4313      	orrs	r3, r2
 80017ca:	837b      	strh	r3, [r7, #26]
	i16_rawGyroZ = (ui8_regs[7] << 8) | ui8_regs[6];
 80017cc:	7afb      	ldrb	r3, [r7, #11]
 80017ce:	021b      	lsls	r3, r3, #8
 80017d0:	b21a      	sxth	r2, r3
 80017d2:	7abb      	ldrb	r3, [r7, #10]
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	4313      	orrs	r3, r2
 80017d8:	833b      	strh	r3, [r7, #24]
	i16_rawAccX = (ui8_regs[9] << 8) | ui8_regs[8];
 80017da:	7b7b      	ldrb	r3, [r7, #13]
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	b21a      	sxth	r2, r3
 80017e0:	7b3b      	ldrb	r3, [r7, #12]
 80017e2:	b21b      	sxth	r3, r3
 80017e4:	4313      	orrs	r3, r2
 80017e6:	82fb      	strh	r3, [r7, #22]
	i16_rawAccY = (ui8_regs[11] << 8) | ui8_regs[10];
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	7bbb      	ldrb	r3, [r7, #14]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	82bb      	strh	r3, [r7, #20]
	i16_rawAccZ = (ui8_regs[13] << 8) | ui8_regs[12];
 80017f6:	7c7b      	ldrb	r3, [r7, #17]
 80017f8:	021b      	lsls	r3, r3, #8
 80017fa:	b21a      	sxth	r2, r3
 80017fc:	7c3b      	ldrb	r3, [r7, #16]
 80017fe:	b21b      	sxth	r3, r3
 8001800:	4313      	orrs	r3, r2
 8001802:	827b      	strh	r3, [r7, #18]

	IMUoutput.fGyroXradps = i16_rawGyroX * IMUsettings.gyro_mDPS * M_PI/180.0 / 1000.0;
 8001804:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001808:	ee07 3a90 	vmov	s15, r3
 800180c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001810:	4b79      	ldr	r3, [pc, #484]	; (80019f8 <IMUread+0x328>)
 8001812:	edd3 7a03 	vldr	s15, [r3, #12]
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	ee17 0a90 	vmov	r0, s15
 800181e:	f7fe fea3 	bl	8000568 <__aeabi_f2d>
 8001822:	a371      	add	r3, pc, #452	; (adr r3, 80019e8 <IMUread+0x318>)
 8001824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001828:	f7fe fef6 	bl	8000618 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	4b70      	ldr	r3, [pc, #448]	; (80019fc <IMUread+0x32c>)
 800183a:	f7ff f817 	bl	800086c <__aeabi_ddiv>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	4b6d      	ldr	r3, [pc, #436]	; (8001a00 <IMUread+0x330>)
 800184c:	f7ff f80e 	bl	800086c <__aeabi_ddiv>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f7ff f9b6 	bl	8000bc8 <__aeabi_d2f>
 800185c:	4603      	mov	r3, r0
 800185e:	4a69      	ldr	r2, [pc, #420]	; (8001a04 <IMUread+0x334>)
 8001860:	6113      	str	r3, [r2, #16]
	IMUoutput.fGyroYradps = i16_rawGyroY * IMUsettings.gyro_mDPS * M_PI/180.0 / 1000.0;
 8001862:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001866:	ee07 3a90 	vmov	s15, r3
 800186a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800186e:	4b62      	ldr	r3, [pc, #392]	; (80019f8 <IMUread+0x328>)
 8001870:	edd3 7a03 	vldr	s15, [r3, #12]
 8001874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001878:	ee17 0a90 	vmov	r0, s15
 800187c:	f7fe fe74 	bl	8000568 <__aeabi_f2d>
 8001880:	a359      	add	r3, pc, #356	; (adr r3, 80019e8 <IMUread+0x318>)
 8001882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001886:	f7fe fec7 	bl	8000618 <__aeabi_dmul>
 800188a:	4602      	mov	r2, r0
 800188c:	460b      	mov	r3, r1
 800188e:	4610      	mov	r0, r2
 8001890:	4619      	mov	r1, r3
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	4b59      	ldr	r3, [pc, #356]	; (80019fc <IMUread+0x32c>)
 8001898:	f7fe ffe8 	bl	800086c <__aeabi_ddiv>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	4b55      	ldr	r3, [pc, #340]	; (8001a00 <IMUread+0x330>)
 80018aa:	f7fe ffdf 	bl	800086c <__aeabi_ddiv>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	f7ff f987 	bl	8000bc8 <__aeabi_d2f>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4a51      	ldr	r2, [pc, #324]	; (8001a04 <IMUread+0x334>)
 80018be:	6153      	str	r3, [r2, #20]
	IMUoutput.fGyroZradps = i16_rawGyroZ * IMUsettings.gyro_mDPS * M_PI/180.0 / 1000.0;
 80018c0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80018c4:	ee07 3a90 	vmov	s15, r3
 80018c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018cc:	4b4a      	ldr	r3, [pc, #296]	; (80019f8 <IMUread+0x328>)
 80018ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80018d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d6:	ee17 0a90 	vmov	r0, s15
 80018da:	f7fe fe45 	bl	8000568 <__aeabi_f2d>
 80018de:	a342      	add	r3, pc, #264	; (adr r3, 80019e8 <IMUread+0x318>)
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	f7fe fe98 	bl	8000618 <__aeabi_dmul>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4610      	mov	r0, r2
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	4b41      	ldr	r3, [pc, #260]	; (80019fc <IMUread+0x32c>)
 80018f6:	f7fe ffb9 	bl	800086c <__aeabi_ddiv>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	4b3e      	ldr	r3, [pc, #248]	; (8001a00 <IMUread+0x330>)
 8001908:	f7fe ffb0 	bl	800086c <__aeabi_ddiv>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f7ff f958 	bl	8000bc8 <__aeabi_d2f>
 8001918:	4603      	mov	r3, r0
 800191a:	4a3a      	ldr	r2, [pc, #232]	; (8001a04 <IMUread+0x334>)
 800191c:	6193      	str	r3, [r2, #24]

	IMUoutput.fAccX =  i16_rawAccX * IMUsettings.linacc_mG * GRAVITY_EARTH / 1000.0;
 800191e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800192a:	4b33      	ldr	r3, [pc, #204]	; (80019f8 <IMUread+0x328>)
 800192c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001930:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001934:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001a08 <IMUread+0x338>
 8001938:	ee27 7a87 	vmul.f32	s14, s15, s14
 800193c:	eddf 6a33 	vldr	s13, [pc, #204]	; 8001a0c <IMUread+0x33c>
 8001940:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001944:	4b2f      	ldr	r3, [pc, #188]	; (8001a04 <IMUread+0x334>)
 8001946:	edc3 7a01 	vstr	s15, [r3, #4]
	IMUoutput.fAccY =  i16_rawAccY * IMUsettings.linacc_mG * GRAVITY_EARTH / 1000.0;
 800194a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800194e:	ee07 3a90 	vmov	s15, r3
 8001952:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001956:	4b28      	ldr	r3, [pc, #160]	; (80019f8 <IMUread+0x328>)
 8001958:	edd3 7a01 	vldr	s15, [r3, #4]
 800195c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001960:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001a08 <IMUread+0x338>
 8001964:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001968:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001a0c <IMUread+0x33c>
 800196c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001970:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <IMUread+0x334>)
 8001972:	edc3 7a02 	vstr	s15, [r3, #8]
	IMUoutput.fAccZ =  i16_rawAccZ * IMUsettings.linacc_mG * GRAVITY_EARTH / 1000.0;
 8001976:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800197a:	ee07 3a90 	vmov	s15, r3
 800197e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001982:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <IMUread+0x328>)
 8001984:	edd3 7a01 	vldr	s15, [r3, #4]
 8001988:	ee67 7a27 	vmul.f32	s15, s14, s15
 800198c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001a08 <IMUread+0x338>
 8001990:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001994:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001a0c <IMUread+0x33c>
 8001998:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199c:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <IMUread+0x334>)
 800199e:	edc3 7a03 	vstr	s15, [r3, #12]

	IMUoutput.fTemperatureDegC = i16_rawTemperature / 256.0 + 25.0;
 80019a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fdcc 	bl	8000544 <__aeabi_i2d>
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <IMUread+0x340>)
 80019b2:	f7fe ff5b 	bl	800086c <__aeabi_ddiv>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <IMUread+0x344>)
 80019c4:	f7fe fc72 	bl	80002ac <__adddf3>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	f7ff f8fa 	bl	8000bc8 <__aeabi_d2f>
 80019d4:	4603      	mov	r3, r0
 80019d6:	4a0b      	ldr	r2, [pc, #44]	; (8001a04 <IMUread+0x334>)
 80019d8:	6013      	str	r3, [r2, #0]
	return true;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	f3af 8000 	nop.w
 80019e8:	54442d18 	.word	0x54442d18
 80019ec:	400921fb 	.word	0x400921fb
 80019f0:	0800c7a0 	.word	0x0800c7a0
 80019f4:	0800cb50 	.word	0x0800cb50
 80019f8:	20000000 	.word	0x20000000
 80019fc:	40668000 	.word	0x40668000
 8001a00:	408f4000 	.word	0x408f4000
 8001a04:	20000208 	.word	0x20000208
 8001a08:	411ce80a 	.word	0x411ce80a
 8001a0c:	447a0000 	.word	0x447a0000
 8001a10:	40700000 	.word	0x40700000
 8001a14:	40390000 	.word	0x40390000

08001a18 <ReadAnalogChannel>:

uint32_t ReadAnalogChannel(ADC_HandleTypeDef* hadc, uint32_t ui32Channel)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001a22:	f107 0308 	add.w	r3, r7, #8
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ui32Channel;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001a34:	2301      	movs	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	4619      	mov	r1, r3
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f001 ffb0 	bl	80039a8 <HAL_ADC_ConfigChannel>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <ReadAnalogChannel+0x3a>
	{
	    Error_Handler();
 8001a4e:	f000 ffd5 	bl	80029fc <Error_Handler>
	}
	HAL_ADC_Start(hadc);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f001 fe3e 	bl	80036d4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8001a58:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f001 ff0b 	bl	8003878 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f001 ff93 	bl	800398e <HAL_ADC_GetValue>
 8001a68:	4603      	mov	r3, r0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a78:	b0a8      	sub	sp, #160	; 0xa0
 8001a7a:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a7c:	f001 fd50 	bl	8003520 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a80:	f000 f986 	bl	8001d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a84:	f000 fd64 	bl	8002550 <MX_GPIO_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001a88:	f000 fce6 	bl	8002458 <MX_USB_OTG_FS_PCD_Init>
  MX_FMC_Init();
 8001a8c:	f000 fd12 	bl	80024b4 <MX_FMC_Init>
  MX_LTDC_Init();
 8001a90:	f000 fb52 	bl	8002138 <MX_LTDC_Init>
  MX_I2C1_Init();
 8001a94:	f000 face 	bl	8002034 <MX_I2C1_Init>
  MX_ADC3_Init();
 8001a98:	f000 fa50 	bl	8001f3c <MX_ADC3_Init>
  MX_DAC_Init();
 8001a9c:	f000 faa0 	bl	8001fe0 <MX_DAC_Init>
  MX_SDIO_SD_Init();
 8001aa0:	f000 fc06 	bl	80022b0 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8001aa4:	f000 fc24 	bl	80022f0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001aa8:	f000 fc58 	bl	800235c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001aac:	f000 fc80 	bl	80023b0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001ab0:	f000 fca8 	bl	8002404 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8001ab4:	f007 fd04 	bl	80094c0 <MX_FATFS_Init>
  MX_I2C2_Init();
 8001ab8:	f000 fafe 	bl	80020b8 <MX_I2C2_Init>
  MX_ADC1_Init();
 8001abc:	f000 f9ea 	bl	8001e94 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(PWRon_GPIO_Port, PWRon_Pin, GPIO_PIN_SET); // Turn on power
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	2102      	movs	r1, #2
 8001ac4:	48a4      	ldr	r0, [pc, #656]	; (8001d58 <main+0x2e4>)
 8001ac6:	f002 fcb7 	bl	8004438 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDred_GPIO_Port, LEDred_Pin, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2104      	movs	r1, #4
 8001ace:	48a3      	ldr	r0, [pc, #652]	; (8001d5c <main+0x2e8>)
 8001ad0:	f002 fcb2 	bl	8004438 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDgreen_GPIO_Port, LEDgreen_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2110      	movs	r1, #16
 8001ad8:	48a0      	ldr	r0, [pc, #640]	; (8001d5c <main+0x2e8>)
 8001ada:	f002 fcad 	bl	8004438 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDblue_GPIO_Port, LEDblue_Pin, GPIO_PIN_RESET);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2120      	movs	r1, #32
 8001ae2:	489e      	ldr	r0, [pc, #632]	; (8001d5c <main+0x2e8>)
 8001ae4:	f002 fca8 	bl	8004438 <HAL_GPIO_WritePin>

  // Turn on UART3 power
  HAL_GPIO_WritePin(UART3Pwr_GPIO_Port, UART3Pwr_Pin, GPIO_PIN_SET);
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aee:	489c      	ldr	r0, [pc, #624]	; (8001d60 <main+0x2ec>)
 8001af0:	f002 fca2 	bl	8004438 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8001af4:	2064      	movs	r0, #100	; 0x64
 8001af6:	f001 fd85 	bl	8003604 <HAL_Delay>

  if (!IMUinit())
 8001afa:	f7ff fd59 	bl	80015b0 <IMUinit>
 8001afe:	4603      	mov	r3, r0
 8001b00:	f083 0301 	eor.w	r3, r3, #1
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00f      	beq.n	8001b2a <main+0xb6>
  {
	  TRACE("ERROR: touchPanelInit() failed");
 8001b0a:	f001 fd6f 	bl	80035ec <HAL_GetTick>
 8001b0e:	ee07 0a90 	vmov	s15, r0
 8001b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b16:	ee17 0a90 	vmov	r0, s15
 8001b1a:	f7fe fd25 	bl	8000568 <__aeabi_f2d>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4890      	ldr	r0, [pc, #576]	; (8001d64 <main+0x2f0>)
 8001b24:	f7ff fa1c 	bl	8000f60 <serialPrintf>
	  asm("bkpt 255");
 8001b28:	beff      	bkpt	0x00ff
  }

  TRACE("STM32_Temp;Temp;AccX;AccY;AccZ;GyroX;GyroY;GyroZ;LH;LV;RH;RV;Slider1");
 8001b2a:	f001 fd5f 	bl	80035ec <HAL_GetTick>
 8001b2e:	ee07 0a90 	vmov	s15, r0
 8001b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b36:	ee17 0a90 	vmov	r0, s15
 8001b3a:	f7fe fd15 	bl	8000568 <__aeabi_f2d>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4889      	ldr	r0, [pc, #548]	; (8001d68 <main+0x2f4>)
 8001b44:	f7ff fa0c 	bl	8000f60 <serialPrintf>
  HAL_Delay(100);
 8001b48:	2064      	movs	r0, #100	; 0x64
 8001b4a:	f001 fd5b 	bl	8003604 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (IMUread())
 8001b4e:	f7ff fdbf 	bl	80016d0 <IMUread>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80ca 	beq.w	8001cee <main+0x27a>
	  {
		  HAL_ADC_Start(&hadc1);
 8001b5a:	4884      	ldr	r0, [pc, #528]	; (8001d6c <main+0x2f8>)
 8001b5c:	f001 fdba 	bl	80036d4 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001b60:	f04f 31ff 	mov.w	r1, #4294967295
 8001b64:	4881      	ldr	r0, [pc, #516]	; (8001d6c <main+0x2f8>)
 8001b66:	f001 fe87 	bl	8003878 <HAL_ADC_PollForConversion>
		  uint32_t ui32_STM32Temperature = HAL_ADC_GetValue(&hadc1);
 8001b6a:	4880      	ldr	r0, [pc, #512]	; (8001d6c <main+0x2f8>)
 8001b6c:	f001 ff0f 	bl	800398e <HAL_ADC_GetValue>
 8001b70:	6478      	str	r0, [r7, #68]	; 0x44
		  float fSTM32TempDegC = (80.0/(float)(*ADDR_TS_CAL2 - *ADDR_TS_CAL1))*(float)(ui32_STM32Temperature - *ADDR_TS_CAL1) + 30.0;
 8001b72:	4b7f      	ldr	r3, [pc, #508]	; (8001d70 <main+0x2fc>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b7e      	ldr	r3, [pc, #504]	; (8001d74 <main+0x300>)
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	ee07 3a90 	vmov	s15, r3
 8001b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b86:	ee17 0a90 	vmov	r0, s15
 8001b8a:	f7fe fced 	bl	8000568 <__aeabi_f2d>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	f04f 0000 	mov.w	r0, #0
 8001b96:	4978      	ldr	r1, [pc, #480]	; (8001d78 <main+0x304>)
 8001b98:	f7fe fe68 	bl	800086c <__aeabi_ddiv>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4614      	mov	r4, r2
 8001ba2:	461d      	mov	r5, r3
 8001ba4:	4b73      	ldr	r3, [pc, #460]	; (8001d74 <main+0x300>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bac:	1a9b      	subs	r3, r3, r2
 8001bae:	ee07 3a90 	vmov	s15, r3
 8001bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bb6:	ee17 0a90 	vmov	r0, s15
 8001bba:	f7fe fcd5 	bl	8000568 <__aeabi_f2d>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fd27 	bl	8000618 <__aeabi_dmul>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4b69      	ldr	r3, [pc, #420]	; (8001d7c <main+0x308>)
 8001bd8:	f7fe fb68 	bl	80002ac <__adddf3>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4610      	mov	r0, r2
 8001be2:	4619      	mov	r1, r3
 8001be4:	f7fe fff0 	bl	8000bc8 <__aeabi_d2f>
 8001be8:	4603      	mov	r3, r0
 8001bea:	643b      	str	r3, [r7, #64]	; 0x40

		  uint32_t ui32_StickLH = ReadAnalogChannel(&hadc3, ADC_CHANNEL_0);  // ADC3_IN0
 8001bec:	2100      	movs	r1, #0
 8001bee:	4864      	ldr	r0, [pc, #400]	; (8001d80 <main+0x30c>)
 8001bf0:	f7ff ff12 	bl	8001a18 <ReadAnalogChannel>
 8001bf4:	63f8      	str	r0, [r7, #60]	; 0x3c
		  uint32_t ui32_StickLV = ReadAnalogChannel(&hadc3, ADC_CHANNEL_1);  // ADC3_IN1
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	4861      	ldr	r0, [pc, #388]	; (8001d80 <main+0x30c>)
 8001bfa:	f7ff ff0d 	bl	8001a18 <ReadAnalogChannel>
 8001bfe:	63b8      	str	r0, [r7, #56]	; 0x38
		  uint32_t ui32_StickRH = ReadAnalogChannel(&hadc3, ADC_CHANNEL_2);  // ADC3_IN2
 8001c00:	2102      	movs	r1, #2
 8001c02:	485f      	ldr	r0, [pc, #380]	; (8001d80 <main+0x30c>)
 8001c04:	f7ff ff08 	bl	8001a18 <ReadAnalogChannel>
 8001c08:	6378      	str	r0, [r7, #52]	; 0x34
		  uint32_t ui32_StickRV = ReadAnalogChannel(&hadc3, ADC_CHANNEL_3);  // ADC3_IN3
 8001c0a:	2103      	movs	r1, #3
 8001c0c:	485c      	ldr	r0, [pc, #368]	; (8001d80 <main+0x30c>)
 8001c0e:	f7ff ff03 	bl	8001a18 <ReadAnalogChannel>
 8001c12:	6338      	str	r0, [r7, #48]	; 0x30
		  uint32_t ui32_Slider1 = ReadAnalogChannel(&hadc3, ADC_CHANNEL_4);  // ADC3_IN4
 8001c14:	2104      	movs	r1, #4
 8001c16:	485a      	ldr	r0, [pc, #360]	; (8001d80 <main+0x30c>)
 8001c18:	f7ff fefe 	bl	8001a18 <ReadAnalogChannel>
 8001c1c:	62f8      	str	r0, [r7, #44]	; 0x2c

		  TRACE("%.2f;%.2f;%.2f;%.2f;%.2f;%.2f;%.2f;%.2f;%u;%u;%u;%u;%u",
 8001c1e:	f001 fce5 	bl	80035ec <HAL_GetTick>
 8001c22:	ee07 0a90 	vmov	s15, r0
 8001c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c2a:	ee17 0a90 	vmov	r0, s15
 8001c2e:	f7fe fc9b 	bl	8000568 <__aeabi_f2d>
 8001c32:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001c36:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001c38:	f7fe fc96 	bl	8000568 <__aeabi_f2d>
 8001c3c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001c40:	4b50      	ldr	r3, [pc, #320]	; (8001d84 <main+0x310>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7fe fc8f 	bl	8000568 <__aeabi_f2d>
 8001c4a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001c4e:	4b4d      	ldr	r3, [pc, #308]	; (8001d84 <main+0x310>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fc88 	bl	8000568 <__aeabi_f2d>
 8001c58:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001c5c:	4b49      	ldr	r3, [pc, #292]	; (8001d84 <main+0x310>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fc81 	bl	8000568 <__aeabi_f2d>
 8001c66:	e9c7 0100 	strd	r0, r1, [r7]
 8001c6a:	4b46      	ldr	r3, [pc, #280]	; (8001d84 <main+0x310>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe fc7a 	bl	8000568 <__aeabi_f2d>
 8001c74:	4682      	mov	sl, r0
 8001c76:	468b      	mov	fp, r1
 8001c78:	4b42      	ldr	r3, [pc, #264]	; (8001d84 <main+0x310>)
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fc73 	bl	8000568 <__aeabi_f2d>
 8001c82:	4680      	mov	r8, r0
 8001c84:	4689      	mov	r9, r1
 8001c86:	4b3f      	ldr	r3, [pc, #252]	; (8001d84 <main+0x310>)
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc6c 	bl	8000568 <__aeabi_f2d>
 8001c90:	4604      	mov	r4, r0
 8001c92:	460d      	mov	r5, r1
 8001c94:	4b3b      	ldr	r3, [pc, #236]	; (8001d84 <main+0x310>)
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc65 	bl	8000568 <__aeabi_f2d>
 8001c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca0:	9314      	str	r3, [sp, #80]	; 0x50
 8001ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca4:	9313      	str	r3, [sp, #76]	; 0x4c
 8001ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ca8:	9312      	str	r3, [sp, #72]	; 0x48
 8001caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cac:	9311      	str	r3, [sp, #68]	; 0x44
 8001cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cb0:	9310      	str	r3, [sp, #64]	; 0x40
 8001cb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8001cb6:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8001cba:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8001cbe:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001cc2:	ed97 7b00 	vldr	d7, [r7]
 8001cc6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001cca:	ed97 7b02 	vldr	d7, [r7, #8]
 8001cce:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001cd2:	ed97 7b04 	vldr	d7, [r7, #16]
 8001cd6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001cda:	ed97 7b06 	vldr	d7, [r7, #24]
 8001cde:	ed8d 7b00 	vstr	d7, [sp]
 8001ce2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ce6:	4828      	ldr	r0, [pc, #160]	; (8001d88 <main+0x314>)
 8001ce8:	f7ff f93a 	bl	8000f60 <serialPrintf>
 8001cec:	e00e      	b.n	8001d0c <main+0x298>
		  		  		  fSTM32TempDegC, IMUoutput.fTemperatureDegC, IMUoutput.fAccX, IMUoutput.fAccY, IMUoutput.fAccZ, IMUoutput.fGyroXradps, IMUoutput.fGyroYradps, IMUoutput.fGyroZradps,
						  ui32_StickLH, ui32_StickLV, ui32_StickRH, ui32_StickRV, ui32_Slider1);

	  }
	  else
		  TRACE("Failed reading IMU");
 8001cee:	f001 fc7d 	bl	80035ec <HAL_GetTick>
 8001cf2:	ee07 0a90 	vmov	s15, r0
 8001cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cfa:	ee17 0a90 	vmov	r0, s15
 8001cfe:	f7fe fc33 	bl	8000568 <__aeabi_f2d>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4821      	ldr	r0, [pc, #132]	; (8001d8c <main+0x318>)
 8001d08:	f7ff f92a 	bl	8000f60 <serialPrintf>

	  // Check Power-Off
	  if (HAL_GPIO_ReadPin(PWRswitch_GPIO_Port, PWRswitch_Pin) == GPIO_PIN_RESET)
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	4812      	ldr	r0, [pc, #72]	; (8001d58 <main+0x2e4>)
 8001d10:	f002 fb7a 	bl	8004408 <HAL_GPIO_ReadPin>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d114      	bne.n	8001d44 <main+0x2d0>
	  {
		  //HAL_GPIO_WritePin(LEDred_GPIO_Port, LEDred_Pin, GPIO_PIN_SET);
		  //HAL_GPIO_WritePin(LEDgreen_GPIO_Port, LEDgreen_Pin, GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(LEDblue_GPIO_Port, LEDblue_Pin, GPIO_PIN_SET);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	2120      	movs	r1, #32
 8001d1e:	480f      	ldr	r0, [pc, #60]	; (8001d5c <main+0x2e8>)
 8001d20:	f002 fb8a 	bl	8004438 <HAL_GPIO_WritePin>

		  // Check again in 1 second
		  HAL_Delay(1000);
 8001d24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d28:	f001 fc6c 	bl	8003604 <HAL_Delay>
		  if (HAL_GPIO_ReadPin(PWRswitch_GPIO_Port, PWRswitch_Pin) == GPIO_PIN_RESET)
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	480a      	ldr	r0, [pc, #40]	; (8001d58 <main+0x2e4>)
 8001d30:	f002 fb6a 	bl	8004408 <HAL_GPIO_ReadPin>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d104      	bne.n	8001d44 <main+0x2d0>
		  {
			  HAL_GPIO_WritePin(PWRon_GPIO_Port, PWRon_Pin, GPIO_PIN_RESET); // Turn off power
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	4806      	ldr	r0, [pc, #24]	; (8001d58 <main+0x2e4>)
 8001d40:	f002 fb7a 	bl	8004438 <HAL_GPIO_WritePin>
		  }
	  }
	  HAL_GPIO_WritePin(LEDblue_GPIO_Port, LEDblue_Pin, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2120      	movs	r1, #32
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <main+0x2e8>)
 8001d4a:	f002 fb75 	bl	8004438 <HAL_GPIO_WritePin>

	  HAL_Delay(1000);
 8001d4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d52:	f001 fc57 	bl	8003604 <HAL_Delay>
	  if (IMUread())
 8001d56:	e6fa      	b.n	8001b4e <main+0xda>
 8001d58:	40022400 	.word	0x40022400
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40020000 	.word	0x40020000
 8001d64:	0800cb88 	.word	0x0800cb88
 8001d68:	0800cbb0 	.word	0x0800cbb0
 8001d6c:	200007f0 	.word	0x200007f0
 8001d70:	1fff7a2e 	.word	0x1fff7a2e
 8001d74:	1fff7a2c 	.word	0x1fff7a2c
 8001d78:	40540000 	.word	0x40540000
 8001d7c:	403e0000 	.word	0x403e0000
 8001d80:	20000838 	.word	0x20000838
 8001d84:	20000208 	.word	0x20000208
 8001d88:	0800cc00 	.word	0x0800cc00
 8001d8c:	0800cc40 	.word	0x0800cc40

08001d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b0a0      	sub	sp, #128	; 0x80
 8001d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d96:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d9a:	2230      	movs	r2, #48	; 0x30
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f007 fdb2 	bl	8009908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001db4:	f107 030c 	add.w	r3, r7, #12
 8001db8:	2230      	movs	r2, #48	; 0x30
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f007 fda3 	bl	8009908 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <SystemClock_Config+0xfc>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	4a30      	ldr	r2, [pc, #192]	; (8001e8c <SystemClock_Config+0xfc>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd2:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <SystemClock_Config+0xfc>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <SystemClock_Config+0x100>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a2a      	ldr	r2, [pc, #168]	; (8001e90 <SystemClock_Config+0x100>)
 8001de8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <SystemClock_Config+0x100>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e02:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e04:	2302      	movs	r3, #2
 8001e06:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001e0e:	2306      	movs	r3, #6
 8001e10:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e12:	23a8      	movs	r3, #168	; 0xa8
 8001e14:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e16:	2302      	movs	r3, #2
 8001e18:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e1a:	2307      	movs	r3, #7
 8001e1c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e1e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e22:	4618      	mov	r0, r3
 8001e24:	f003 fef4 	bl	8005c10 <HAL_RCC_OscConfig>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001e2e:	f000 fde5 	bl	80029fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e32:	230f      	movs	r3, #15
 8001e34:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e36:	2302      	movs	r3, #2
 8001e38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e3e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e48:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e4e:	2105      	movs	r1, #5
 8001e50:	4618      	mov	r0, r3
 8001e52:	f004 f955 	bl	8006100 <HAL_RCC_ClockConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001e5c:	f000 fdce 	bl	80029fc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001e60:	2308      	movs	r3, #8
 8001e62:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001e64:	2332      	movs	r3, #50	; 0x32
 8001e66:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4618      	mov	r0, r3
 8001e76:	f004 fb13 	bl	80064a0 <HAL_RCCEx_PeriphCLKConfig>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001e80:	f000 fdbc 	bl	80029fc <Error_Handler>
  }
}
 8001e84:	bf00      	nop
 8001e86:	3780      	adds	r7, #128	; 0x80
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40007000 	.word	0x40007000

08001e94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e9a:	463b      	mov	r3, r7
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ea6:	4b21      	ldr	r3, [pc, #132]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ea8:	4a21      	ldr	r2, [pc, #132]	; (8001f30 <MX_ADC1_Init+0x9c>)
 8001eaa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001eac:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001eae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001eb2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001eba:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ec0:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ec6:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ed6:	4a17      	ldr	r2, [pc, #92]	; (8001f34 <MX_ADC1_Init+0xa0>)
 8001ed8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ee0:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001eee:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ef4:	480d      	ldr	r0, [pc, #52]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001ef6:	f001 fba9 	bl	800364c <HAL_ADC_Init>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f00:	f000 fd7c 	bl	80029fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <MX_ADC1_Init+0xa4>)
 8001f06:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f10:	463b      	mov	r3, r7
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	; (8001f2c <MX_ADC1_Init+0x98>)
 8001f16:	f001 fd47 	bl	80039a8 <HAL_ADC_ConfigChannel>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f20:	f000 fd6c 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200007f0 	.word	0x200007f0
 8001f30:	40012000 	.word	0x40012000
 8001f34:	0f000001 	.word	0x0f000001
 8001f38:	10000012 	.word	0x10000012

08001f3c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f42:	463b      	mov	r3, r7
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001f4e:	4b21      	ldr	r3, [pc, #132]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f50:	4a21      	ldr	r2, [pc, #132]	; (8001fd8 <MX_ADC3_Init+0x9c>)
 8001f52:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f54:	4b1f      	ldr	r3, [pc, #124]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f5a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001f5c:	4b1d      	ldr	r3, [pc, #116]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8001f62:	4b1c      	ldr	r3, [pc, #112]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001f68:	4b1a      	ldr	r3, [pc, #104]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001f6e:	4b19      	ldr	r3, [pc, #100]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f76:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f7c:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f7e:	4a17      	ldr	r2, [pc, #92]	; (8001fdc <MX_ADC3_Init+0xa0>)
 8001f80:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001f8e:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f96:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001f9c:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001f9e:	f001 fb55 	bl	800364c <HAL_ADC_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001fa8:	f000 fd28 	bl	80029fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001fb8:	463b      	mov	r3, r7
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4805      	ldr	r0, [pc, #20]	; (8001fd4 <MX_ADC3_Init+0x98>)
 8001fbe:	f001 fcf3 	bl	80039a8 <HAL_ADC_ConfigChannel>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001fc8:	f000 fd18 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001fcc:	bf00      	nop
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000838 	.word	0x20000838
 8001fd8:	40012200 	.word	0x40012200
 8001fdc:	0f000001 	.word	0x0f000001

08001fe0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001fe6:	463b      	mov	r3, r7
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <MX_DAC_Init+0x4c>)
 8001ff0:	4a0f      	ldr	r2, [pc, #60]	; (8002030 <MX_DAC_Init+0x50>)
 8001ff2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001ff4:	480d      	ldr	r0, [pc, #52]	; (800202c <MX_DAC_Init+0x4c>)
 8001ff6:	f001 ffea 	bl	8003fce <HAL_DAC_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002000:	f000 fcfc 	bl	80029fc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002004:	2300      	movs	r3, #0
 8002006:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800200c:	463b      	mov	r3, r7
 800200e:	2200      	movs	r2, #0
 8002010:	4619      	mov	r1, r3
 8002012:	4806      	ldr	r0, [pc, #24]	; (800202c <MX_DAC_Init+0x4c>)
 8002014:	f001 fffd 	bl	8004012 <HAL_DAC_ConfigChannel>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800201e:	f000 fced 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200008c4 	.word	0x200008c4
 8002030:	40007400 	.word	0x40007400

08002034 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002038:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <MX_I2C1_Init+0x78>)
 800203a:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <MX_I2C1_Init+0x7c>)
 800203c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800203e:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <MX_I2C1_Init+0x78>)
 8002040:	4a1c      	ldr	r2, [pc, #112]	; (80020b4 <MX_I2C1_Init+0x80>)
 8002042:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8002044:	4b19      	ldr	r3, [pc, #100]	; (80020ac <MX_I2C1_Init+0x78>)
 8002046:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800204a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800204c:	4b17      	ldr	r3, [pc, #92]	; (80020ac <MX_I2C1_Init+0x78>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002052:	4b16      	ldr	r3, [pc, #88]	; (80020ac <MX_I2C1_Init+0x78>)
 8002054:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002058:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <MX_I2C1_Init+0x78>)
 800205c:	2200      	movs	r2, #0
 800205e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002060:	4b12      	ldr	r3, [pc, #72]	; (80020ac <MX_I2C1_Init+0x78>)
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <MX_I2C1_Init+0x78>)
 8002068:	2200      	movs	r2, #0
 800206a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800206c:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <MX_I2C1_Init+0x78>)
 800206e:	2200      	movs	r2, #0
 8002070:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002072:	480e      	ldr	r0, [pc, #56]	; (80020ac <MX_I2C1_Init+0x78>)
 8002074:	f002 f9fa 	bl	800446c <HAL_I2C_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800207e:	f000 fcbd 	bl	80029fc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002082:	2100      	movs	r1, #0
 8002084:	4809      	ldr	r0, [pc, #36]	; (80020ac <MX_I2C1_Init+0x78>)
 8002086:	f003 f986 	bl	8005396 <HAL_I2CEx_ConfigAnalogFilter>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_I2C1_Init+0x60>
  {
    Error_Handler();
 8002090:	f000 fcb4 	bl	80029fc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002094:	2100      	movs	r1, #0
 8002096:	4805      	ldr	r0, [pc, #20]	; (80020ac <MX_I2C1_Init+0x78>)
 8002098:	f003 f9b9 	bl	800540e <HAL_I2CEx_ConfigDigitalFilter>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_I2C1_Init+0x72>
  {
    Error_Handler();
 80020a2:	f000 fcab 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000298 	.word	0x20000298
 80020b0:	40005400 	.word	0x40005400
 80020b4:	00061a80 	.word	0x00061a80

080020b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80020bc:	4b1b      	ldr	r3, [pc, #108]	; (800212c <MX_I2C2_Init+0x74>)
 80020be:	4a1c      	ldr	r2, [pc, #112]	; (8002130 <MX_I2C2_Init+0x78>)
 80020c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80020c2:	4b1a      	ldr	r3, [pc, #104]	; (800212c <MX_I2C2_Init+0x74>)
 80020c4:	4a1b      	ldr	r2, [pc, #108]	; (8002134 <MX_I2C2_Init+0x7c>)
 80020c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020c8:	4b18      	ldr	r3, [pc, #96]	; (800212c <MX_I2C2_Init+0x74>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80020ce:	4b17      	ldr	r3, [pc, #92]	; (800212c <MX_I2C2_Init+0x74>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020d4:	4b15      	ldr	r3, [pc, #84]	; (800212c <MX_I2C2_Init+0x74>)
 80020d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020dc:	4b13      	ldr	r3, [pc, #76]	; (800212c <MX_I2C2_Init+0x74>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80020e2:	4b12      	ldr	r3, [pc, #72]	; (800212c <MX_I2C2_Init+0x74>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020e8:	4b10      	ldr	r3, [pc, #64]	; (800212c <MX_I2C2_Init+0x74>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ee:	4b0f      	ldr	r3, [pc, #60]	; (800212c <MX_I2C2_Init+0x74>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80020f4:	480d      	ldr	r0, [pc, #52]	; (800212c <MX_I2C2_Init+0x74>)
 80020f6:	f002 f9b9 	bl	800446c <HAL_I2C_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002100:	f000 fc7c 	bl	80029fc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002104:	2100      	movs	r1, #0
 8002106:	4809      	ldr	r0, [pc, #36]	; (800212c <MX_I2C2_Init+0x74>)
 8002108:	f003 f945 	bl	8005396 <HAL_I2CEx_ConfigAnalogFilter>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8002112:	f000 fc73 	bl	80029fc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002116:	2100      	movs	r1, #0
 8002118:	4804      	ldr	r0, [pc, #16]	; (800212c <MX_I2C2_Init+0x74>)
 800211a:	f003 f978 	bl	800540e <HAL_I2CEx_ConfigDigitalFilter>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002124:	f000 fc6a 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}
 800212c:	200006f4 	.word	0x200006f4
 8002130:	40005800 	.word	0x40005800
 8002134:	00061a80 	.word	0x00061a80

08002138 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b09a      	sub	sp, #104	; 0x68
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800213e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002142:	2234      	movs	r2, #52	; 0x34
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f007 fbde 	bl	8009908 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800214c:	463b      	mov	r3, r7
 800214e:	2234      	movs	r2, #52	; 0x34
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f007 fbd8 	bl	8009908 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002158:	4b53      	ldr	r3, [pc, #332]	; (80022a8 <MX_LTDC_Init+0x170>)
 800215a:	4a54      	ldr	r2, [pc, #336]	; (80022ac <MX_LTDC_Init+0x174>)
 800215c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800215e:	4b52      	ldr	r3, [pc, #328]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002160:	2200      	movs	r2, #0
 8002162:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002164:	4b50      	ldr	r3, [pc, #320]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002166:	2200      	movs	r2, #0
 8002168:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800216a:	4b4f      	ldr	r3, [pc, #316]	; (80022a8 <MX_LTDC_Init+0x170>)
 800216c:	2200      	movs	r2, #0
 800216e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002170:	4b4d      	ldr	r3, [pc, #308]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 2;
 8002176:	4b4c      	ldr	r3, [pc, #304]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002178:	2202      	movs	r2, #2
 800217a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 10;
 800217c:	4b4a      	ldr	r3, [pc, #296]	; (80022a8 <MX_LTDC_Init+0x170>)
 800217e:	220a      	movs	r2, #10
 8002180:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 42;
 8002182:	4b49      	ldr	r3, [pc, #292]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002184:	222a      	movs	r2, #42	; 0x2a
 8002186:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 12;
 8002188:	4b47      	ldr	r3, [pc, #284]	; (80022a8 <MX_LTDC_Init+0x170>)
 800218a:	220c      	movs	r2, #12
 800218c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 522;
 800218e:	4b46      	ldr	r3, [pc, #280]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002190:	f240 220a 	movw	r2, #522	; 0x20a
 8002194:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 284;
 8002196:	4b44      	ldr	r3, [pc, #272]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002198:	f44f 728e 	mov.w	r2, #284	; 0x11c
 800219c:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 525;
 800219e:	4b42      	ldr	r3, [pc, #264]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021a0:	f240 220d 	movw	r2, #525	; 0x20d
 80021a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 286;
 80021a6:	4b40      	ldr	r3, [pc, #256]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021a8:	f44f 728f 	mov.w	r2, #286	; 0x11e
 80021ac:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80021ae:	4b3e      	ldr	r3, [pc, #248]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80021b6:	4b3c      	ldr	r3, [pc, #240]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80021be:	4b3a      	ldr	r3, [pc, #232]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80021c6:	4838      	ldr	r0, [pc, #224]	; (80022a8 <MX_LTDC_Init+0x170>)
 80021c8:	f003 f960 	bl	800548c <HAL_LTDC_Init>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80021d2:	f000 fc13 	bl	80029fc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 479;
 80021da:	f240 13df 	movw	r3, #479	; 0x1df
 80021de:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 271;
 80021e4:	f240 130f 	movw	r3, #271	; 0x10f
 80021e8:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80021ea:	2302      	movs	r3, #2
 80021ec:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 255;
 80021ee:	23ff      	movs	r3, #255	; 0xff
 80021f0:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80021f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021fa:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80021fc:	2305      	movs	r3, #5
 80021fe:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 261120;
 8002200:	f44f 337f 	mov.w	r3, #261120	; 0x3fc00
 8002204:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 480;
 8002206:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800220a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 272;
 800220c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002210:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002224:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002228:	2200      	movs	r2, #0
 800222a:	4619      	mov	r1, r3
 800222c:	481e      	ldr	r0, [pc, #120]	; (80022a8 <MX_LTDC_Init+0x170>)
 800222e:	f003 f9fd 	bl	800562c <HAL_LTDC_ConfigLayer>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_LTDC_Init+0x104>
  {
    Error_Handler();
 8002238:	f000 fbe0 	bl	80029fc <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 479;
 8002240:	f240 13df 	movw	r3, #479	; 0x1df
 8002244:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 271;
 800224a:	f240 130f 	movw	r3, #271	; 0x10f
 800224e:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8002250:	2302      	movs	r3, #2
 8002252:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 255;
 8002254:	23ff      	movs	r3, #255	; 0xff
 8002256:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800225c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002260:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002262:	2305      	movs	r3, #5
 8002264:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 261120;
 8002266:	f44f 337f 	mov.w	r3, #261120	; 0x3fc00
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 480;
 800226c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002270:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 272;
 8002272:	f44f 7388 	mov.w	r3, #272	; 0x110
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800228a:	463b      	mov	r3, r7
 800228c:	2201      	movs	r2, #1
 800228e:	4619      	mov	r1, r3
 8002290:	4805      	ldr	r0, [pc, #20]	; (80022a8 <MX_LTDC_Init+0x170>)
 8002292:	f003 f9cb 	bl	800562c <HAL_LTDC_ConfigLayer>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_LTDC_Init+0x168>
  {
    Error_Handler();
 800229c:	f000 fbae 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80022a0:	bf00      	nop
 80022a2:	3768      	adds	r7, #104	; 0x68
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000748 	.word	0x20000748
 80022ac:	40016800 	.word	0x40016800

080022b0 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022b6:	4a0d      	ldr	r2, [pc, #52]	; (80022ec <MX_SDIO_SD_Init+0x3c>)
 80022b8:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022bc:	2200      	movs	r2, #0
 80022be:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80022c0:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80022d2:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <MX_SDIO_SD_Init+0x38>)
 80022da:	2200      	movs	r2, #0
 80022dc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	200008d8 	.word	0x200008d8
 80022ec:	40012c00 	.word	0x40012c00

080022f0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80022f4:	4b17      	ldr	r3, [pc, #92]	; (8002354 <MX_SPI2_Init+0x64>)
 80022f6:	4a18      	ldr	r2, [pc, #96]	; (8002358 <MX_SPI2_Init+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022fa:	4b16      	ldr	r3, [pc, #88]	; (8002354 <MX_SPI2_Init+0x64>)
 80022fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002300:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002302:	4b14      	ldr	r3, [pc, #80]	; (8002354 <MX_SPI2_Init+0x64>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <MX_SPI2_Init+0x64>)
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_SPI2_Init+0x64>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <MX_SPI2_Init+0x64>)
 8002316:	2200      	movs	r2, #0
 8002318:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_SPI2_Init+0x64>)
 800231c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002320:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_SPI2_Init+0x64>)
 8002324:	2200      	movs	r2, #0
 8002326:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <MX_SPI2_Init+0x64>)
 800232a:	2200      	movs	r2, #0
 800232c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_SPI2_Init+0x64>)
 8002330:	2200      	movs	r2, #0
 8002332:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <MX_SPI2_Init+0x64>)
 8002336:	2200      	movs	r2, #0
 8002338:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800233a:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_SPI2_Init+0x64>)
 800233c:	220a      	movs	r2, #10
 800233e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002340:	4804      	ldr	r0, [pc, #16]	; (8002354 <MX_SPI2_Init+0x64>)
 8002342:	f005 fc26 	bl	8007b92 <HAL_SPI_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800234c:	f000 fb56 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000240 	.word	0x20000240
 8002358:	40003800 	.word	0x40003800

0800235c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002360:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002362:	4a12      	ldr	r2, [pc, #72]	; (80023ac <MX_USART1_UART_Init+0x50>)
 8002364:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002368:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800236c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002392:	4805      	ldr	r0, [pc, #20]	; (80023a8 <MX_USART1_UART_Init+0x4c>)
 8002394:	f005 fc86 	bl	8007ca4 <HAL_UART_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800239e:	f000 fb2d 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000880 	.word	0x20000880
 80023ac:	40011000 	.word	0x40011000

080023b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <MX_USART2_UART_Init+0x50>)
 80023b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023c2:	4b0e      	ldr	r3, [pc, #56]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023ce:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023d4:	4b09      	ldr	r3, [pc, #36]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023d6:	220c      	movs	r2, #12
 80023d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023e6:	4805      	ldr	r0, [pc, #20]	; (80023fc <MX_USART2_UART_Init+0x4c>)
 80023e8:	f005 fc5c 	bl	8007ca4 <HAL_UART_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023f2:	f000 fb03 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200009a0 	.word	0x200009a0
 8002400:	40004400 	.word	0x40004400

08002404 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002408:	4b10      	ldr	r3, [pc, #64]	; (800244c <MX_USART6_UART_Init+0x48>)
 800240a:	4a11      	ldr	r2, [pc, #68]	; (8002450 <MX_USART6_UART_Init+0x4c>)
 800240c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 400000;
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <MX_USART6_UART_Init+0x48>)
 8002410:	4a10      	ldr	r2, [pc, #64]	; (8002454 <MX_USART6_UART_Init+0x50>)
 8002412:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002414:	4b0d      	ldr	r3, [pc, #52]	; (800244c <MX_USART6_UART_Init+0x48>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800241a:	4b0c      	ldr	r3, [pc, #48]	; (800244c <MX_USART6_UART_Init+0x48>)
 800241c:	2200      	movs	r2, #0
 800241e:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002420:	4b0a      	ldr	r3, [pc, #40]	; (800244c <MX_USART6_UART_Init+0x48>)
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002426:	4b09      	ldr	r3, [pc, #36]	; (800244c <MX_USART6_UART_Init+0x48>)
 8002428:	220c      	movs	r2, #12
 800242a:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242c:	4b07      	ldr	r3, [pc, #28]	; (800244c <MX_USART6_UART_Init+0x48>)
 800242e:	2200      	movs	r2, #0
 8002430:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002432:	4b06      	ldr	r3, [pc, #24]	; (800244c <MX_USART6_UART_Init+0x48>)
 8002434:	2200      	movs	r2, #0
 8002436:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002438:	4804      	ldr	r0, [pc, #16]	; (800244c <MX_USART6_UART_Init+0x48>)
 800243a:	f005 fc33 	bl	8007ca4 <HAL_UART_Init>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_USART6_UART_Init+0x44>
  {
    Error_Handler();
 8002444:	f000 fada 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}
 800244c:	2000095c 	.word	0x2000095c
 8002450:	40011400 	.word	0x40011400
 8002454:	00061a80 	.word	0x00061a80

08002458 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800245c:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800245e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002462:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002466:	2204      	movs	r2, #4
 8002468:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800246a:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800246c:	2202      	movs	r2, #2
 800246e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002472:	2200      	movs	r2, #0
 8002474:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002478:	2202      	movs	r2, #2
 800247a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800247c:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800247e:	2200      	movs	r2, #0
 8002480:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002484:	2200      	movs	r2, #0
 8002486:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800248a:	2200      	movs	r2, #0
 800248c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800248e:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002490:	2201      	movs	r2, #1
 8002492:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002496:	2200      	movs	r2, #0
 8002498:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800249a:	4805      	ldr	r0, [pc, #20]	; (80024b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800249c:	f003 fa9b 	bl	80059d6 <HAL_PCD_Init>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80024a6:	f000 faa9 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200002ec 	.word	0x200002ec

080024b4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80024ba:	1d3b      	adds	r3, r7, #4
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
 80024c8:	615a      	str	r2, [r3, #20]
 80024ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80024cc:	4b1e      	ldr	r3, [pc, #120]	; (8002548 <MX_FMC_Init+0x94>)
 80024ce:	4a1f      	ldr	r2, [pc, #124]	; (800254c <MX_FMC_Init+0x98>)
 80024d0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80024d2:	4b1d      	ldr	r3, [pc, #116]	; (8002548 <MX_FMC_Init+0x94>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <MX_FMC_Init+0x94>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80024de:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <MX_FMC_Init+0x94>)
 80024e0:	2204      	movs	r2, #4
 80024e2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80024e4:	4b18      	ldr	r3, [pc, #96]	; (8002548 <MX_FMC_Init+0x94>)
 80024e6:	2210      	movs	r2, #16
 80024e8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80024ea:	4b17      	ldr	r3, [pc, #92]	; (8002548 <MX_FMC_Init+0x94>)
 80024ec:	2240      	movs	r2, #64	; 0x40
 80024ee:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80024f0:	4b15      	ldr	r3, [pc, #84]	; (8002548 <MX_FMC_Init+0x94>)
 80024f2:	2280      	movs	r2, #128	; 0x80
 80024f4:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80024f6:	4b14      	ldr	r3, [pc, #80]	; (8002548 <MX_FMC_Init+0x94>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80024fc:	4b12      	ldr	r3, [pc, #72]	; (8002548 <MX_FMC_Init+0x94>)
 80024fe:	2200      	movs	r2, #0
 8002500:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8002502:	4b11      	ldr	r3, [pc, #68]	; (8002548 <MX_FMC_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002508:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <MX_FMC_Init+0x94>)
 800250a:	2200      	movs	r2, #0
 800250c:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 800250e:	2310      	movs	r3, #16
 8002510:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8002512:	2310      	movs	r3, #16
 8002514:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8002516:	2310      	movs	r3, #16
 8002518:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 800251a:	2310      	movs	r3, #16
 800251c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 800251e:	2310      	movs	r3, #16
 8002520:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8002522:	2310      	movs	r3, #16
 8002524:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8002526:	2310      	movs	r3, #16
 8002528:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4806      	ldr	r0, [pc, #24]	; (8002548 <MX_FMC_Init+0x94>)
 8002530:	f005 fafb 	bl	8007b2a <HAL_SDRAM_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 800253a:	f000 fa5f 	bl	80029fc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800253e:	bf00      	nop
 8002540:	3720      	adds	r7, #32
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200009e4 	.word	0x200009e4
 800254c:	a0000140 	.word	0xa0000140

08002550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b090      	sub	sp, #64	; 0x40
 8002554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002556:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]
 8002564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	62bb      	str	r3, [r7, #40]	; 0x28
 800256a:	4bb0      	ldr	r3, [pc, #704]	; (800282c <MX_GPIO_Init+0x2dc>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4aaf      	ldr	r2, [pc, #700]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002570:	f043 0310 	orr.w	r3, r3, #16
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4bad      	ldr	r3, [pc, #692]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002580:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002582:	2300      	movs	r3, #0
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
 8002586:	4ba9      	ldr	r3, [pc, #676]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	4aa8      	ldr	r2, [pc, #672]	; (800282c <MX_GPIO_Init+0x2dc>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
 8002592:	4ba6      	ldr	r3, [pc, #664]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800259e:	2300      	movs	r3, #0
 80025a0:	623b      	str	r3, [r7, #32]
 80025a2:	4ba2      	ldr	r3, [pc, #648]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4aa1      	ldr	r2, [pc, #644]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b9f      	ldr	r3, [pc, #636]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	623b      	str	r3, [r7, #32]
 80025b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	4b9b      	ldr	r3, [pc, #620]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c2:	4a9a      	ldr	r2, [pc, #616]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025c4:	f043 0320 	orr.w	r3, r3, #32
 80025c8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ca:	4b98      	ldr	r3, [pc, #608]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	61fb      	str	r3, [r7, #28]
 80025d4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	4b94      	ldr	r3, [pc, #592]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	4a93      	ldr	r2, [pc, #588]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b91      	ldr	r3, [pc, #580]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ee:	61bb      	str	r3, [r7, #24]
 80025f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	4b8d      	ldr	r3, [pc, #564]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	4a8c      	ldr	r2, [pc, #560]	; (800282c <MX_GPIO_Init+0x2dc>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6313      	str	r3, [r2, #48]	; 0x30
 8002602:	4b8a      	ldr	r3, [pc, #552]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	4b86      	ldr	r3, [pc, #536]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	4a85      	ldr	r2, [pc, #532]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b83      	ldr	r3, [pc, #524]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	4b7f      	ldr	r3, [pc, #508]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	4a7e      	ldr	r2, [pc, #504]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002634:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002638:	6313      	str	r3, [r2, #48]	; 0x30
 800263a:	4b7c      	ldr	r3, [pc, #496]	; (800282c <MX_GPIO_Init+0x2dc>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	4b78      	ldr	r3, [pc, #480]	; (800282c <MX_GPIO_Init+0x2dc>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	4a77      	ldr	r2, [pc, #476]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002654:	6313      	str	r3, [r2, #48]	; 0x30
 8002656:	4b75      	ldr	r3, [pc, #468]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	607b      	str	r3, [r7, #4]
 8002666:	4b71      	ldr	r3, [pc, #452]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	4a70      	ldr	r2, [pc, #448]	; (800282c <MX_GPIO_Init+0x2dc>)
 800266c:	f043 0308 	orr.w	r3, r3, #8
 8002670:	6313      	str	r3, [r2, #48]	; 0x30
 8002672:	4b6e      	ldr	r3, [pc, #440]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	603b      	str	r3, [r7, #0]
 8002682:	4b6a      	ldr	r3, [pc, #424]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	4a69      	ldr	r2, [pc, #420]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002688:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800268c:	6313      	str	r3, [r2, #48]	; 0x30
 800268e:	4b67      	ldr	r3, [pc, #412]	; (800282c <MX_GPIO_Init+0x2dc>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002696:	603b      	str	r3, [r7, #0]
 8002698:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LEDred_Pin|LEDgreen_Pin|LEDblue_Pin|HAPTIC_Pin, GPIO_PIN_RESET);
 800269a:	2200      	movs	r2, #0
 800269c:	2174      	movs	r1, #116	; 0x74
 800269e:	4864      	ldr	r0, [pc, #400]	; (8002830 <MX_GPIO_Init+0x2e0>)
 80026a0:	f001 feca 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INTMODboot_GPIO_Port, INTMODboot_Pin, GPIO_PIN_RESET);
 80026a4:	2200      	movs	r2, #0
 80026a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80026aa:	4862      	ldr	r0, [pc, #392]	; (8002834 <MX_GPIO_Init+0x2e4>)
 80026ac:	f001 fec4 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCDnRST_GPIO_Port, LCDnRST_Pin, GPIO_PIN_SET);
 80026b0:	2201      	movs	r2, #1
 80026b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026b6:	485f      	ldr	r0, [pc, #380]	; (8002834 <MX_GPIO_Init+0x2e4>)
 80026b8:	f001 febe 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_RST_GPIO_Port, TOUCH_RST_Pin, GPIO_PIN_RESET);
 80026bc:	2200      	movs	r2, #0
 80026be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026c2:	485d      	ldr	r0, [pc, #372]	; (8002838 <MX_GPIO_Init+0x2e8>)
 80026c4:	f001 feb8 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TESTPOINT_Pin|IntModPwr_Pin|UART3Pwr_Pin, GPIO_PIN_RESET);
 80026c8:	2200      	movs	r2, #0
 80026ca:	f248 1120 	movw	r1, #33056	; 0x8120
 80026ce:	485b      	ldr	r0, [pc, #364]	; (800283c <MX_GPIO_Init+0x2ec>)
 80026d0:	f001 feb2 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AudioMute_GPIO_Port, AudioMute_Pin, GPIO_PIN_SET);
 80026d4:	2201      	movs	r2, #1
 80026d6:	2180      	movs	r1, #128	; 0x80
 80026d8:	4858      	ldr	r0, [pc, #352]	; (800283c <MX_GPIO_Init+0x2ec>)
 80026da:	f001 fead 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UART6pwr_Pin|LCDbacklight_Pin|ExtModPwr_Pin, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	210b      	movs	r1, #11
 80026e2:	4857      	ldr	r0, [pc, #348]	; (8002840 <MX_GPIO_Init+0x2f0>)
 80026e4:	f001 fea8 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWRon_GPIO_Port, PWRon_Pin, GPIO_PIN_SET);
 80026e8:	2201      	movs	r2, #1
 80026ea:	2102      	movs	r1, #2
 80026ec:	4855      	ldr	r0, [pc, #340]	; (8002844 <MX_GPIO_Init+0x2f4>)
 80026ee:	f001 fea3 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TrainerOut_GPIO_Port, TrainerOut_Pin, GPIO_PIN_RESET);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2180      	movs	r1, #128	; 0x80
 80026f6:	4854      	ldr	r0, [pc, #336]	; (8002848 <MX_GPIO_Init+0x2f8>)
 80026f8:	f001 fe9e 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TelemDir_GPIO_Port, TelemDir_Pin, GPIO_PIN_RESET);
 80026fc:	2200      	movs	r2, #0
 80026fe:	2110      	movs	r1, #16
 8002700:	4852      	ldr	r0, [pc, #328]	; (800284c <MX_GPIO_Init+0x2fc>)
 8002702:	f001 fe99 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BluetoothEn_GPIO_Port, BluetoothEn_Pin, GPIO_PIN_RESET);
 8002706:	2200      	movs	r2, #0
 8002708:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800270c:	4850      	ldr	r0, [pc, #320]	; (8002850 <MX_GPIO_Init+0x300>)
 800270e:	f001 fe93 	bl	8004438 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDred_Pin LEDgreen_Pin LEDblue_Pin HAPTIC_Pin */
  GPIO_InitStruct.Pin = LEDred_Pin|LEDgreen_Pin|LEDblue_Pin|HAPTIC_Pin;
 8002712:	2374      	movs	r3, #116	; 0x74
 8002714:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002716:	2301      	movs	r3, #1
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800271e:	2300      	movs	r3, #0
 8002720:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002722:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002726:	4619      	mov	r1, r3
 8002728:	4841      	ldr	r0, [pc, #260]	; (8002830 <MX_GPIO_Init+0x2e0>)
 800272a:	f001 fcc1 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SWEL_Pin */
  GPIO_InitStruct.Pin = SWEL_Pin;
 800272e:	2308      	movs	r3, #8
 8002730:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002732:	2300      	movs	r3, #0
 8002734:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002736:	2300      	movs	r3, #0
 8002738:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SWEL_GPIO_Port, &GPIO_InitStruct);
 800273a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800273e:	4619      	mov	r1, r3
 8002740:	483b      	ldr	r0, [pc, #236]	; (8002830 <MX_GPIO_Init+0x2e0>)
 8002742:	f001 fcb5 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYenter_Pin KEYpageprevious_Pin SWAL_Pin KEYrtn_Pin
                           KEYtelem_Pin KEYmdl_Pin KEYsys_Pin */
  GPIO_InitStruct.Pin = KEYenter_Pin|KEYpageprevious_Pin|SWAL_Pin|KEYrtn_Pin
 8002746:	f648 13f0 	movw	r3, #35312	; 0x89f0
 800274a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |KEYtelem_Pin|KEYmdl_Pin|KEYsys_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800274c:	2300      	movs	r3, #0
 800274e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002750:	2301      	movs	r3, #1
 8002752:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002754:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002758:	4619      	mov	r1, r3
 800275a:	4836      	ldr	r0, [pc, #216]	; (8002834 <MX_GPIO_Init+0x2e4>)
 800275c:	f001 fca8 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYpagenext_Pin TrimLHR_Pin */
  GPIO_InitStruct.Pin = KEYpagenext_Pin|TrimLHR_Pin;
 8002760:	f242 0310 	movw	r3, #8208	; 0x2010
 8002764:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002766:	2300      	movs	r3, #0
 8002768:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800276a:	2301      	movs	r3, #1
 800276c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002772:	4619      	mov	r1, r3
 8002774:	4834      	ldr	r0, [pc, #208]	; (8002848 <MX_GPIO_Init+0x2f8>)
 8002776:	f001 fc9b 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTMODboot_Pin LCDnRST_Pin */
  GPIO_InitStruct.Pin = INTMODboot_Pin|LCDnRST_Pin;
 800277a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800277e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002780:	2301      	movs	r3, #1
 8002782:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002788:	2300      	movs	r3, #0
 800278a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800278c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002790:	4619      	mov	r1, r3
 8002792:	4828      	ldr	r0, [pc, #160]	; (8002834 <MX_GPIO_Init+0x2e4>)
 8002794:	f001 fc8c 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_RST_Pin */
  GPIO_InitStruct.Pin = TOUCH_RST_Pin;
 8002798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800279c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800279e:	2301      	movs	r3, #1
 80027a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(TOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 80027aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027ae:	4619      	mov	r1, r3
 80027b0:	4821      	ldr	r0, [pc, #132]	; (8002838 <MX_GPIO_Init+0x2e8>)
 80027b2:	f001 fc7d 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOUCH_INT_Pin PCBREV1_Pin PCBREV2_Pin ROTENCB_Pin
                           ROTENCA_Pin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin|PCBREV1_Pin|PCBREV2_Pin|ROTENCB_Pin
 80027b6:	f640 5384 	movw	r3, #3460	; 0xd84
 80027ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ROTENCA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027bc:	2300      	movs	r3, #0
 80027be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80027c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027c8:	4619      	mov	r1, r3
 80027ca:	4822      	ldr	r0, [pc, #136]	; (8002854 <MX_GPIO_Init+0x304>)
 80027cc:	f001 fc70 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWF_Pin SWEH_Pin SWAH_Pin SWBH_Pin
                           SWI_Pin SWJ_Pin */
  GPIO_InitStruct.Pin = SWF_Pin|SWEH_Pin|SWAH_Pin|SWBH_Pin
 80027d0:	f24d 2318 	movw	r3, #53784	; 0xd218
 80027d4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |SWI_Pin|SWJ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d6:	2300      	movs	r3, #0
 80027d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027da:	2301      	movs	r3, #1
 80027dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80027de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027e2:	4619      	mov	r1, r3
 80027e4:	481b      	ldr	r0, [pc, #108]	; (8002854 <MX_GPIO_Init+0x304>)
 80027e6:	f001 fc63 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TESTPOINT_Pin AudioMute_Pin IntModPwr_Pin UART3Pwr_Pin */
  GPIO_InitStruct.Pin = TESTPOINT_Pin|AudioMute_Pin|IntModPwr_Pin|UART3Pwr_Pin;
 80027ea:	f248 13a0 	movw	r3, #33184	; 0x81a0
 80027ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f0:	2301      	movs	r3, #1
 80027f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f8:	2300      	movs	r3, #0
 80027fa:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002800:	4619      	mov	r1, r3
 8002802:	480e      	ldr	r0, [pc, #56]	; (800283c <MX_GPIO_Init+0x2ec>)
 8002804:	f001 fc54 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TrimLHL_Pin */
  GPIO_InitStruct.Pin = TrimLHL_Pin;
 8002808:	2340      	movs	r3, #64	; 0x40
 800280a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800280c:	2300      	movs	r3, #0
 800280e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002810:	2301      	movs	r3, #1
 8002812:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(TrimLHL_GPIO_Port, &GPIO_InitStruct);
 8002814:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002818:	4619      	mov	r1, r3
 800281a:	4808      	ldr	r0, [pc, #32]	; (800283c <MX_GPIO_Init+0x2ec>)
 800281c:	f001 fc48 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDpresent_Pin TrainerIn_Pin */
  GPIO_InitStruct.Pin = SDpresent_Pin|TrainerIn_Pin;
 8002820:	2360      	movs	r3, #96	; 0x60
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002824:	2300      	movs	r3, #0
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	e015      	b.n	8002858 <MX_GPIO_Init+0x308>
 800282c:	40023800 	.word	0x40023800
 8002830:	40021000 	.word	0x40021000
 8002834:	40022000 	.word	0x40022000
 8002838:	40021400 	.word	0x40021400
 800283c:	40020000 	.word	0x40020000
 8002840:	40020400 	.word	0x40020400
 8002844:	40022400 	.word	0x40022400
 8002848:	40020800 	.word	0x40020800
 800284c:	40020c00 	.word	0x40020c00
 8002850:	40021800 	.word	0x40021800
 8002854:	40021c00 	.word	0x40021c00
 8002858:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800285e:	4619      	mov	r1, r3
 8002860:	4860      	ldr	r0, [pc, #384]	; (80029e4 <MX_GPIO_Init+0x494>)
 8002862:	f001 fc25 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : UART6pwr_Pin LCDbacklight_Pin ExtModPwr_Pin */
  GPIO_InitStruct.Pin = UART6pwr_Pin|LCDbacklight_Pin|ExtModPwr_Pin;
 8002866:	230b      	movs	r3, #11
 8002868:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286a:	2301      	movs	r3, #1
 800286c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002876:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800287a:	4619      	mov	r1, r3
 800287c:	485a      	ldr	r0, [pc, #360]	; (80029e8 <MX_GPIO_Init+0x498>)
 800287e:	f001 fc17 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWRswitch_Pin */
  GPIO_InitStruct.Pin = PWRswitch_Pin;
 8002882:	2301      	movs	r3, #1
 8002884:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002886:	2300      	movs	r3, #0
 8002888:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(PWRswitch_GPIO_Port, &GPIO_InitStruct);
 800288e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002892:	4619      	mov	r1, r3
 8002894:	4855      	ldr	r0, [pc, #340]	; (80029ec <MX_GPIO_Init+0x49c>)
 8002896:	f001 fc0b 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWRon_Pin */
  GPIO_InitStruct.Pin = PWRon_Pin;
 800289a:	2302      	movs	r3, #2
 800289c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289e:	2301      	movs	r3, #1
 80028a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(PWRon_GPIO_Port, &GPIO_InitStruct);
 80028aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028ae:	4619      	mov	r1, r3
 80028b0:	484e      	ldr	r0, [pc, #312]	; (80029ec <MX_GPIO_Init+0x49c>)
 80028b2:	f001 fbfd 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWBL_Pin TrainerDetect_Pin */
  GPIO_InitStruct.Pin = SWBL_Pin|TrainerDetect_Pin;
 80028b6:	f241 0310 	movw	r3, #4112	; 0x1010
 80028ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028bc:	2300      	movs	r3, #0
 80028be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028c8:	4619      	mov	r1, r3
 80028ca:	4847      	ldr	r0, [pc, #284]	; (80029e8 <MX_GPIO_Init+0x498>)
 80028cc:	f001 fbf0 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TrimRSD_Pin TrimRSU_Pin SWCL_Pin */
  GPIO_InitStruct.Pin = TrimRSD_Pin|TrimRSU_Pin|SWCL_Pin;
 80028d0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d6:	2300      	movs	r3, #0
 80028d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028da:	2301      	movs	r3, #1
 80028dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028e2:	4619      	mov	r1, r3
 80028e4:	4840      	ldr	r0, [pc, #256]	; (80029e8 <MX_GPIO_Init+0x498>)
 80028e6:	f001 fbe3 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWCH_Pin TrimLSU_Pin TrimR_Pin TrimRHR_Pin */
  GPIO_InitStruct.Pin = SWCH_Pin|TrimLSU_Pin|TrimR_Pin|TrimRHR_Pin;
 80028ea:	f642 0388 	movw	r3, #10376	; 0x2888
 80028ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f0:	2300      	movs	r3, #0
 80028f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028f4:	2301      	movs	r3, #1
 80028f6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028fc:	4619      	mov	r1, r3
 80028fe:	483c      	ldr	r0, [pc, #240]	; (80029f0 <MX_GPIO_Init+0x4a0>)
 8002900:	f001 fbd6 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : HEARTBEAT_Pin */
  GPIO_InitStruct.Pin = HEARTBEAT_Pin;
 8002904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002908:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800290a:	2300      	movs	r3, #0
 800290c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(HEARTBEAT_GPIO_Port, &GPIO_InitStruct);
 8002912:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002916:	4619      	mov	r1, r3
 8002918:	4835      	ldr	r0, [pc, #212]	; (80029f0 <MX_GPIO_Init+0x4a0>)
 800291a:	f001 fbc9 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWDH_Pin TrimLSD_Pin TrimRV_Pin TrimRVD_Pin
                           TrimLVU_Pin */
  GPIO_InitStruct.Pin = SWDH_Pin|TrimLSD_Pin|TrimRV_Pin|TrimRVD_Pin
 800291e:	f44f 43e3 	mov.w	r3, #29056	; 0x7180
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |TrimLVU_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002924:	2300      	movs	r3, #0
 8002926:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002928:	2301      	movs	r3, #1
 800292a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800292c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002930:	4619      	mov	r1, r3
 8002932:	482e      	ldr	r0, [pc, #184]	; (80029ec <MX_GPIO_Init+0x49c>)
 8002934:	f001 fbbc 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWDL_Pin SWGL_Pin SWGH_Pin SWH_Pin
                           TrimLVD_Pin */
  GPIO_InitStruct.Pin = SWDL_Pin|SWGL_Pin|SWGH_Pin|SWH_Pin
 8002938:	f241 03cc 	movw	r3, #4300	; 0x10cc
 800293c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |TrimLVD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293e:	2300      	movs	r3, #0
 8002940:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002942:	2301      	movs	r3, #1
 8002944:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002946:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800294a:	4619      	mov	r1, r3
 800294c:	4829      	ldr	r0, [pc, #164]	; (80029f4 <MX_GPIO_Init+0x4a4>)
 800294e:	f001 fbaf 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TrainerOut_Pin */
  GPIO_InitStruct.Pin = TrainerOut_Pin;
 8002952:	2380      	movs	r3, #128	; 0x80
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002956:	2301      	movs	r3, #1
 8002958:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295e:	2300      	movs	r3, #0
 8002960:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(TrainerOut_GPIO_Port, &GPIO_InitStruct);
 8002962:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002966:	4619      	mov	r1, r3
 8002968:	481e      	ldr	r0, [pc, #120]	; (80029e4 <MX_GPIO_Init+0x494>)
 800296a:	f001 fba1 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ExtModTX_Pin */
  GPIO_InitStruct.Pin = ExtModTX_Pin;
 800296e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002972:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002974:	2300      	movs	r3, #0
 8002976:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ExtModTX_GPIO_Port, &GPIO_InitStruct);
 800297c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002980:	4619      	mov	r1, r3
 8002982:	481d      	ldr	r0, [pc, #116]	; (80029f8 <MX_GPIO_Init+0x4a8>)
 8002984:	f001 fb94 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TelemDir_Pin */
  GPIO_InitStruct.Pin = TelemDir_Pin;
 8002988:	2310      	movs	r3, #16
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800298c:	2301      	movs	r3, #1
 800298e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002994:	2300      	movs	r3, #0
 8002996:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(TelemDir_GPIO_Port, &GPIO_InitStruct);
 8002998:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800299c:	4619      	mov	r1, r3
 800299e:	4814      	ldr	r0, [pc, #80]	; (80029f0 <MX_GPIO_Init+0x4a0>)
 80029a0:	f001 fb86 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BluetoothEn_Pin */
  GPIO_InitStruct.Pin = BluetoothEn_Pin;
 80029a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029aa:	2301      	movs	r3, #1
 80029ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2300      	movs	r3, #0
 80029b4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(BluetoothEn_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029ba:	4619      	mov	r1, r3
 80029bc:	480d      	ldr	r0, [pc, #52]	; (80029f4 <MX_GPIO_Init+0x4a4>)
 80029be:	f001 fb77 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USBchaCtrl_Pin USBchgDetect_Pin */
  GPIO_InitStruct.Pin = USBchaCtrl_Pin|USBchgDetect_Pin;
 80029c2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80029c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80029d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029d4:	4619      	mov	r1, r3
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <MX_GPIO_Init+0x4a4>)
 80029d8:	f001 fb6a 	bl	80040b0 <HAL_GPIO_Init>

}
 80029dc:	bf00      	nop
 80029de:	3740      	adds	r7, #64	; 0x40
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40020800 	.word	0x40020800
 80029e8:	40020400 	.word	0x40020400
 80029ec:	40022400 	.word	0x40022400
 80029f0:	40020c00 	.word	0x40020c00
 80029f4:	40021800 	.word	0x40021800
 80029f8:	40020000 	.word	0x40020000

080029fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a00:	b672      	cpsid	i
}
 8002a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <Error_Handler+0x8>
	...

08002a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	4a0f      	ldr	r2, [pc, #60]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1e:	4b0d      	ldr	r3, [pc, #52]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	603b      	str	r3, [r7, #0]
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	4a08      	ldr	r2, [pc, #32]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a38:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <HAL_MspInit+0x4c>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800

08002a58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08c      	sub	sp, #48	; 0x30
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a3b      	ldr	r2, [pc, #236]	; (8002b64 <HAL_ADC_MspInit+0x10c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d10e      	bne.n	8002a98 <HAL_ADC_MspInit+0x40>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61bb      	str	r3, [r7, #24]
 8002a7e:	4b3a      	ldr	r3, [pc, #232]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a82:	4a39      	ldr	r2, [pc, #228]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a88:	6453      	str	r3, [r2, #68]	; 0x44
 8002a8a:	4b37      	ldr	r3, [pc, #220]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002a96:	e061      	b.n	8002b5c <HAL_ADC_MspInit+0x104>
  else if(hadc->Instance==ADC3)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a33      	ldr	r2, [pc, #204]	; (8002b6c <HAL_ADC_MspInit+0x114>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d15c      	bne.n	8002b5c <HAL_ADC_MspInit+0x104>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	4b30      	ldr	r3, [pc, #192]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a2f      	ldr	r2, [pc, #188]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002aac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b2d      	ldr	r3, [pc, #180]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	4b29      	ldr	r3, [pc, #164]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	4a28      	ldr	r2, [pc, #160]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ac8:	f043 0320 	orr.w	r3, r3, #32
 8002acc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ace:	4b26      	ldr	r3, [pc, #152]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b1f      	ldr	r3, [pc, #124]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	4a1a      	ldr	r2, [pc, #104]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	6313      	str	r3, [r2, #48]	; 0x30
 8002b06:	4b18      	ldr	r3, [pc, #96]	; (8002b68 <HAL_ADC_MspInit+0x110>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SLIDER1_Pin|VBattery_Pin|EX1_Pin|EX2_Pin;
 8002b12:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b20:	f107 031c 	add.w	r3, r7, #28
 8002b24:	4619      	mov	r1, r3
 8002b26:	4812      	ldr	r0, [pc, #72]	; (8002b70 <HAL_ADC_MspInit+0x118>)
 8002b28:	f001 fac2 	bl	80040b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = POT1_Pin|POS6_Pin|POT2_Pin|SLIDER2_Pin;
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b30:	2303      	movs	r3, #3
 8002b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b38:	f107 031c 	add.w	r3, r7, #28
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	480d      	ldr	r0, [pc, #52]	; (8002b74 <HAL_ADC_MspInit+0x11c>)
 8002b40:	f001 fab6 	bl	80040b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = StickLH_Pin|StickLV_Pin|StickRH_Pin|StickRV_Pin;
 8002b44:	230f      	movs	r3, #15
 8002b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 031c 	add.w	r3, r7, #28
 8002b54:	4619      	mov	r1, r3
 8002b56:	4808      	ldr	r0, [pc, #32]	; (8002b78 <HAL_ADC_MspInit+0x120>)
 8002b58:	f001 faaa 	bl	80040b0 <HAL_GPIO_Init>
}
 8002b5c:	bf00      	nop
 8002b5e:	3730      	adds	r7, #48	; 0x30
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40012000 	.word	0x40012000
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40012200 	.word	0x40012200
 8002b70:	40021400 	.word	0x40021400
 8002b74:	40020800 	.word	0x40020800
 8002b78:	40020000 	.word	0x40020000

08002b7c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08a      	sub	sp, #40	; 0x28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 0314 	add.w	r3, r7, #20
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a17      	ldr	r2, [pc, #92]	; (8002bf8 <HAL_DAC_MspInit+0x7c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d127      	bne.n	8002bee <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	4a15      	ldr	r2, [pc, #84]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002ba8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002bac:	6413      	str	r3, [r2, #64]	; 0x40
 8002bae:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	4a0e      	ldr	r2, [pc, #56]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bca:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <HAL_DAC_MspInit+0x80>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = Audio_Pin;
 8002bd6:	2310      	movs	r3, #16
 8002bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Audio_GPIO_Port, &GPIO_InitStruct);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	4619      	mov	r1, r3
 8002be8:	4805      	ldr	r0, [pc, #20]	; (8002c00 <HAL_DAC_MspInit+0x84>)
 8002bea:	f001 fa61 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002bee:	bf00      	nop
 8002bf0:	3728      	adds	r7, #40	; 0x28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40007400 	.word	0x40007400
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40020000 	.word	0x40020000

08002c04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08c      	sub	sp, #48	; 0x30
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0c:	f107 031c 	add.w	r3, r7, #28
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	60da      	str	r2, [r3, #12]
 8002c1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a33      	ldr	r2, [pc, #204]	; (8002cf0 <HAL_I2C_MspInit+0xec>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d12d      	bne.n	8002c82 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	61bb      	str	r3, [r7, #24]
 8002c2a:	4b32      	ldr	r3, [pc, #200]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	4a31      	ldr	r2, [pc, #196]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c30:	f043 0302 	orr.w	r3, r3, #2
 8002c34:	6313      	str	r3, [r2, #48]	; 0x30
 8002c36:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c48:	2312      	movs	r3, #18
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c50:	2303      	movs	r3, #3
 8002c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c54:	2304      	movs	r3, #4
 8002c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c58:	f107 031c 	add.w	r3, r7, #28
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4826      	ldr	r0, [pc, #152]	; (8002cf8 <HAL_I2C_MspInit+0xf4>)
 8002c60:	f001 fa26 	bl	80040b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	4b22      	ldr	r3, [pc, #136]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	4a21      	ldr	r2, [pc, #132]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c72:	6413      	str	r3, [r2, #64]	; 0x40
 8002c74:	4b1f      	ldr	r3, [pc, #124]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c80:	e031      	b.n	8002ce6 <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a1d      	ldr	r2, [pc, #116]	; (8002cfc <HAL_I2C_MspInit+0xf8>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d12c      	bne.n	8002ce6 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	4a17      	ldr	r2, [pc, #92]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c96:	f043 0302 	orr.w	r3, r3, #2
 8002c9a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9c:	4b15      	ldr	r3, [pc, #84]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	613b      	str	r3, [r7, #16]
 8002ca6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ca8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cae:	2312      	movs	r3, #18
 8002cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002cba:	2304      	movs	r3, #4
 8002cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	480c      	ldr	r0, [pc, #48]	; (8002cf8 <HAL_I2C_MspInit+0xf4>)
 8002cc6:	f001 f9f3 	bl	80040b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	4a08      	ldr	r2, [pc, #32]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002cd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cda:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <HAL_I2C_MspInit+0xf0>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
}
 8002ce6:	bf00      	nop
 8002ce8:	3730      	adds	r7, #48	; 0x30
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40005400 	.word	0x40005400
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40020400 	.word	0x40020400
 8002cfc:	40005800 	.word	0x40005800

08002d00 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08c      	sub	sp, #48	; 0x30
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	f107 031c 	add.w	r3, r7, #28
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a38      	ldr	r2, [pc, #224]	; (8002e00 <HAL_LTDC_MspInit+0x100>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d169      	bne.n	8002df6 <HAL_LTDC_MspInit+0xf6>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	61bb      	str	r3, [r7, #24]
 8002d26:	4b37      	ldr	r3, [pc, #220]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2a:	4a36      	ldr	r2, [pc, #216]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d30:	6453      	str	r3, [r2, #68]	; 0x44
 8002d32:	4b34      	ldr	r3, [pc, #208]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	4b30      	ldr	r3, [pc, #192]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a2f      	ldr	r2, [pc, #188]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b2d      	ldr	r3, [pc, #180]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	4b29      	ldr	r3, [pc, #164]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	4a28      	ldr	r2, [pc, #160]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d68:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6a:	4b26      	ldr	r3, [pc, #152]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4a21      	ldr	r2, [pc, #132]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d84:	6313      	str	r3, [r2, #48]	; 0x30
 8002d86:	4b1f      	ldr	r3, [pc, #124]	; (8002e04 <HAL_LTDC_MspInit+0x104>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
    PK4     ------> LTDC_B5
    PK5     ------> LTDC_B6
    PK6     ------> LTDC_B7
    PK7     ------> LTDC_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002d92:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d98:	2302      	movs	r3, #2
 8002d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da0:	2300      	movs	r3, #0
 8002da2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002da4:	230e      	movs	r3, #14
 8002da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002da8:	f107 031c 	add.w	r3, r7, #28
 8002dac:	4619      	mov	r1, r3
 8002dae:	4816      	ldr	r0, [pc, #88]	; (8002e08 <HAL_LTDC_MspInit+0x108>)
 8002db0:	f001 f97e 	bl	80040b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002db4:	f648 637c 	movw	r3, #36476	; 0x8e7c
 8002db8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002dc6:	230e      	movs	r3, #14
 8002dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002dca:	f107 031c 	add.w	r3, r7, #28
 8002dce:	4619      	mov	r1, r3
 8002dd0:	480e      	ldr	r0, [pc, #56]	; (8002e0c <HAL_LTDC_MspInit+0x10c>)
 8002dd2:	f001 f96d 	bl	80040b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002dd6:	23ff      	movs	r3, #255	; 0xff
 8002dd8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de2:	2300      	movs	r3, #0
 8002de4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002de6:	230e      	movs	r3, #14
 8002de8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002dea:	f107 031c 	add.w	r3, r7, #28
 8002dee:	4619      	mov	r1, r3
 8002df0:	4807      	ldr	r0, [pc, #28]	; (8002e10 <HAL_LTDC_MspInit+0x110>)
 8002df2:	f001 f95d 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002df6:	bf00      	nop
 8002df8:	3730      	adds	r7, #48	; 0x30
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40016800 	.word	0x40016800
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40022000 	.word	0x40022000
 8002e0c:	40022400 	.word	0x40022400
 8002e10:	40022800 	.word	0x40022800

08002e14 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	60da      	str	r2, [r3, #12]
 8002e2a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a28      	ldr	r2, [pc, #160]	; (8002ed4 <HAL_SD_MspInit+0xc0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d14a      	bne.n	8002ecc <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	4a26      	ldr	r2, [pc, #152]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4a1f      	ldr	r2, [pc, #124]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e5c:	f043 0304 	orr.w	r3, r3, #4
 8002e60:	6313      	str	r3, [r2, #48]	; 0x30
 8002e62:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	4a18      	ldr	r2, [pc, #96]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e78:	f043 0308 	orr.w	r3, r3, #8
 8002e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e7e:	4b16      	ldr	r3, [pc, #88]	; (8002ed8 <HAL_SD_MspInit+0xc4>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002e8a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002e8e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e90:	2302      	movs	r3, #2
 8002e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e94:	2300      	movs	r3, #0
 8002e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002e9c:	230c      	movs	r3, #12
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	480d      	ldr	r0, [pc, #52]	; (8002edc <HAL_SD_MspInit+0xc8>)
 8002ea8:	f001 f902 	bl	80040b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002eac:	2304      	movs	r3, #4
 8002eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002ebc:	230c      	movs	r3, #12
 8002ebe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ec0:	f107 0314 	add.w	r3, r7, #20
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4806      	ldr	r0, [pc, #24]	; (8002ee0 <HAL_SD_MspInit+0xcc>)
 8002ec8:	f001 f8f2 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002ecc:	bf00      	nop
 8002ece:	3728      	adds	r7, #40	; 0x28
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40012c00 	.word	0x40012c00
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40020800 	.word	0x40020800
 8002ee0:	40020c00 	.word	0x40020c00

08002ee4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08a      	sub	sp, #40	; 0x28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a19      	ldr	r2, [pc, #100]	; (8002f68 <HAL_SPI_MspInit+0x84>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d12b      	bne.n	8002f5e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	4b18      	ldr	r3, [pc, #96]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	4a17      	ldr	r2, [pc, #92]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f14:	6413      	str	r3, [r2, #64]	; 0x40
 8002f16:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	4a10      	ldr	r2, [pc, #64]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f30:	6313      	str	r3, [r2, #48]	; 0x30
 8002f32:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_SPI_MspInit+0x88>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
    PI0     ------> SPI2_NSS
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002f3e:	230f      	movs	r3, #15
 8002f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f42:	2302      	movs	r3, #2
 8002f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f4e:	2305      	movs	r3, #5
 8002f50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002f52:	f107 0314 	add.w	r3, r7, #20
 8002f56:	4619      	mov	r1, r3
 8002f58:	4805      	ldr	r0, [pc, #20]	; (8002f70 <HAL_SPI_MspInit+0x8c>)
 8002f5a:	f001 f8a9 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002f5e:	bf00      	nop
 8002f60:	3728      	adds	r7, #40	; 0x28
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40003800 	.word	0x40003800
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	40022000 	.word	0x40022000

08002f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08e      	sub	sp, #56	; 0x38
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	60da      	str	r2, [r3, #12]
 8002f8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a4b      	ldr	r2, [pc, #300]	; (80030c0 <HAL_UART_MspInit+0x14c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d12c      	bne.n	8002ff0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	623b      	str	r3, [r7, #32]
 8002f9a:	4b4a      	ldr	r3, [pc, #296]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9e:	4a49      	ldr	r2, [pc, #292]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002fa0:	f043 0310 	orr.w	r3, r3, #16
 8002fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8002fa6:	4b47      	ldr	r3, [pc, #284]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002faa:	f003 0310 	and.w	r3, r3, #16
 8002fae:	623b      	str	r3, [r7, #32]
 8002fb0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
 8002fb6:	4b43      	ldr	r3, [pc, #268]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	4a42      	ldr	r2, [pc, #264]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002fbc:	f043 0302 	orr.w	r3, r3, #2
 8002fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc2:	4b40      	ldr	r3, [pc, #256]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	61fb      	str	r3, [r7, #28]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fce:	23c0      	movs	r3, #192	; 0xc0
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fde:	2307      	movs	r3, #7
 8002fe0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4837      	ldr	r0, [pc, #220]	; (80030c8 <HAL_UART_MspInit+0x154>)
 8002fea:	f001 f861 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002fee:	e063      	b.n	80030b8 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a35      	ldr	r2, [pc, #212]	; (80030cc <HAL_UART_MspInit+0x158>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d12c      	bne.n	8003054 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
 8002ffe:	4b31      	ldr	r3, [pc, #196]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	4a30      	ldr	r2, [pc, #192]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003008:	6413      	str	r3, [r2, #64]	; 0x40
 800300a:	4b2e      	ldr	r3, [pc, #184]	; (80030c4 <HAL_UART_MspInit+0x150>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	4b2a      	ldr	r3, [pc, #168]	; (80030c4 <HAL_UART_MspInit+0x150>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	4a29      	ldr	r2, [pc, #164]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003020:	f043 0308 	orr.w	r3, r3, #8
 8003024:	6313      	str	r3, [r2, #48]	; 0x30
 8003026:	4b27      	ldr	r3, [pc, #156]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003032:	2360      	movs	r3, #96	; 0x60
 8003034:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003036:	2302      	movs	r3, #2
 8003038:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303a:	2300      	movs	r3, #0
 800303c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303e:	2303      	movs	r3, #3
 8003040:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003042:	2307      	movs	r3, #7
 8003044:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800304a:	4619      	mov	r1, r3
 800304c:	4820      	ldr	r0, [pc, #128]	; (80030d0 <HAL_UART_MspInit+0x15c>)
 800304e:	f001 f82f 	bl	80040b0 <HAL_GPIO_Init>
}
 8003052:	e031      	b.n	80030b8 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a1e      	ldr	r2, [pc, #120]	; (80030d4 <HAL_UART_MspInit+0x160>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d12c      	bne.n	80030b8 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	4a17      	ldr	r2, [pc, #92]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003068:	f043 0320 	orr.w	r3, r3, #32
 800306c:	6453      	str	r3, [r2, #68]	; 0x44
 800306e:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	f003 0320 	and.w	r3, r3, #32
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	4a10      	ldr	r2, [pc, #64]	; (80030c4 <HAL_UART_MspInit+0x150>)
 8003084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003088:	6313      	str	r3, [r2, #48]	; 0x30
 800308a:	4b0e      	ldr	r3, [pc, #56]	; (80030c4 <HAL_UART_MspInit+0x150>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8003096:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800309c:	2302      	movs	r3, #2
 800309e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030a4:	2303      	movs	r3, #3
 80030a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80030a8:	2308      	movs	r3, #8
 80030aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030b0:	4619      	mov	r1, r3
 80030b2:	4809      	ldr	r0, [pc, #36]	; (80030d8 <HAL_UART_MspInit+0x164>)
 80030b4:	f000 fffc 	bl	80040b0 <HAL_GPIO_Init>
}
 80030b8:	bf00      	nop
 80030ba:	3738      	adds	r7, #56	; 0x38
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40011000 	.word	0x40011000
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40020400 	.word	0x40020400
 80030cc:	40004400 	.word	0x40004400
 80030d0:	40020c00 	.word	0x40020c00
 80030d4:	40011400 	.word	0x40011400
 80030d8:	40021800 	.word	0x40021800

080030dc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b08a      	sub	sp, #40	; 0x28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e4:	f107 0314 	add.w	r3, r7, #20
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030fc:	d13f      	bne.n	800317e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	613b      	str	r3, [r7, #16]
 8003102:	4b21      	ldr	r3, [pc, #132]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	4a20      	ldr	r2, [pc, #128]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	6313      	str	r3, [r2, #48]	; 0x30
 800310e:	4b1e      	ldr	r3, [pc, #120]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800311a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800311e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4619      	mov	r1, r3
 800312e:	4817      	ldr	r0, [pc, #92]	; (800318c <HAL_PCD_MspInit+0xb0>)
 8003130:	f000 ffbe 	bl	80040b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003134:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	2302      	movs	r3, #2
 800313c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313e:	2300      	movs	r3, #0
 8003140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003142:	2303      	movs	r3, #3
 8003144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003146:	230a      	movs	r3, #10
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314a:	f107 0314 	add.w	r3, r7, #20
 800314e:	4619      	mov	r1, r3
 8003150:	480e      	ldr	r0, [pc, #56]	; (800318c <HAL_PCD_MspInit+0xb0>)
 8003152:	f000 ffad 	bl	80040b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800315a:	4a0b      	ldr	r2, [pc, #44]	; (8003188 <HAL_PCD_MspInit+0xac>)
 800315c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003160:	6353      	str	r3, [r2, #52]	; 0x34
 8003162:	2300      	movs	r3, #0
 8003164:	60fb      	str	r3, [r7, #12]
 8003166:	4b08      	ldr	r3, [pc, #32]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316a:	4a07      	ldr	r2, [pc, #28]	; (8003188 <HAL_PCD_MspInit+0xac>)
 800316c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003170:	6453      	str	r3, [r2, #68]	; 0x44
 8003172:	4b05      	ldr	r3, [pc, #20]	; (8003188 <HAL_PCD_MspInit+0xac>)
 8003174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800317e:	bf00      	nop
 8003180:	3728      	adds	r7, #40	; 0x28
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40020000 	.word	0x40020000

08003190 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	609a      	str	r2, [r3, #8]
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80031a4:	4b3b      	ldr	r3, [pc, #236]	; (8003294 <HAL_FMC_MspInit+0x104>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d16f      	bne.n	800328c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80031ac:	4b39      	ldr	r3, [pc, #228]	; (8003294 <HAL_FMC_MspInit+0x104>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80031b2:	2300      	movs	r3, #0
 80031b4:	603b      	str	r3, [r7, #0]
 80031b6:	4b38      	ldr	r3, [pc, #224]	; (8003298 <HAL_FMC_MspInit+0x108>)
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	4a37      	ldr	r2, [pc, #220]	; (8003298 <HAL_FMC_MspInit+0x108>)
 80031bc:	f043 0301 	orr.w	r3, r3, #1
 80031c0:	6393      	str	r3, [r2, #56]	; 0x38
 80031c2:	4b35      	ldr	r3, [pc, #212]	; (8003298 <HAL_FMC_MspInit+0x108>)
 80031c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	603b      	str	r3, [r7, #0]
 80031cc:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PB5   ------> FMC_SDCKE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80031ce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80031d2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d4:	2302      	movs	r3, #2
 80031d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031dc:	2303      	movs	r3, #3
 80031de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80031e0:	230c      	movs	r3, #12
 80031e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80031e4:	1d3b      	adds	r3, r7, #4
 80031e6:	4619      	mov	r1, r3
 80031e8:	482c      	ldr	r0, [pc, #176]	; (800329c <HAL_FMC_MspInit+0x10c>)
 80031ea:	f000 ff61 	bl	80040b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80031ee:	2360      	movs	r3, #96	; 0x60
 80031f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f2:	2302      	movs	r3, #2
 80031f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fa:	2303      	movs	r3, #3
 80031fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80031fe:	230c      	movs	r3, #12
 8003200:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003202:	1d3b      	adds	r3, r7, #4
 8003204:	4619      	mov	r1, r3
 8003206:	4826      	ldr	r0, [pc, #152]	; (80032a0 <HAL_FMC_MspInit+0x110>)
 8003208:	f000 ff52 	bl	80040b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 800320c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003210:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003212:	2302      	movs	r3, #2
 8003214:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800321a:	2303      	movs	r3, #3
 800321c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800321e:	230c      	movs	r3, #12
 8003220:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003222:	1d3b      	adds	r3, r7, #4
 8003224:	4619      	mov	r1, r3
 8003226:	481f      	ldr	r0, [pc, #124]	; (80032a4 <HAL_FMC_MspInit+0x114>)
 8003228:	f000 ff42 	bl	80040b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800322c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003230:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323a:	2303      	movs	r3, #3
 800323c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800323e:	230c      	movs	r3, #12
 8003240:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003242:	1d3b      	adds	r3, r7, #4
 8003244:	4619      	mov	r1, r3
 8003246:	4818      	ldr	r0, [pc, #96]	; (80032a8 <HAL_FMC_MspInit+0x118>)
 8003248:	f000 ff32 	bl	80040b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800324c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003250:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003252:	2302      	movs	r3, #2
 8003254:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800325a:	2303      	movs	r3, #3
 800325c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800325e:	230c      	movs	r3, #12
 8003260:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003262:	1d3b      	adds	r3, r7, #4
 8003264:	4619      	mov	r1, r3
 8003266:	4811      	ldr	r0, [pc, #68]	; (80032ac <HAL_FMC_MspInit+0x11c>)
 8003268:	f000 ff22 	bl	80040b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800326c:	2320      	movs	r3, #32
 800326e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003270:	2302      	movs	r3, #2
 8003272:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003278:	2303      	movs	r3, #3
 800327a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800327c:	230c      	movs	r3, #12
 800327e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003280:	1d3b      	adds	r3, r7, #4
 8003282:	4619      	mov	r1, r3
 8003284:	480a      	ldr	r0, [pc, #40]	; (80032b0 <HAL_FMC_MspInit+0x120>)
 8003286:	f000 ff13 	bl	80040b0 <HAL_GPIO_Init>
 800328a:	e000      	b.n	800328e <HAL_FMC_MspInit+0xfe>
    return;
 800328c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000224 	.word	0x20000224
 8003298:	40023800 	.word	0x40023800
 800329c:	40021400 	.word	0x40021400
 80032a0:	40021c00 	.word	0x40021c00
 80032a4:	40021800 	.word	0x40021800
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40020c00 	.word	0x40020c00
 80032b0:	40020400 	.word	0x40020400

080032b4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80032bc:	f7ff ff68 	bl	8003190 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032cc:	e7fe      	b.n	80032cc <NMI_Handler+0x4>

080032ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032ce:	b480      	push	{r7}
 80032d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032d2:	e7fe      	b.n	80032d2 <HardFault_Handler+0x4>

080032d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032d8:	e7fe      	b.n	80032d8 <MemManage_Handler+0x4>

080032da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032da:	b480      	push	{r7}
 80032dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032de:	e7fe      	b.n	80032de <BusFault_Handler+0x4>

080032e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032e4:	e7fe      	b.n	80032e4 <UsageFault_Handler+0x4>

080032e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032e6:	b480      	push	{r7}
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003302:	b480      	push	{r7}
 8003304:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003306:	bf00      	nop
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003314:	f000 f956 	bl	80035c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003318:	bf00      	nop
 800331a:	bd80      	pop	{r7, pc}

0800331c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
	return 1;
 8003320:	2301      	movs	r3, #1
}
 8003322:	4618      	mov	r0, r3
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <_kill>:

int _kill(int pid, int sig)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003336:	f006 fabd 	bl	80098b4 <__errno>
 800333a:	4603      	mov	r3, r0
 800333c:	2216      	movs	r2, #22
 800333e:	601a      	str	r2, [r3, #0]
	return -1;
 8003340:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003344:	4618      	mov	r0, r3
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <_exit>:

void _exit (int status)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003354:	f04f 31ff 	mov.w	r1, #4294967295
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff ffe7 	bl	800332c <_kill>
	while (1) {}		/* Make sure we hang here */
 800335e:	e7fe      	b.n	800335e <_exit+0x12>

08003360 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	e00a      	b.n	8003388 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003372:	f3af 8000 	nop.w
 8003376:	4601      	mov	r1, r0
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	1c5a      	adds	r2, r3, #1
 800337c:	60ba      	str	r2, [r7, #8]
 800337e:	b2ca      	uxtb	r2, r1
 8003380:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	3301      	adds	r3, #1
 8003386:	617b      	str	r3, [r7, #20]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	429a      	cmp	r2, r3
 800338e:	dbf0      	blt.n	8003372 <_read+0x12>
	}

return len;
 8003390:	687b      	ldr	r3, [r7, #4]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3718      	adds	r7, #24
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b086      	sub	sp, #24
 800339e:	af00      	add	r7, sp, #0
 80033a0:	60f8      	str	r0, [r7, #12]
 80033a2:	60b9      	str	r1, [r7, #8]
 80033a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	e009      	b.n	80033c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	60ba      	str	r2, [r7, #8]
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	3301      	adds	r3, #1
 80033be:	617b      	str	r3, [r7, #20]
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	dbf1      	blt.n	80033ac <_write+0x12>
	}
	return len;
 80033c8:	687b      	ldr	r3, [r7, #4]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <_close>:

int _close(int file)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b083      	sub	sp, #12
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
	return -1;
 80033da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
 80033f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033fa:	605a      	str	r2, [r3, #4]
	return 0;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <_isatty>:

int _isatty(int file)
{
 800340a:	b480      	push	{r7}
 800340c:	b083      	sub	sp, #12
 800340e:	af00      	add	r7, sp, #0
 8003410:	6078      	str	r0, [r7, #4]
	return 1;
 8003412:	2301      	movs	r3, #1
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
	return 0;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3714      	adds	r7, #20
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003444:	4a14      	ldr	r2, [pc, #80]	; (8003498 <_sbrk+0x5c>)
 8003446:	4b15      	ldr	r3, [pc, #84]	; (800349c <_sbrk+0x60>)
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003450:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <_sbrk+0x64>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003458:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <_sbrk+0x64>)
 800345a:	4a12      	ldr	r2, [pc, #72]	; (80034a4 <_sbrk+0x68>)
 800345c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <_sbrk+0x64>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4413      	add	r3, r2
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	429a      	cmp	r2, r3
 800346a:	d207      	bcs.n	800347c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800346c:	f006 fa22 	bl	80098b4 <__errno>
 8003470:	4603      	mov	r3, r0
 8003472:	220c      	movs	r2, #12
 8003474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	e009      	b.n	8003490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800347c:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <_sbrk+0x64>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003482:	4b07      	ldr	r3, [pc, #28]	; (80034a0 <_sbrk+0x64>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4413      	add	r3, r2
 800348a:	4a05      	ldr	r2, [pc, #20]	; (80034a0 <_sbrk+0x64>)
 800348c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800348e:	68fb      	ldr	r3, [r7, #12]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20030000 	.word	0x20030000
 800349c:	00000400 	.word	0x00000400
 80034a0:	20000228 	.word	0x20000228
 80034a4:	20000e98 	.word	0x20000e98

080034a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034ac:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <SystemInit+0x20>)
 80034ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b2:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <SystemInit+0x20>)
 80034b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000ed00 	.word	0xe000ed00

080034cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80034cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003504 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034d0:	480d      	ldr	r0, [pc, #52]	; (8003508 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80034d2:	490e      	ldr	r1, [pc, #56]	; (800350c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80034d4:	4a0e      	ldr	r2, [pc, #56]	; (8003510 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034d8:	e002      	b.n	80034e0 <LoopCopyDataInit>

080034da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034de:	3304      	adds	r3, #4

080034e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034e4:	d3f9      	bcc.n	80034da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80034e8:	4c0b      	ldr	r4, [pc, #44]	; (8003518 <LoopFillZerobss+0x26>)
  movs r3, #0
 80034ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034ec:	e001      	b.n	80034f2 <LoopFillZerobss>

080034ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034f0:	3204      	adds	r2, #4

080034f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034f4:	d3fb      	bcc.n	80034ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80034f6:	f7ff ffd7 	bl	80034a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034fa:	f006 f9e1 	bl	80098c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034fe:	f7fe fab9 	bl	8001a74 <main>
  bx  lr    
 8003502:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003504:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800350c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003510:	0800d07c 	.word	0x0800d07c
  ldr r2, =_sbss
 8003514:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003518:	20000e94 	.word	0x20000e94

0800351c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800351c:	e7fe      	b.n	800351c <ADC_IRQHandler>
	...

08003520 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003524:	4b0e      	ldr	r3, [pc, #56]	; (8003560 <HAL_Init+0x40>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0d      	ldr	r2, [pc, #52]	; (8003560 <HAL_Init+0x40>)
 800352a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800352e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003530:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <HAL_Init+0x40>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a0a      	ldr	r2, [pc, #40]	; (8003560 <HAL_Init+0x40>)
 8003536:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800353a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800353c:	4b08      	ldr	r3, [pc, #32]	; (8003560 <HAL_Init+0x40>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a07      	ldr	r2, [pc, #28]	; (8003560 <HAL_Init+0x40>)
 8003542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003548:	2003      	movs	r0, #3
 800354a:	f000 fd0d 	bl	8003f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800354e:	2000      	movs	r0, #0
 8003550:	f000 f808 	bl	8003564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003554:	f7ff fa58 	bl	8002a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	40023c00 	.word	0x40023c00

08003564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800356c:	4b12      	ldr	r3, [pc, #72]	; (80035b8 <HAL_InitTick+0x54>)
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	4b12      	ldr	r3, [pc, #72]	; (80035bc <HAL_InitTick+0x58>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	4619      	mov	r1, r3
 8003576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800357a:	fbb3 f3f1 	udiv	r3, r3, r1
 800357e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003582:	4618      	mov	r0, r3
 8003584:	f000 fd17 	bl	8003fb6 <HAL_SYSTICK_Config>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e00e      	b.n	80035b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b0f      	cmp	r3, #15
 8003596:	d80a      	bhi.n	80035ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003598:	2200      	movs	r2, #0
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	f04f 30ff 	mov.w	r0, #4294967295
 80035a0:	f000 fced 	bl	8003f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035a4:	4a06      	ldr	r2, [pc, #24]	; (80035c0 <HAL_InitTick+0x5c>)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	e000      	b.n	80035b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3708      	adds	r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	20000010 	.word	0x20000010
 80035bc:	20000018 	.word	0x20000018
 80035c0:	20000014 	.word	0x20000014

080035c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035c8:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <HAL_IncTick+0x20>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	461a      	mov	r2, r3
 80035ce:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <HAL_IncTick+0x24>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4413      	add	r3, r2
 80035d4:	4a04      	ldr	r2, [pc, #16]	; (80035e8 <HAL_IncTick+0x24>)
 80035d6:	6013      	str	r3, [r2, #0]
}
 80035d8:	bf00      	nop
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20000018 	.word	0x20000018
 80035e8:	20000a18 	.word	0x20000a18

080035ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	af00      	add	r7, sp, #0
  return uwTick;
 80035f0:	4b03      	ldr	r3, [pc, #12]	; (8003600 <HAL_GetTick+0x14>)
 80035f2:	681b      	ldr	r3, [r3, #0]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	20000a18 	.word	0x20000a18

08003604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800360c:	f7ff ffee 	bl	80035ec <HAL_GetTick>
 8003610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d005      	beq.n	800362a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <HAL_Delay+0x44>)
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4413      	add	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800362a:	bf00      	nop
 800362c:	f7ff ffde 	bl	80035ec <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	429a      	cmp	r2, r3
 800363a:	d8f7      	bhi.n	800362c <HAL_Delay+0x28>
  {
  }
}
 800363c:	bf00      	nop
 800363e:	bf00      	nop
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	20000018 	.word	0x20000018

0800364c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e033      	b.n	80036ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7ff f9f4 	bl	8002a58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f003 0310 	and.w	r3, r3, #16
 8003686:	2b00      	cmp	r3, #0
 8003688:	d118      	bne.n	80036bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003692:	f023 0302 	bic.w	r3, r3, #2
 8003696:	f043 0202 	orr.w	r2, r3, #2
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 fab4 	bl	8003c0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ae:	f023 0303 	bic.w	r3, r3, #3
 80036b2:	f043 0201 	orr.w	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	641a      	str	r2, [r3, #64]	; 0x40
 80036ba:	e001      	b.n	80036c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80036c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d101      	bne.n	80036ee <HAL_ADC_Start+0x1a>
 80036ea:	2302      	movs	r3, #2
 80036ec:	e0b2      	b.n	8003854 <HAL_ADC_Start+0x180>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d018      	beq.n	8003736 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0201 	orr.w	r2, r2, #1
 8003712:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003714:	4b52      	ldr	r3, [pc, #328]	; (8003860 <HAL_ADC_Start+0x18c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a52      	ldr	r2, [pc, #328]	; (8003864 <HAL_ADC_Start+0x190>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	0c9a      	lsrs	r2, r3, #18
 8003720:	4613      	mov	r3, r2
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	4413      	add	r3, r2
 8003726:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003728:	e002      	b.n	8003730 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	3b01      	subs	r3, #1
 800372e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f9      	bne.n	800372a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d17a      	bne.n	800383a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003748:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800374c:	f023 0301 	bic.w	r3, r3, #1
 8003750:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003762:	2b00      	cmp	r3, #0
 8003764:	d007      	beq.n	8003776 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800376e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800377e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003782:	d106      	bne.n	8003792 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003788:	f023 0206 	bic.w	r2, r3, #6
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	645a      	str	r2, [r3, #68]	; 0x44
 8003790:	e002      	b.n	8003798 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037a0:	4b31      	ldr	r3, [pc, #196]	; (8003868 <HAL_ADC_Start+0x194>)
 80037a2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80037ac:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 031f 	and.w	r3, r3, #31
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d12a      	bne.n	8003810 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a2b      	ldr	r2, [pc, #172]	; (800386c <HAL_ADC_Start+0x198>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d015      	beq.n	80037f0 <HAL_ADC_Start+0x11c>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a29      	ldr	r2, [pc, #164]	; (8003870 <HAL_ADC_Start+0x19c>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d105      	bne.n	80037da <HAL_ADC_Start+0x106>
 80037ce:	4b26      	ldr	r3, [pc, #152]	; (8003868 <HAL_ADC_Start+0x194>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f003 031f 	and.w	r3, r3, #31
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a25      	ldr	r2, [pc, #148]	; (8003874 <HAL_ADC_Start+0x1a0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d136      	bne.n	8003852 <HAL_ADC_Start+0x17e>
 80037e4:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_ADC_Start+0x194>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d130      	bne.n	8003852 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d129      	bne.n	8003852 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800380c:	609a      	str	r2, [r3, #8]
 800380e:	e020      	b.n	8003852 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a15      	ldr	r2, [pc, #84]	; (800386c <HAL_ADC_Start+0x198>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d11b      	bne.n	8003852 <HAL_ADC_Start+0x17e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d114      	bne.n	8003852 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	e00b      	b.n	8003852 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	f043 0210 	orr.w	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384a:	f043 0201 	orr.w	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	20000010 	.word	0x20000010
 8003864:	431bde83 	.word	0x431bde83
 8003868:	40012300 	.word	0x40012300
 800386c:	40012000 	.word	0x40012000
 8003870:	40012100 	.word	0x40012100
 8003874:	40012200 	.word	0x40012200

08003878 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003894:	d113      	bne.n	80038be <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80038a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038a4:	d10b      	bne.n	80038be <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	f043 0220 	orr.w	r2, r3, #32
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e063      	b.n	8003986 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80038be:	f7ff fe95 	bl	80035ec <HAL_GetTick>
 80038c2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80038c4:	e021      	b.n	800390a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038cc:	d01d      	beq.n	800390a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_ADC_PollForConversion+0x6c>
 80038d4:	f7ff fe8a 	bl	80035ec <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	683a      	ldr	r2, [r7, #0]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d212      	bcs.n	800390a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d00b      	beq.n	800390a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	f043 0204 	orr.w	r2, r3, #4
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e03d      	b.n	8003986 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b02      	cmp	r3, #2
 8003916:	d1d6      	bne.n	80038c6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0212 	mvn.w	r2, #18
 8003920:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003926:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d123      	bne.n	8003984 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003940:	2b00      	cmp	r3, #0
 8003942:	d11f      	bne.n	8003984 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800394e:	2b00      	cmp	r3, #0
 8003950:	d006      	beq.n	8003960 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800395c:	2b00      	cmp	r3, #0
 800395e:	d111      	bne.n	8003984 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d105      	bne.n	8003984 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f043 0201 	orr.w	r2, r3, #1
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800399c:	4618      	mov	r0, r3
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x1c>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e113      	b.n	8003bec <HAL_ADC_ConfigChannel+0x244>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b09      	cmp	r3, #9
 80039d2:	d925      	bls.n	8003a20 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68d9      	ldr	r1, [r3, #12]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	b29b      	uxth	r3, r3
 80039e0:	461a      	mov	r2, r3
 80039e2:	4613      	mov	r3, r2
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	4413      	add	r3, r2
 80039e8:	3b1e      	subs	r3, #30
 80039ea:	2207      	movs	r2, #7
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43da      	mvns	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	400a      	ands	r2, r1
 80039f8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68d9      	ldr	r1, [r3, #12]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	4403      	add	r3, r0
 8003a12:	3b1e      	subs	r3, #30
 8003a14:	409a      	lsls	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	60da      	str	r2, [r3, #12]
 8003a1e:	e022      	b.n	8003a66 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6919      	ldr	r1, [r3, #16]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4613      	mov	r3, r2
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	4413      	add	r3, r2
 8003a34:	2207      	movs	r2, #7
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	43da      	mvns	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	400a      	ands	r2, r1
 8003a42:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6919      	ldr	r1, [r3, #16]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	4618      	mov	r0, r3
 8003a56:	4603      	mov	r3, r0
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	4403      	add	r3, r0
 8003a5c:	409a      	lsls	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b06      	cmp	r3, #6
 8003a6c:	d824      	bhi.n	8003ab8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4413      	add	r3, r2
 8003a7e:	3b05      	subs	r3, #5
 8003a80:	221f      	movs	r2, #31
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43da      	mvns	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	400a      	ands	r2, r1
 8003a8e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	3b05      	subs	r3, #5
 8003aaa:	fa00 f203 	lsl.w	r2, r0, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	635a      	str	r2, [r3, #52]	; 0x34
 8003ab6:	e04c      	b.n	8003b52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b0c      	cmp	r3, #12
 8003abe:	d824      	bhi.n	8003b0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	3b23      	subs	r3, #35	; 0x23
 8003ad2:	221f      	movs	r2, #31
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	43da      	mvns	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	400a      	ands	r2, r1
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	4618      	mov	r0, r3
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	3b23      	subs	r3, #35	; 0x23
 8003afc:	fa00 f203 	lsl.w	r2, r0, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
 8003b08:	e023      	b.n	8003b52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	3b41      	subs	r3, #65	; 0x41
 8003b1c:	221f      	movs	r2, #31
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	43da      	mvns	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	400a      	ands	r2, r1
 8003b2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	4618      	mov	r0, r3
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	4413      	add	r3, r2
 8003b44:	3b41      	subs	r3, #65	; 0x41
 8003b46:	fa00 f203 	lsl.w	r2, r0, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b52:	4b29      	ldr	r3, [pc, #164]	; (8003bf8 <HAL_ADC_ConfigChannel+0x250>)
 8003b54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a28      	ldr	r2, [pc, #160]	; (8003bfc <HAL_ADC_ConfigChannel+0x254>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d10f      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x1d8>
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b12      	cmp	r3, #18
 8003b66:	d10b      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1d      	ldr	r2, [pc, #116]	; (8003bfc <HAL_ADC_ConfigChannel+0x254>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d12b      	bne.n	8003be2 <HAL_ADC_ConfigChannel+0x23a>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1c      	ldr	r2, [pc, #112]	; (8003c00 <HAL_ADC_ConfigChannel+0x258>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <HAL_ADC_ConfigChannel+0x1f4>
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b11      	cmp	r3, #17
 8003b9a:	d122      	bne.n	8003be2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a11      	ldr	r2, [pc, #68]	; (8003c00 <HAL_ADC_ConfigChannel+0x258>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d111      	bne.n	8003be2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bbe:	4b11      	ldr	r3, [pc, #68]	; (8003c04 <HAL_ADC_ConfigChannel+0x25c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a11      	ldr	r2, [pc, #68]	; (8003c08 <HAL_ADC_ConfigChannel+0x260>)
 8003bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc8:	0c9a      	lsrs	r2, r3, #18
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003bd4:	e002      	b.n	8003bdc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1f9      	bne.n	8003bd6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	40012300 	.word	0x40012300
 8003bfc:	40012000 	.word	0x40012000
 8003c00:	10000012 	.word	0x10000012
 8003c04:	20000010 	.word	0x20000010
 8003c08:	431bde83 	.word	0x431bde83

08003c0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c14:	4b79      	ldr	r3, [pc, #484]	; (8003dfc <ADC_Init+0x1f0>)
 8003c16:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6859      	ldr	r1, [r3, #4]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	021a      	lsls	r2, r3, #8
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6859      	ldr	r1, [r3, #4]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6899      	ldr	r1, [r3, #8]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9e:	4a58      	ldr	r2, [pc, #352]	; (8003e00 <ADC_Init+0x1f4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d022      	beq.n	8003cea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cb2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6899      	ldr	r1, [r3, #8]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6899      	ldr	r1, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	609a      	str	r2, [r3, #8]
 8003ce8:	e00f      	b.n	8003d0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cf8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0202 	bic.w	r2, r2, #2
 8003d18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	6899      	ldr	r1, [r3, #8]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	7e1b      	ldrb	r3, [r3, #24]
 8003d24:	005a      	lsls	r2, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01b      	beq.n	8003d70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6859      	ldr	r1, [r3, #4]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d62:	3b01      	subs	r3, #1
 8003d64:	035a      	lsls	r2, r3, #13
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
 8003d6e:	e007      	b.n	8003d80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	051a      	lsls	r2, r3, #20
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003db4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6899      	ldr	r1, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003dc2:	025a      	lsls	r2, r3, #9
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6899      	ldr	r1, [r3, #8]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	029a      	lsls	r2, r3, #10
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	609a      	str	r2, [r3, #8]
}
 8003df0:	bf00      	nop
 8003df2:	3714      	adds	r7, #20
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	40012300 	.word	0x40012300
 8003e00:	0f000001 	.word	0x0f000001

08003e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e14:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <__NVIC_SetPriorityGrouping+0x44>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e20:	4013      	ands	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e36:	4a04      	ldr	r2, [pc, #16]	; (8003e48 <__NVIC_SetPriorityGrouping+0x44>)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	60d3      	str	r3, [r2, #12]
}
 8003e3c:	bf00      	nop
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e50:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <__NVIC_GetPriorityGrouping+0x18>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	0a1b      	lsrs	r3, r3, #8
 8003e56:	f003 0307 	and.w	r3, r3, #7
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	db0a      	blt.n	8003e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	490c      	ldr	r1, [pc, #48]	; (8003eb4 <__NVIC_SetPriority+0x4c>)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	0112      	lsls	r2, r2, #4
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e90:	e00a      	b.n	8003ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4908      	ldr	r1, [pc, #32]	; (8003eb8 <__NVIC_SetPriority+0x50>)
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	3b04      	subs	r3, #4
 8003ea0:	0112      	lsls	r2, r2, #4
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	761a      	strb	r2, [r3, #24]
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000e100 	.word	0xe000e100
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b089      	sub	sp, #36	; 0x24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f1c3 0307 	rsb	r3, r3, #7
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	bf28      	it	cs
 8003eda:	2304      	movcs	r3, #4
 8003edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	2b06      	cmp	r3, #6
 8003ee4:	d902      	bls.n	8003eec <NVIC_EncodePriority+0x30>
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3b03      	subs	r3, #3
 8003eea:	e000      	b.n	8003eee <NVIC_EncodePriority+0x32>
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43da      	mvns	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	401a      	ands	r2, r3
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f04:	f04f 31ff 	mov.w	r1, #4294967295
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0e:	43d9      	mvns	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f14:	4313      	orrs	r3, r2
         );
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3724      	adds	r7, #36	; 0x24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f34:	d301      	bcc.n	8003f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f36:	2301      	movs	r3, #1
 8003f38:	e00f      	b.n	8003f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	; (8003f64 <SysTick_Config+0x40>)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f42:	210f      	movs	r1, #15
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295
 8003f48:	f7ff ff8e 	bl	8003e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f4c:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <SysTick_Config+0x40>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f52:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <SysTick_Config+0x40>)
 8003f54:	2207      	movs	r2, #7
 8003f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	e000e010 	.word	0xe000e010

08003f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ff47 	bl	8003e04 <__NVIC_SetPriorityGrouping>
}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b086      	sub	sp, #24
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	4603      	mov	r3, r0
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
 8003f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f90:	f7ff ff5c 	bl	8003e4c <__NVIC_GetPriorityGrouping>
 8003f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	68b9      	ldr	r1, [r7, #8]
 8003f9a:	6978      	ldr	r0, [r7, #20]
 8003f9c:	f7ff ff8e 	bl	8003ebc <NVIC_EncodePriority>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff ff5d 	bl	8003e68 <__NVIC_SetPriority>
}
 8003fae:	bf00      	nop
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff ffb0 	bl	8003f24 <SysTick_Config>
 8003fc4:	4603      	mov	r3, r0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e014      	b.n	800400a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	791b      	ldrb	r3, [r3, #4]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d105      	bne.n	8003ff6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7fe fdc3 	bl	8002b7c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004012:	b480      	push	{r7}
 8004014:	b087      	sub	sp, #28
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	795b      	ldrb	r3, [r3, #5]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d101      	bne.n	800402a <HAL_DAC_ConfigChannel+0x18>
 8004026:	2302      	movs	r3, #2
 8004028:	e03c      	b.n	80040a4 <HAL_DAC_ConfigChannel+0x92>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2201      	movs	r2, #1
 800402e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2202      	movs	r2, #2
 8004034:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43db      	mvns	r3, r3
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4013      	ands	r3, r2
 8004052:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	4313      	orrs	r3, r2
 8004070:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6819      	ldr	r1, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f003 0310 	and.w	r3, r3, #16
 8004086:	22c0      	movs	r2, #192	; 0xc0
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	43da      	mvns	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	400a      	ands	r2, r1
 8004094:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2201      	movs	r2, #1
 800409a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	371c      	adds	r7, #28
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b089      	sub	sp, #36	; 0x24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040be:	2300      	movs	r3, #0
 80040c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c6:	2300      	movs	r3, #0
 80040c8:	61fb      	str	r3, [r7, #28]
 80040ca:	e177      	b.n	80043bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040cc:	2201      	movs	r2, #1
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	4013      	ands	r3, r2
 80040de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	f040 8166 	bne.w	80043b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d005      	beq.n	8004102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d130      	bne.n	8004164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	2203      	movs	r2, #3
 800410e:	fa02 f303 	lsl.w	r3, r2, r3
 8004112:	43db      	mvns	r3, r3
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	4013      	ands	r3, r2
 8004118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	4313      	orrs	r3, r2
 800412a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004138:	2201      	movs	r2, #1
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43db      	mvns	r3, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4013      	ands	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	091b      	lsrs	r3, r3, #4
 800414e:	f003 0201 	and.w	r2, r3, #1
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4313      	orrs	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0303 	and.w	r3, r3, #3
 800416c:	2b03      	cmp	r3, #3
 800416e:	d017      	beq.n	80041a0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	2203      	movs	r2, #3
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	4013      	ands	r3, r2
 8004186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	4313      	orrs	r3, r2
 8004198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d123      	bne.n	80041f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	08da      	lsrs	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3208      	adds	r2, #8
 80041b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	220f      	movs	r2, #15
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f003 0307 	and.w	r3, r3, #7
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	08da      	lsrs	r2, r3, #3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3208      	adds	r2, #8
 80041ee:	69b9      	ldr	r1, [r7, #24]
 80041f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	2203      	movs	r2, #3
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4013      	ands	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f003 0203 	and.w	r2, r3, #3
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 80c0 	beq.w	80043b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_GPIO_Init+0x324>)
 800423c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423e:	4a65      	ldr	r2, [pc, #404]	; (80043d4 <HAL_GPIO_Init+0x324>)
 8004240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004244:	6453      	str	r3, [r2, #68]	; 0x44
 8004246:	4b63      	ldr	r3, [pc, #396]	; (80043d4 <HAL_GPIO_Init+0x324>)
 8004248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004252:	4a61      	ldr	r2, [pc, #388]	; (80043d8 <HAL_GPIO_Init+0x328>)
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	089b      	lsrs	r3, r3, #2
 8004258:	3302      	adds	r3, #2
 800425a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	220f      	movs	r2, #15
 800426a:	fa02 f303 	lsl.w	r3, r2, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4013      	ands	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a58      	ldr	r2, [pc, #352]	; (80043dc <HAL_GPIO_Init+0x32c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d037      	beq.n	80042ee <HAL_GPIO_Init+0x23e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a57      	ldr	r2, [pc, #348]	; (80043e0 <HAL_GPIO_Init+0x330>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d031      	beq.n	80042ea <HAL_GPIO_Init+0x23a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a56      	ldr	r2, [pc, #344]	; (80043e4 <HAL_GPIO_Init+0x334>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d02b      	beq.n	80042e6 <HAL_GPIO_Init+0x236>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a55      	ldr	r2, [pc, #340]	; (80043e8 <HAL_GPIO_Init+0x338>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d025      	beq.n	80042e2 <HAL_GPIO_Init+0x232>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a54      	ldr	r2, [pc, #336]	; (80043ec <HAL_GPIO_Init+0x33c>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d01f      	beq.n	80042de <HAL_GPIO_Init+0x22e>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a53      	ldr	r2, [pc, #332]	; (80043f0 <HAL_GPIO_Init+0x340>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d019      	beq.n	80042da <HAL_GPIO_Init+0x22a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a52      	ldr	r2, [pc, #328]	; (80043f4 <HAL_GPIO_Init+0x344>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d013      	beq.n	80042d6 <HAL_GPIO_Init+0x226>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a51      	ldr	r2, [pc, #324]	; (80043f8 <HAL_GPIO_Init+0x348>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00d      	beq.n	80042d2 <HAL_GPIO_Init+0x222>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a50      	ldr	r2, [pc, #320]	; (80043fc <HAL_GPIO_Init+0x34c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d007      	beq.n	80042ce <HAL_GPIO_Init+0x21e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a4f      	ldr	r2, [pc, #316]	; (8004400 <HAL_GPIO_Init+0x350>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d101      	bne.n	80042ca <HAL_GPIO_Init+0x21a>
 80042c6:	2309      	movs	r3, #9
 80042c8:	e012      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ca:	230a      	movs	r3, #10
 80042cc:	e010      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ce:	2308      	movs	r3, #8
 80042d0:	e00e      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042d2:	2307      	movs	r3, #7
 80042d4:	e00c      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042d6:	2306      	movs	r3, #6
 80042d8:	e00a      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042da:	2305      	movs	r3, #5
 80042dc:	e008      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042de:	2304      	movs	r3, #4
 80042e0:	e006      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042e2:	2303      	movs	r3, #3
 80042e4:	e004      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e002      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ee:	2300      	movs	r3, #0
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	f002 0203 	and.w	r2, r2, #3
 80042f6:	0092      	lsls	r2, r2, #2
 80042f8:	4093      	lsls	r3, r2
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004300:	4935      	ldr	r1, [pc, #212]	; (80043d8 <HAL_GPIO_Init+0x328>)
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	089b      	lsrs	r3, r3, #2
 8004306:	3302      	adds	r3, #2
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800430e:	4b3d      	ldr	r3, [pc, #244]	; (8004404 <HAL_GPIO_Init+0x354>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	43db      	mvns	r3, r3
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	4013      	ands	r3, r2
 800431c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004332:	4a34      	ldr	r2, [pc, #208]	; (8004404 <HAL_GPIO_Init+0x354>)
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004338:	4b32      	ldr	r3, [pc, #200]	; (8004404 <HAL_GPIO_Init+0x354>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800435c:	4a29      	ldr	r2, [pc, #164]	; (8004404 <HAL_GPIO_Init+0x354>)
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b28      	ldr	r3, [pc, #160]	; (8004404 <HAL_GPIO_Init+0x354>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	43db      	mvns	r3, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4013      	ands	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004386:	4a1f      	ldr	r2, [pc, #124]	; (8004404 <HAL_GPIO_Init+0x354>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b1d      	ldr	r3, [pc, #116]	; (8004404 <HAL_GPIO_Init+0x354>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b0:	4a14      	ldr	r2, [pc, #80]	; (8004404 <HAL_GPIO_Init+0x354>)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	3301      	adds	r3, #1
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	2b0f      	cmp	r3, #15
 80043c0:	f67f ae84 	bls.w	80040cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop
 80043c8:	3724      	adds	r7, #36	; 0x24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40013800 	.word	0x40013800
 80043dc:	40020000 	.word	0x40020000
 80043e0:	40020400 	.word	0x40020400
 80043e4:	40020800 	.word	0x40020800
 80043e8:	40020c00 	.word	0x40020c00
 80043ec:	40021000 	.word	0x40021000
 80043f0:	40021400 	.word	0x40021400
 80043f4:	40021800 	.word	0x40021800
 80043f8:	40021c00 	.word	0x40021c00
 80043fc:	40022000 	.word	0x40022000
 8004400:	40022400 	.word	0x40022400
 8004404:	40013c00 	.word	0x40013c00

08004408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	887b      	ldrh	r3, [r7, #2]
 800441a:	4013      	ands	r3, r2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004420:	2301      	movs	r3, #1
 8004422:	73fb      	strb	r3, [r7, #15]
 8004424:	e001      	b.n	800442a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004426:	2300      	movs	r3, #0
 8004428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800442a:	7bfb      	ldrb	r3, [r7, #15]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	807b      	strh	r3, [r7, #2]
 8004444:	4613      	mov	r3, r2
 8004446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004448:	787b      	ldrb	r3, [r7, #1]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800444e:	887a      	ldrh	r2, [r7, #2]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004454:	e003      	b.n	800445e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004456:	887b      	ldrh	r3, [r7, #2]
 8004458:	041a      	lsls	r2, r3, #16
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	619a      	str	r2, [r3, #24]
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
	...

0800446c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e12b      	b.n	80046d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d106      	bne.n	8004498 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fe fbb6 	bl	8002c04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2224      	movs	r2, #36	; 0x24
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0201 	bic.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044d0:	f001 ffbe 	bl	8006450 <HAL_RCC_GetPCLK1Freq>
 80044d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	4a81      	ldr	r2, [pc, #516]	; (80046e0 <HAL_I2C_Init+0x274>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d807      	bhi.n	80044f0 <HAL_I2C_Init+0x84>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a80      	ldr	r2, [pc, #512]	; (80046e4 <HAL_I2C_Init+0x278>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	bf94      	ite	ls
 80044e8:	2301      	movls	r3, #1
 80044ea:	2300      	movhi	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	e006      	b.n	80044fe <HAL_I2C_Init+0x92>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4a7d      	ldr	r2, [pc, #500]	; (80046e8 <HAL_I2C_Init+0x27c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	bf94      	ite	ls
 80044f8:	2301      	movls	r3, #1
 80044fa:	2300      	movhi	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e0e7      	b.n	80046d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4a78      	ldr	r2, [pc, #480]	; (80046ec <HAL_I2C_Init+0x280>)
 800450a:	fba2 2303 	umull	r2, r3, r2, r3
 800450e:	0c9b      	lsrs	r3, r3, #18
 8004510:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	430a      	orrs	r2, r1
 8004524:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	4a6a      	ldr	r2, [pc, #424]	; (80046e0 <HAL_I2C_Init+0x274>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d802      	bhi.n	8004540 <HAL_I2C_Init+0xd4>
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	3301      	adds	r3, #1
 800453e:	e009      	b.n	8004554 <HAL_I2C_Init+0xe8>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	4a69      	ldr	r2, [pc, #420]	; (80046f0 <HAL_I2C_Init+0x284>)
 800454c:	fba2 2303 	umull	r2, r3, r2, r3
 8004550:	099b      	lsrs	r3, r3, #6
 8004552:	3301      	adds	r3, #1
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6812      	ldr	r2, [r2, #0]
 8004558:	430b      	orrs	r3, r1
 800455a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004566:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	495c      	ldr	r1, [pc, #368]	; (80046e0 <HAL_I2C_Init+0x274>)
 8004570:	428b      	cmp	r3, r1
 8004572:	d819      	bhi.n	80045a8 <HAL_I2C_Init+0x13c>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	1e59      	subs	r1, r3, #1
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004582:	1c59      	adds	r1, r3, #1
 8004584:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004588:	400b      	ands	r3, r1
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00a      	beq.n	80045a4 <HAL_I2C_Init+0x138>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	1e59      	subs	r1, r3, #1
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	fbb1 f3f3 	udiv	r3, r1, r3
 800459c:	3301      	adds	r3, #1
 800459e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045a2:	e051      	b.n	8004648 <HAL_I2C_Init+0x1dc>
 80045a4:	2304      	movs	r3, #4
 80045a6:	e04f      	b.n	8004648 <HAL_I2C_Init+0x1dc>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d111      	bne.n	80045d4 <HAL_I2C_Init+0x168>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	1e58      	subs	r0, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6859      	ldr	r1, [r3, #4]
 80045b8:	460b      	mov	r3, r1
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	440b      	add	r3, r1
 80045be:	fbb0 f3f3 	udiv	r3, r0, r3
 80045c2:	3301      	adds	r3, #1
 80045c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf0c      	ite	eq
 80045cc:	2301      	moveq	r3, #1
 80045ce:	2300      	movne	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	e012      	b.n	80045fa <HAL_I2C_Init+0x18e>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	1e58      	subs	r0, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6859      	ldr	r1, [r3, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	0099      	lsls	r1, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ea:	3301      	adds	r3, #1
 80045ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	bf0c      	ite	eq
 80045f4:	2301      	moveq	r3, #1
 80045f6:	2300      	movne	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <HAL_I2C_Init+0x196>
 80045fe:	2301      	movs	r3, #1
 8004600:	e022      	b.n	8004648 <HAL_I2C_Init+0x1dc>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10e      	bne.n	8004628 <HAL_I2C_Init+0x1bc>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1e58      	subs	r0, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6859      	ldr	r1, [r3, #4]
 8004612:	460b      	mov	r3, r1
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	440b      	add	r3, r1
 8004618:	fbb0 f3f3 	udiv	r3, r0, r3
 800461c:	3301      	adds	r3, #1
 800461e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004622:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004626:	e00f      	b.n	8004648 <HAL_I2C_Init+0x1dc>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1e58      	subs	r0, r3, #1
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	0099      	lsls	r1, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	fbb0 f3f3 	udiv	r3, r0, r3
 800463e:	3301      	adds	r3, #1
 8004640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004644:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004648:	6879      	ldr	r1, [r7, #4]
 800464a:	6809      	ldr	r1, [r1, #0]
 800464c:	4313      	orrs	r3, r2
 800464e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004676:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	6911      	ldr	r1, [r2, #16]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	68d2      	ldr	r2, [r2, #12]
 8004682:	4311      	orrs	r1, r2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	430b      	orrs	r3, r1
 800468a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695a      	ldr	r2, [r3, #20]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2220      	movs	r2, #32
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	000186a0 	.word	0x000186a0
 80046e4:	001e847f 	.word	0x001e847f
 80046e8:	003d08ff 	.word	0x003d08ff
 80046ec:	431bde83 	.word	0x431bde83
 80046f0:	10624dd3 	.word	0x10624dd3

080046f4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af02      	add	r7, sp, #8
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	607a      	str	r2, [r7, #4]
 80046fe:	461a      	mov	r2, r3
 8004700:	460b      	mov	r3, r1
 8004702:	817b      	strh	r3, [r7, #10]
 8004704:	4613      	mov	r3, r2
 8004706:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004708:	f7fe ff70 	bl	80035ec <HAL_GetTick>
 800470c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b20      	cmp	r3, #32
 8004718:	f040 80e0 	bne.w	80048dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	2319      	movs	r3, #25
 8004722:	2201      	movs	r2, #1
 8004724:	4970      	ldr	r1, [pc, #448]	; (80048e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f000 fc58 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004732:	2302      	movs	r3, #2
 8004734:	e0d3      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800473c:	2b01      	cmp	r3, #1
 800473e:	d101      	bne.n	8004744 <HAL_I2C_Master_Transmit+0x50>
 8004740:	2302      	movs	r3, #2
 8004742:	e0cc      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b01      	cmp	r3, #1
 8004758:	d007      	beq.n	800476a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004778:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2221      	movs	r2, #33	; 0x21
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2210      	movs	r2, #16
 8004786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	893a      	ldrh	r2, [r7, #8]
 800479a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a50      	ldr	r2, [pc, #320]	; (80048ec <HAL_I2C_Master_Transmit+0x1f8>)
 80047aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047ac:	8979      	ldrh	r1, [r7, #10]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	6a3a      	ldr	r2, [r7, #32]
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f000 fac2 	bl	8004d3c <I2C_MasterRequestWrite>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e08d      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80047d8:	e066      	b.n	80048a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	6a39      	ldr	r1, [r7, #32]
 80047de:	68f8      	ldr	r0, [r7, #12]
 80047e0:	f000 fcd2 	bl	8005188 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00d      	beq.n	8004806 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ee:	2b04      	cmp	r3, #4
 80047f0:	d107      	bne.n	8004802 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004800:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e06b      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480a:	781a      	ldrb	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b01      	subs	r3, #1
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b04      	cmp	r3, #4
 8004842:	d11b      	bne.n	800487c <HAL_I2C_Master_Transmit+0x188>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004848:	2b00      	cmp	r3, #0
 800484a:	d017      	beq.n	800487c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004850:	781a      	ldrb	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	6a39      	ldr	r1, [r7, #32]
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 fcc2 	bl	800520a <I2C_WaitOnBTFFlagUntilTimeout>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00d      	beq.n	80048a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	2b04      	cmp	r3, #4
 8004892:	d107      	bne.n	80048a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e01a      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d194      	bne.n	80047da <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	e000      	b.n	80048de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80048dc:	2302      	movs	r3, #2
  }
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	00100002 	.word	0x00100002
 80048ec:	ffff0000 	.word	0xffff0000

080048f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08c      	sub	sp, #48	; 0x30
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	607a      	str	r2, [r7, #4]
 80048fa:	461a      	mov	r2, r3
 80048fc:	460b      	mov	r3, r1
 80048fe:	817b      	strh	r3, [r7, #10]
 8004900:	4613      	mov	r3, r2
 8004902:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004904:	f7fe fe72 	bl	80035ec <HAL_GetTick>
 8004908:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b20      	cmp	r3, #32
 8004914:	f040 820b 	bne.w	8004d2e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	2319      	movs	r3, #25
 800491e:	2201      	movs	r2, #1
 8004920:	497c      	ldr	r1, [pc, #496]	; (8004b14 <HAL_I2C_Master_Receive+0x224>)
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fb5a 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
 8004930:	e1fe      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_I2C_Master_Receive+0x50>
 800493c:	2302      	movs	r3, #2
 800493e:	e1f7      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b01      	cmp	r3, #1
 8004954:	d007      	beq.n	8004966 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0201 	orr.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004974:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2222      	movs	r2, #34	; 0x22
 800497a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2210      	movs	r2, #16
 8004982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	893a      	ldrh	r2, [r7, #8]
 8004996:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800499c:	b29a      	uxth	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4a5c      	ldr	r2, [pc, #368]	; (8004b18 <HAL_I2C_Master_Receive+0x228>)
 80049a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049a8:	8979      	ldrh	r1, [r7, #10]
 80049aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fa46 	bl	8004e40 <I2C_MasterRequestRead>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e1b8      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d113      	bne.n	80049ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049c6:	2300      	movs	r3, #0
 80049c8:	623b      	str	r3, [r7, #32]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	623b      	str	r3, [r7, #32]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	623b      	str	r3, [r7, #32]
 80049da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	e18c      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d11b      	bne.n	8004a2e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	61fb      	str	r3, [r7, #28]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	61fb      	str	r3, [r7, #28]
 8004a1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	e16c      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d11b      	bne.n	8004a6e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a44:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a56:	2300      	movs	r3, #0
 8004a58:	61bb      	str	r3, [r7, #24]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	61bb      	str	r3, [r7, #24]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	61bb      	str	r3, [r7, #24]
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	e14c      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a7e:	2300      	movs	r3, #0
 8004a80:	617b      	str	r3, [r7, #20]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a94:	e138      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a9a:	2b03      	cmp	r3, #3
 8004a9c:	f200 80f1 	bhi.w	8004c82 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d123      	bne.n	8004af0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aaa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 fbed 	bl	800528c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e139      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	b29a      	uxth	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	b29a      	uxth	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aee:	e10b      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d14e      	bne.n	8004b96 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	9300      	str	r3, [sp, #0]
 8004afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afe:	2200      	movs	r2, #0
 8004b00:	4906      	ldr	r1, [pc, #24]	; (8004b1c <HAL_I2C_Master_Receive+0x22c>)
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 fa6a 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d008      	beq.n	8004b20 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e10e      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
 8004b12:	bf00      	nop
 8004b14:	00100002 	.word	0x00100002
 8004b18:	ffff0000 	.word	0xffff0000
 8004b1c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b74:	1c5a      	adds	r2, r3, #1
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b94:	e0b8      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	4966      	ldr	r1, [pc, #408]	; (8004d38 <HAL_I2C_Master_Receive+0x448>)
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 fa1b 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e0bf      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	691a      	ldr	r2, [r3, #16]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	3b01      	subs	r3, #1
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	494f      	ldr	r1, [pc, #316]	; (8004d38 <HAL_I2C_Master_Receive+0x448>)
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f9ed 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e091      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	b2d2      	uxtb	r2, r2
 8004c5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c80:	e042      	b.n	8004d08 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 fb00 	bl	800528c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e04c      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	691a      	ldr	r2, [r3, #16]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0304 	and.w	r3, r3, #4
 8004cd2:	2b04      	cmp	r3, #4
 8004cd4:	d118      	bne.n	8004d08 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f47f aec2 	bne.w	8004a96 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	e000      	b.n	8004d30 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d2e:	2302      	movs	r3, #2
  }
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3728      	adds	r7, #40	; 0x28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	00010004 	.word	0x00010004

08004d3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b088      	sub	sp, #32
 8004d40:	af02      	add	r7, sp, #8
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	607a      	str	r2, [r7, #4]
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d006      	beq.n	8004d66 <I2C_MasterRequestWrite+0x2a>
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d003      	beq.n	8004d66 <I2C_MasterRequestWrite+0x2a>
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d64:	d108      	bne.n	8004d78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e00b      	b.n	8004d90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7c:	2b12      	cmp	r3, #18
 8004d7e:	d107      	bne.n	8004d90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f91d 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00d      	beq.n	8004dc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004db6:	d103      	bne.n	8004dc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e035      	b.n	8004e30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dcc:	d108      	bne.n	8004de0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004dce:	897b      	ldrh	r3, [r7, #10]
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ddc:	611a      	str	r2, [r3, #16]
 8004dde:	e01b      	b.n	8004e18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004de0:	897b      	ldrh	r3, [r7, #10]
 8004de2:	11db      	asrs	r3, r3, #7
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	f003 0306 	and.w	r3, r3, #6
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	f063 030f 	orn	r3, r3, #15
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	490e      	ldr	r1, [pc, #56]	; (8004e38 <I2C_MasterRequestWrite+0xfc>)
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 f943 	bl	800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e010      	b.n	8004e30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e0e:	897b      	ldrh	r3, [r7, #10]
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	4907      	ldr	r1, [pc, #28]	; (8004e3c <I2C_MasterRequestWrite+0x100>)
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f933 	bl	800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	00010008 	.word	0x00010008
 8004e3c:	00010002 	.word	0x00010002

08004e40 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	607a      	str	r2, [r7, #4]
 8004e4a:	603b      	str	r3, [r7, #0]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e54:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e64:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d006      	beq.n	8004e7a <I2C_MasterRequestRead+0x3a>
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d003      	beq.n	8004e7a <I2C_MasterRequestRead+0x3a>
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e78:	d108      	bne.n	8004e8c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	e00b      	b.n	8004ea4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e90:	2b11      	cmp	r3, #17
 8004e92:	d107      	bne.n	8004ea4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ea2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 f893 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00d      	beq.n	8004ed8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eca:	d103      	bne.n	8004ed4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e079      	b.n	8004fcc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ee0:	d108      	bne.n	8004ef4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004ee2:	897b      	ldrh	r3, [r7, #10]
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	f043 0301 	orr.w	r3, r3, #1
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	611a      	str	r2, [r3, #16]
 8004ef2:	e05f      	b.n	8004fb4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ef4:	897b      	ldrh	r3, [r7, #10]
 8004ef6:	11db      	asrs	r3, r3, #7
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	f003 0306 	and.w	r3, r3, #6
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	f063 030f 	orn	r3, r3, #15
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	4930      	ldr	r1, [pc, #192]	; (8004fd4 <I2C_MasterRequestRead+0x194>)
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f8b9 	bl	800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e054      	b.n	8004fcc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f22:	897b      	ldrh	r3, [r7, #10]
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	4929      	ldr	r1, [pc, #164]	; (8004fd8 <I2C_MasterRequestRead+0x198>)
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 f8a9 	bl	800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e044      	b.n	8004fcc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f42:	2300      	movs	r3, #0
 8004f44:	613b      	str	r3, [r7, #16]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	613b      	str	r3, [r7, #16]
 8004f56:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f66:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f831 	bl	8004fdc <I2C_WaitOnFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00d      	beq.n	8004f9c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f8e:	d103      	bne.n	8004f98 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f96:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e017      	b.n	8004fcc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004f9c:	897b      	ldrh	r3, [r7, #10]
 8004f9e:	11db      	asrs	r3, r3, #7
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f003 0306 	and.w	r3, r3, #6
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	f063 030e 	orn	r3, r3, #14
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	4907      	ldr	r1, [pc, #28]	; (8004fd8 <I2C_MasterRequestRead+0x198>)
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f000 f865 	bl	800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3718      	adds	r7, #24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	00010008 	.word	0x00010008
 8004fd8:	00010002 	.word	0x00010002

08004fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	603b      	str	r3, [r7, #0]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fec:	e025      	b.n	800503a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff4:	d021      	beq.n	800503a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ff6:	f7fe faf9 	bl	80035ec <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d302      	bcc.n	800500c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d116      	bne.n	800503a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2220      	movs	r2, #32
 8005016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	f043 0220 	orr.w	r2, r3, #32
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e023      	b.n	8005082 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	0c1b      	lsrs	r3, r3, #16
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b01      	cmp	r3, #1
 8005042:	d10d      	bne.n	8005060 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	43da      	mvns	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4013      	ands	r3, r2
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	bf0c      	ite	eq
 8005056:	2301      	moveq	r3, #1
 8005058:	2300      	movne	r3, #0
 800505a:	b2db      	uxtb	r3, r3
 800505c:	461a      	mov	r2, r3
 800505e:	e00c      	b.n	800507a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	43da      	mvns	r2, r3
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	4013      	ands	r3, r2
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	bf0c      	ite	eq
 8005072:	2301      	moveq	r3, #1
 8005074:	2300      	movne	r3, #0
 8005076:	b2db      	uxtb	r3, r3
 8005078:	461a      	mov	r2, r3
 800507a:	79fb      	ldrb	r3, [r7, #7]
 800507c:	429a      	cmp	r2, r3
 800507e:	d0b6      	beq.n	8004fee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	607a      	str	r2, [r7, #4]
 8005096:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005098:	e051      	b.n	800513e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050a8:	d123      	bne.n	80050f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050c2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	f043 0204 	orr.w	r2, r3, #4
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e046      	b.n	8005180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f8:	d021      	beq.n	800513e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050fa:	f7fe fa77 	bl	80035ec <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	429a      	cmp	r2, r3
 8005108:	d302      	bcc.n	8005110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d116      	bne.n	800513e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	f043 0220 	orr.w	r2, r3, #32
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e020      	b.n	8005180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b01      	cmp	r3, #1
 8005146:	d10c      	bne.n	8005162 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	43da      	mvns	r2, r3
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	4013      	ands	r3, r2
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	bf14      	ite	ne
 800515a:	2301      	movne	r3, #1
 800515c:	2300      	moveq	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	e00b      	b.n	800517a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	43da      	mvns	r2, r3
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	4013      	ands	r3, r2
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d18d      	bne.n	800509a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005194:	e02d      	b.n	80051f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f8ce 	bl	8005338 <I2C_IsAcknowledgeFailed>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e02d      	b.n	8005202 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ac:	d021      	beq.n	80051f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ae:	f7fe fa1d 	bl	80035ec <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d302      	bcc.n	80051c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d116      	bne.n	80051f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	f043 0220 	orr.w	r2, r3, #32
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e007      	b.n	8005202 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fc:	2b80      	cmp	r3, #128	; 0x80
 80051fe:	d1ca      	bne.n	8005196 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005216:	e02d      	b.n	8005274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f88d 	bl	8005338 <I2C_IsAcknowledgeFailed>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e02d      	b.n	8005284 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522e:	d021      	beq.n	8005274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005230:	f7fe f9dc 	bl	80035ec <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	429a      	cmp	r2, r3
 800523e:	d302      	bcc.n	8005246 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d116      	bne.n	8005274 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005260:	f043 0220 	orr.w	r2, r3, #32
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e007      	b.n	8005284 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	f003 0304 	and.w	r3, r3, #4
 800527e:	2b04      	cmp	r3, #4
 8005280:	d1ca      	bne.n	8005218 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005298:	e042      	b.n	8005320 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	f003 0310 	and.w	r3, r3, #16
 80052a4:	2b10      	cmp	r3, #16
 80052a6:	d119      	bne.n	80052dc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f06f 0210 	mvn.w	r2, #16
 80052b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e029      	b.n	8005330 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052dc:	f7fe f986 	bl	80035ec <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d302      	bcc.n	80052f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d116      	bne.n	8005320 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e007      	b.n	8005330 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532a:	2b40      	cmp	r3, #64	; 0x40
 800532c:	d1b5      	bne.n	800529a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800534a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800534e:	d11b      	bne.n	8005388 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005358:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005374:	f043 0204 	orr.w	r2, r3, #4
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e000      	b.n	800538a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
 800539e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d129      	bne.n	8005400 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2224      	movs	r2, #36	; 0x24
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0201 	bic.w	r2, r2, #1
 80053c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0210 	bic.w	r2, r2, #16
 80053d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f042 0201 	orr.w	r2, r2, #1
 80053f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	e000      	b.n	8005402 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800540e:	b480      	push	{r7}
 8005410:	b085      	sub	sp, #20
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
 8005416:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005418:	2300      	movs	r3, #0
 800541a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b20      	cmp	r3, #32
 8005426:	d12a      	bne.n	800547e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2224      	movs	r2, #36	; 0x24
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 0201 	bic.w	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005446:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005448:	89fb      	ldrh	r3, [r7, #14]
 800544a:	f023 030f 	bic.w	r3, r3, #15
 800544e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	b29a      	uxth	r2, r3
 8005454:	89fb      	ldrh	r3, [r7, #14]
 8005456:	4313      	orrs	r3, r2
 8005458:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	89fa      	ldrh	r2, [r7, #14]
 8005460:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0201 	orr.w	r2, r2, #1
 8005470:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	e000      	b.n	8005480 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800547e:	2302      	movs	r3, #2
  }
}
 8005480:	4618      	mov	r0, r3
 8005482:	3714      	adds	r7, #20
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e0bf      	b.n	800561e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d106      	bne.n	80054b8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7fd fc24 	bl	8002d00 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699a      	ldr	r2, [r3, #24]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80054ce:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6999      	ldr	r1, [r3, #24]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054e4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6899      	ldr	r1, [r3, #8]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	4b4a      	ldr	r3, [pc, #296]	; (8005628 <HAL_LTDC_Init+0x19c>)
 8005500:	400b      	ands	r3, r1
 8005502:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	041b      	lsls	r3, r3, #16
 800550a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6899      	ldr	r1, [r3, #8]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699a      	ldr	r2, [r3, #24]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	431a      	orrs	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68d9      	ldr	r1, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	4b3e      	ldr	r3, [pc, #248]	; (8005628 <HAL_LTDC_Init+0x19c>)
 800552e:	400b      	ands	r3, r1
 8005530:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	041b      	lsls	r3, r3, #16
 8005538:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68d9      	ldr	r1, [r3, #12]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a1a      	ldr	r2, [r3, #32]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	431a      	orrs	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	430a      	orrs	r2, r1
 800554e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6919      	ldr	r1, [r3, #16]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	4b33      	ldr	r3, [pc, #204]	; (8005628 <HAL_LTDC_Init+0x19c>)
 800555c:	400b      	ands	r3, r1
 800555e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6919      	ldr	r1, [r3, #16]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	431a      	orrs	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6959      	ldr	r1, [r3, #20]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	4b27      	ldr	r3, [pc, #156]	; (8005628 <HAL_LTDC_Init+0x19c>)
 800558a:	400b      	ands	r3, r1
 800558c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	041b      	lsls	r3, r3, #16
 8005594:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6959      	ldr	r1, [r3, #20]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055b2:	021b      	lsls	r3, r3, #8
 80055b4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80055bc:	041b      	lsls	r3, r3, #16
 80055be:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80055ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4313      	orrs	r3, r2
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0206 	orr.w	r2, r2, #6
 80055fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 0201 	orr.w	r2, r2, #1
 800560a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	f000f800 	.word	0xf000f800

0800562c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800562c:	b5b0      	push	{r4, r5, r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800563e:	2b01      	cmp	r3, #1
 8005640:	d101      	bne.n	8005646 <HAL_LTDC_ConfigLayer+0x1a>
 8005642:	2302      	movs	r3, #2
 8005644:	e02c      	b.n	80056a0 <HAL_LTDC_ConfigLayer+0x74>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2202      	movs	r2, #2
 8005652:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2134      	movs	r1, #52	; 0x34
 800565c:	fb01 f303 	mul.w	r3, r1, r3
 8005660:	4413      	add	r3, r2
 8005662:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4614      	mov	r4, r2
 800566a:	461d      	mov	r5, r3
 800566c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800566e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	68b9      	ldr	r1, [r7, #8]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f811 	bl	80056a8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2201      	movs	r2, #1
 800568c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bdb0      	pop	{r4, r5, r7, pc}

080056a8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b089      	sub	sp, #36	; 0x24
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	685a      	ldr	r2, [r3, #4]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	0c1b      	lsrs	r3, r3, #16
 80056c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056c4:	4413      	add	r3, r2
 80056c6:	041b      	lsls	r3, r3, #16
 80056c8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	01db      	lsls	r3, r3, #7
 80056d4:	4413      	add	r3, r2
 80056d6:	3384      	adds	r3, #132	; 0x84
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	6812      	ldr	r2, [r2, #0]
 80056de:	4611      	mov	r1, r2
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	01d2      	lsls	r2, r2, #7
 80056e4:	440a      	add	r2, r1
 80056e6:	3284      	adds	r2, #132	; 0x84
 80056e8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80056ec:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	0c1b      	lsrs	r3, r3, #16
 80056fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056fe:	4413      	add	r3, r2
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4619      	mov	r1, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	01db      	lsls	r3, r3, #7
 800570c:	440b      	add	r3, r1
 800570e:	3384      	adds	r3, #132	; 0x84
 8005710:	4619      	mov	r1, r3
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	4313      	orrs	r3, r2
 8005716:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	68da      	ldr	r2, [r3, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005726:	4413      	add	r3, r2
 8005728:	041b      	lsls	r3, r3, #16
 800572a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	461a      	mov	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	01db      	lsls	r3, r3, #7
 8005736:	4413      	add	r3, r2
 8005738:	3384      	adds	r3, #132	; 0x84
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	6812      	ldr	r2, [r2, #0]
 8005740:	4611      	mov	r1, r2
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	01d2      	lsls	r2, r2, #7
 8005746:	440a      	add	r2, r1
 8005748:	3284      	adds	r2, #132	; 0x84
 800574a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800574e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800575e:	4413      	add	r3, r2
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4619      	mov	r1, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	01db      	lsls	r3, r3, #7
 800576c:	440b      	add	r3, r1
 800576e:	3384      	adds	r3, #132	; 0x84
 8005770:	4619      	mov	r1, r3
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	4313      	orrs	r3, r2
 8005776:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	01db      	lsls	r3, r3, #7
 8005782:	4413      	add	r3, r2
 8005784:	3384      	adds	r3, #132	; 0x84
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	4611      	mov	r1, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	01d2      	lsls	r2, r2, #7
 8005792:	440a      	add	r2, r1
 8005794:	3284      	adds	r2, #132	; 0x84
 8005796:	f023 0307 	bic.w	r3, r3, #7
 800579a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	461a      	mov	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	01db      	lsls	r3, r3, #7
 80057a6:	4413      	add	r3, r2
 80057a8:	3384      	adds	r3, #132	; 0x84
 80057aa:	461a      	mov	r2, r3
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80057b8:	021b      	lsls	r3, r3, #8
 80057ba:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80057c2:	041b      	lsls	r3, r3, #16
 80057c4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	061b      	lsls	r3, r3, #24
 80057cc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	461a      	mov	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	01db      	lsls	r3, r3, #7
 80057d8:	4413      	add	r3, r2
 80057da:	3384      	adds	r3, #132	; 0x84
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	01db      	lsls	r3, r3, #7
 80057e8:	4413      	add	r3, r2
 80057ea:	3384      	adds	r3, #132	; 0x84
 80057ec:	461a      	mov	r2, r3
 80057ee:	2300      	movs	r3, #0
 80057f0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80057f8:	461a      	mov	r2, r3
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	431a      	orrs	r2, r3
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	431a      	orrs	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4619      	mov	r1, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	01db      	lsls	r3, r3, #7
 800580c:	440b      	add	r3, r1
 800580e:	3384      	adds	r3, #132	; 0x84
 8005810:	4619      	mov	r1, r3
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	4313      	orrs	r3, r2
 8005816:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	461a      	mov	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	01db      	lsls	r3, r3, #7
 8005822:	4413      	add	r3, r2
 8005824:	3384      	adds	r3, #132	; 0x84
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	4611      	mov	r1, r2
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	01d2      	lsls	r2, r2, #7
 8005832:	440a      	add	r2, r1
 8005834:	3284      	adds	r2, #132	; 0x84
 8005836:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800583a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	461a      	mov	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	01db      	lsls	r3, r3, #7
 8005846:	4413      	add	r3, r2
 8005848:	3384      	adds	r3, #132	; 0x84
 800584a:	461a      	mov	r2, r3
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	695b      	ldr	r3, [r3, #20]
 8005850:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	461a      	mov	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	01db      	lsls	r3, r3, #7
 800585c:	4413      	add	r3, r2
 800585e:	3384      	adds	r3, #132	; 0x84
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	6812      	ldr	r2, [r2, #0]
 8005866:	4611      	mov	r1, r2
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	01d2      	lsls	r2, r2, #7
 800586c:	440a      	add	r2, r1
 800586e:	3284      	adds	r2, #132	; 0x84
 8005870:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005874:	f023 0307 	bic.w	r3, r3, #7
 8005878:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	69da      	ldr	r2, [r3, #28]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	68f9      	ldr	r1, [r7, #12]
 8005884:	6809      	ldr	r1, [r1, #0]
 8005886:	4608      	mov	r0, r1
 8005888:	6879      	ldr	r1, [r7, #4]
 800588a:	01c9      	lsls	r1, r1, #7
 800588c:	4401      	add	r1, r0
 800588e:	3184      	adds	r1, #132	; 0x84
 8005890:	4313      	orrs	r3, r2
 8005892:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	461a      	mov	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	01db      	lsls	r3, r3, #7
 800589e:	4413      	add	r3, r2
 80058a0:	3384      	adds	r3, #132	; 0x84
 80058a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	461a      	mov	r2, r3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	01db      	lsls	r3, r3, #7
 80058ae:	4413      	add	r3, r2
 80058b0:	3384      	adds	r3, #132	; 0x84
 80058b2:	461a      	mov	r2, r3
 80058b4:	2300      	movs	r3, #0
 80058b6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	01db      	lsls	r3, r3, #7
 80058c2:	4413      	add	r3, r2
 80058c4:	3384      	adds	r3, #132	; 0x84
 80058c6:	461a      	mov	r2, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d102      	bne.n	80058dc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80058d6:	2304      	movs	r3, #4
 80058d8:	61fb      	str	r3, [r7, #28]
 80058da:	e01b      	b.n	8005914 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d102      	bne.n	80058ea <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80058e4:	2303      	movs	r3, #3
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	e014      	b.n	8005914 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	2b04      	cmp	r3, #4
 80058f0:	d00b      	beq.n	800590a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d007      	beq.n	800590a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80058fe:	2b03      	cmp	r3, #3
 8005900:	d003      	beq.n	800590a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005906:	2b07      	cmp	r3, #7
 8005908:	d102      	bne.n	8005910 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800590a:	2302      	movs	r3, #2
 800590c:	61fb      	str	r3, [r7, #28]
 800590e:	e001      	b.n	8005914 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005910:	2301      	movs	r3, #1
 8005912:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	461a      	mov	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	01db      	lsls	r3, r3, #7
 800591e:	4413      	add	r3, r2
 8005920:	3384      	adds	r3, #132	; 0x84
 8005922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	6812      	ldr	r2, [r2, #0]
 8005928:	4611      	mov	r1, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	01d2      	lsls	r2, r2, #7
 800592e:	440a      	add	r2, r1
 8005930:	3284      	adds	r2, #132	; 0x84
 8005932:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005936:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	69fa      	ldr	r2, [r7, #28]
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	041a      	lsls	r2, r3, #16
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	6859      	ldr	r1, [r3, #4]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	1acb      	subs	r3, r1, r3
 800594e:	69f9      	ldr	r1, [r7, #28]
 8005950:	fb01 f303 	mul.w	r3, r1, r3
 8005954:	3303      	adds	r3, #3
 8005956:	68f9      	ldr	r1, [r7, #12]
 8005958:	6809      	ldr	r1, [r1, #0]
 800595a:	4608      	mov	r0, r1
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	01c9      	lsls	r1, r1, #7
 8005960:	4401      	add	r1, r0
 8005962:	3184      	adds	r1, #132	; 0x84
 8005964:	4313      	orrs	r3, r2
 8005966:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	461a      	mov	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	01db      	lsls	r3, r3, #7
 8005972:	4413      	add	r3, r2
 8005974:	3384      	adds	r3, #132	; 0x84
 8005976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	4611      	mov	r1, r2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	01d2      	lsls	r2, r2, #7
 8005982:	440a      	add	r2, r1
 8005984:	3284      	adds	r2, #132	; 0x84
 8005986:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800598a:	f023 0307 	bic.w	r3, r3, #7
 800598e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	01db      	lsls	r3, r3, #7
 800599a:	4413      	add	r3, r2
 800599c:	3384      	adds	r3, #132	; 0x84
 800599e:	461a      	mov	r2, r3
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	461a      	mov	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	01db      	lsls	r3, r3, #7
 80059b0:	4413      	add	r3, r2
 80059b2:	3384      	adds	r3, #132	; 0x84
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	6812      	ldr	r2, [r2, #0]
 80059ba:	4611      	mov	r1, r2
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	01d2      	lsls	r2, r2, #7
 80059c0:	440a      	add	r2, r1
 80059c2:	3284      	adds	r2, #132	; 0x84
 80059c4:	f043 0301 	orr.w	r3, r3, #1
 80059c8:	6013      	str	r3, [r2, #0]
}
 80059ca:	bf00      	nop
 80059cc:	3724      	adds	r7, #36	; 0x24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80059d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059d8:	b08f      	sub	sp, #60	; 0x3c
 80059da:	af0a      	add	r7, sp, #40	; 0x28
 80059dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e10f      	b.n	8005c08 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d106      	bne.n	8005a08 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7fd fb6a 	bl	80030dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2203      	movs	r2, #3
 8005a0c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d102      	bne.n	8005a22 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f003 faf5 	bl	8009016 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	603b      	str	r3, [r7, #0]
 8005a32:	687e      	ldr	r6, [r7, #4]
 8005a34:	466d      	mov	r5, sp
 8005a36:	f106 0410 	add.w	r4, r6, #16
 8005a3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005a46:	e885 0003 	stmia.w	r5, {r0, r1}
 8005a4a:	1d33      	adds	r3, r6, #4
 8005a4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a4e:	6838      	ldr	r0, [r7, #0]
 8005a50:	f003 fa80 	bl	8008f54 <USB_CoreInit>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d005      	beq.n	8005a66 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e0d0      	b.n	8005c08 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f003 fae3 	bl	8009038 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a72:	2300      	movs	r3, #0
 8005a74:	73fb      	strb	r3, [r7, #15]
 8005a76:	e04a      	b.n	8005b0e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005a78:	7bfa      	ldrb	r2, [r7, #15]
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	00db      	lsls	r3, r3, #3
 8005a80:	1a9b      	subs	r3, r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	333d      	adds	r3, #61	; 0x3d
 8005a88:	2201      	movs	r2, #1
 8005a8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a8c:	7bfa      	ldrb	r2, [r7, #15]
 8005a8e:	6879      	ldr	r1, [r7, #4]
 8005a90:	4613      	mov	r3, r2
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	1a9b      	subs	r3, r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	440b      	add	r3, r1
 8005a9a:	333c      	adds	r3, #60	; 0x3c
 8005a9c:	7bfa      	ldrb	r2, [r7, #15]
 8005a9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005aa0:	7bfa      	ldrb	r2, [r7, #15]
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	b298      	uxth	r0, r3
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	00db      	lsls	r3, r3, #3
 8005aac:	1a9b      	subs	r3, r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	440b      	add	r3, r1
 8005ab2:	3342      	adds	r3, #66	; 0x42
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005ab8:	7bfa      	ldrb	r2, [r7, #15]
 8005aba:	6879      	ldr	r1, [r7, #4]
 8005abc:	4613      	mov	r3, r2
 8005abe:	00db      	lsls	r3, r3, #3
 8005ac0:	1a9b      	subs	r3, r3, r2
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	440b      	add	r3, r1
 8005ac6:	333f      	adds	r3, #63	; 0x3f
 8005ac8:	2200      	movs	r2, #0
 8005aca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005acc:	7bfa      	ldrb	r2, [r7, #15]
 8005ace:	6879      	ldr	r1, [r7, #4]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	00db      	lsls	r3, r3, #3
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	3344      	adds	r3, #68	; 0x44
 8005adc:	2200      	movs	r2, #0
 8005ade:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ae0:	7bfa      	ldrb	r2, [r7, #15]
 8005ae2:	6879      	ldr	r1, [r7, #4]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	1a9b      	subs	r3, r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	440b      	add	r3, r1
 8005aee:	3348      	adds	r3, #72	; 0x48
 8005af0:	2200      	movs	r2, #0
 8005af2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005af4:	7bfa      	ldrb	r2, [r7, #15]
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4613      	mov	r3, r2
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	1a9b      	subs	r3, r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	440b      	add	r3, r1
 8005b02:	3350      	adds	r3, #80	; 0x50
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	73fb      	strb	r3, [r7, #15]
 8005b0e:	7bfa      	ldrb	r2, [r7, #15]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d3af      	bcc.n	8005a78 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b18:	2300      	movs	r3, #0
 8005b1a:	73fb      	strb	r3, [r7, #15]
 8005b1c:	e044      	b.n	8005ba8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005b1e:	7bfa      	ldrb	r2, [r7, #15]
 8005b20:	6879      	ldr	r1, [r7, #4]
 8005b22:	4613      	mov	r3, r2
 8005b24:	00db      	lsls	r3, r3, #3
 8005b26:	1a9b      	subs	r3, r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	440b      	add	r3, r1
 8005b2c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005b30:	2200      	movs	r2, #0
 8005b32:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005b34:	7bfa      	ldrb	r2, [r7, #15]
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005b46:	7bfa      	ldrb	r2, [r7, #15]
 8005b48:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005b4a:	7bfa      	ldrb	r2, [r7, #15]
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	00db      	lsls	r3, r3, #3
 8005b52:	1a9b      	subs	r3, r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	440b      	add	r3, r1
 8005b58:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005b60:	7bfa      	ldrb	r2, [r7, #15]
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	4613      	mov	r3, r2
 8005b66:	00db      	lsls	r3, r3, #3
 8005b68:	1a9b      	subs	r3, r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	440b      	add	r3, r1
 8005b6e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005b72:	2200      	movs	r2, #0
 8005b74:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005b76:	7bfa      	ldrb	r2, [r7, #15]
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	00db      	lsls	r3, r3, #3
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b8c:	7bfa      	ldrb	r2, [r7, #15]
 8005b8e:	6879      	ldr	r1, [r7, #4]
 8005b90:	4613      	mov	r3, r2
 8005b92:	00db      	lsls	r3, r3, #3
 8005b94:	1a9b      	subs	r3, r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	440b      	add	r3, r1
 8005b9a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ba2:	7bfb      	ldrb	r3, [r7, #15]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
 8005ba8:	7bfa      	ldrb	r2, [r7, #15]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d3b5      	bcc.n	8005b1e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	603b      	str	r3, [r7, #0]
 8005bb8:	687e      	ldr	r6, [r7, #4]
 8005bba:	466d      	mov	r5, sp
 8005bbc:	f106 0410 	add.w	r4, r6, #16
 8005bc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bc8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005bcc:	e885 0003 	stmia.w	r5, {r0, r1}
 8005bd0:	1d33      	adds	r3, r6, #4
 8005bd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005bd4:	6838      	ldr	r0, [r7, #0]
 8005bd6:	f003 fa59 	bl	800908c <USB_DevInit>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d005      	beq.n	8005bec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e00d      	b.n	8005c08 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4618      	mov	r0, r3
 8005c02:	f003 fc08 	bl	8009416 <USB_DevDisconnect>

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e264      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d075      	beq.n	8005d1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c2e:	4ba3      	ldr	r3, [pc, #652]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f003 030c 	and.w	r3, r3, #12
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	d00c      	beq.n	8005c54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c3a:	4ba0      	ldr	r3, [pc, #640]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c42:	2b08      	cmp	r3, #8
 8005c44:	d112      	bne.n	8005c6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c46:	4b9d      	ldr	r3, [pc, #628]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c52:	d10b      	bne.n	8005c6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c54:	4b99      	ldr	r3, [pc, #612]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d05b      	beq.n	8005d18 <HAL_RCC_OscConfig+0x108>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d157      	bne.n	8005d18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e23f      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c74:	d106      	bne.n	8005c84 <HAL_RCC_OscConfig+0x74>
 8005c76:	4b91      	ldr	r3, [pc, #580]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a90      	ldr	r2, [pc, #576]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	e01d      	b.n	8005cc0 <HAL_RCC_OscConfig+0xb0>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x98>
 8005c8e:	4b8b      	ldr	r3, [pc, #556]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a8a      	ldr	r2, [pc, #552]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	4b88      	ldr	r3, [pc, #544]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a87      	ldr	r2, [pc, #540]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	e00b      	b.n	8005cc0 <HAL_RCC_OscConfig+0xb0>
 8005ca8:	4b84      	ldr	r3, [pc, #528]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a83      	ldr	r2, [pc, #524]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	4b81      	ldr	r3, [pc, #516]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a80      	ldr	r2, [pc, #512]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d013      	beq.n	8005cf0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc8:	f7fd fc90 	bl	80035ec <HAL_GetTick>
 8005ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cce:	e008      	b.n	8005ce2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cd0:	f7fd fc8c 	bl	80035ec <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	2b64      	cmp	r3, #100	; 0x64
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e204      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce2:	4b76      	ldr	r3, [pc, #472]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0f0      	beq.n	8005cd0 <HAL_RCC_OscConfig+0xc0>
 8005cee:	e014      	b.n	8005d1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cf0:	f7fd fc7c 	bl	80035ec <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cf8:	f7fd fc78 	bl	80035ec <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b64      	cmp	r3, #100	; 0x64
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e1f0      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d0a:	4b6c      	ldr	r3, [pc, #432]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f0      	bne.n	8005cf8 <HAL_RCC_OscConfig+0xe8>
 8005d16:	e000      	b.n	8005d1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d063      	beq.n	8005dee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d26:	4b65      	ldr	r3, [pc, #404]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00b      	beq.n	8005d4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d32:	4b62      	ldr	r3, [pc, #392]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d3a:	2b08      	cmp	r3, #8
 8005d3c:	d11c      	bne.n	8005d78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d3e:	4b5f      	ldr	r3, [pc, #380]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d116      	bne.n	8005d78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d4a:	4b5c      	ldr	r3, [pc, #368]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0302 	and.w	r3, r3, #2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d005      	beq.n	8005d62 <HAL_RCC_OscConfig+0x152>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d001      	beq.n	8005d62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e1c4      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d62:	4b56      	ldr	r3, [pc, #344]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	4952      	ldr	r1, [pc, #328]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d76:	e03a      	b.n	8005dee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d020      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d80:	4b4f      	ldr	r3, [pc, #316]	; (8005ec0 <HAL_RCC_OscConfig+0x2b0>)
 8005d82:	2201      	movs	r2, #1
 8005d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d86:	f7fd fc31 	bl	80035ec <HAL_GetTick>
 8005d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d8c:	e008      	b.n	8005da0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d8e:	f7fd fc2d 	bl	80035ec <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d901      	bls.n	8005da0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e1a5      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da0:	4b46      	ldr	r3, [pc, #280]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d0f0      	beq.n	8005d8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dac:	4b43      	ldr	r3, [pc, #268]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	00db      	lsls	r3, r3, #3
 8005dba:	4940      	ldr	r1, [pc, #256]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	600b      	str	r3, [r1, #0]
 8005dc0:	e015      	b.n	8005dee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dc2:	4b3f      	ldr	r3, [pc, #252]	; (8005ec0 <HAL_RCC_OscConfig+0x2b0>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc8:	f7fd fc10 	bl	80035ec <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dd0:	f7fd fc0c 	bl	80035ec <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e184      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005de2:	4b36      	ldr	r3, [pc, #216]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1f0      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0308 	and.w	r3, r3, #8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d030      	beq.n	8005e5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d016      	beq.n	8005e30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e02:	4b30      	ldr	r3, [pc, #192]	; (8005ec4 <HAL_RCC_OscConfig+0x2b4>)
 8005e04:	2201      	movs	r2, #1
 8005e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e08:	f7fd fbf0 	bl	80035ec <HAL_GetTick>
 8005e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e10:	f7fd fbec 	bl	80035ec <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e164      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e22:	4b26      	ldr	r3, [pc, #152]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d0f0      	beq.n	8005e10 <HAL_RCC_OscConfig+0x200>
 8005e2e:	e015      	b.n	8005e5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e30:	4b24      	ldr	r3, [pc, #144]	; (8005ec4 <HAL_RCC_OscConfig+0x2b4>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e36:	f7fd fbd9 	bl	80035ec <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e3e:	f7fd fbd5 	bl	80035ec <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e14d      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e50:	4b1a      	ldr	r3, [pc, #104]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f0      	bne.n	8005e3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 80a0 	beq.w	8005faa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e6e:	4b13      	ldr	r3, [pc, #76]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10f      	bne.n	8005e9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	60bb      	str	r3, [r7, #8]
 8005e7e:	4b0f      	ldr	r3, [pc, #60]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e82:	4a0e      	ldr	r2, [pc, #56]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e88:	6413      	str	r3, [r2, #64]	; 0x40
 8005e8a:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <HAL_RCC_OscConfig+0x2ac>)
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e92:	60bb      	str	r3, [r7, #8]
 8005e94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e96:	2301      	movs	r3, #1
 8005e98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9a:	4b0b      	ldr	r3, [pc, #44]	; (8005ec8 <HAL_RCC_OscConfig+0x2b8>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d121      	bne.n	8005eea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ea6:	4b08      	ldr	r3, [pc, #32]	; (8005ec8 <HAL_RCC_OscConfig+0x2b8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a07      	ldr	r2, [pc, #28]	; (8005ec8 <HAL_RCC_OscConfig+0x2b8>)
 8005eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eb2:	f7fd fb9b 	bl	80035ec <HAL_GetTick>
 8005eb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb8:	e011      	b.n	8005ede <HAL_RCC_OscConfig+0x2ce>
 8005eba:	bf00      	nop
 8005ebc:	40023800 	.word	0x40023800
 8005ec0:	42470000 	.word	0x42470000
 8005ec4:	42470e80 	.word	0x42470e80
 8005ec8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ecc:	f7fd fb8e 	bl	80035ec <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e106      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ede:	4b85      	ldr	r3, [pc, #532]	; (80060f4 <HAL_RCC_OscConfig+0x4e4>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0f0      	beq.n	8005ecc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d106      	bne.n	8005f00 <HAL_RCC_OscConfig+0x2f0>
 8005ef2:	4b81      	ldr	r3, [pc, #516]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef6:	4a80      	ldr	r2, [pc, #512]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005ef8:	f043 0301 	orr.w	r3, r3, #1
 8005efc:	6713      	str	r3, [r2, #112]	; 0x70
 8005efe:	e01c      	b.n	8005f3a <HAL_RCC_OscConfig+0x32a>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b05      	cmp	r3, #5
 8005f06:	d10c      	bne.n	8005f22 <HAL_RCC_OscConfig+0x312>
 8005f08:	4b7b      	ldr	r3, [pc, #492]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f0c:	4a7a      	ldr	r2, [pc, #488]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f0e:	f043 0304 	orr.w	r3, r3, #4
 8005f12:	6713      	str	r3, [r2, #112]	; 0x70
 8005f14:	4b78      	ldr	r3, [pc, #480]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f18:	4a77      	ldr	r2, [pc, #476]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f1a:	f043 0301 	orr.w	r3, r3, #1
 8005f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8005f20:	e00b      	b.n	8005f3a <HAL_RCC_OscConfig+0x32a>
 8005f22:	4b75      	ldr	r3, [pc, #468]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f26:	4a74      	ldr	r2, [pc, #464]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f28:	f023 0301 	bic.w	r3, r3, #1
 8005f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f2e:	4b72      	ldr	r3, [pc, #456]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f32:	4a71      	ldr	r2, [pc, #452]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f34:	f023 0304 	bic.w	r3, r3, #4
 8005f38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d015      	beq.n	8005f6e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f42:	f7fd fb53 	bl	80035ec <HAL_GetTick>
 8005f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f48:	e00a      	b.n	8005f60 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f4a:	f7fd fb4f 	bl	80035ec <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e0c5      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f60:	4b65      	ldr	r3, [pc, #404]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0ee      	beq.n	8005f4a <HAL_RCC_OscConfig+0x33a>
 8005f6c:	e014      	b.n	8005f98 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f6e:	f7fd fb3d 	bl	80035ec <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f74:	e00a      	b.n	8005f8c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f76:	f7fd fb39 	bl	80035ec <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e0af      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f8c:	4b5a      	ldr	r3, [pc, #360]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1ee      	bne.n	8005f76 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d105      	bne.n	8005faa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f9e:	4b56      	ldr	r3, [pc, #344]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	4a55      	ldr	r2, [pc, #340]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fa8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f000 809b 	beq.w	80060ea <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fb4:	4b50      	ldr	r3, [pc, #320]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 030c 	and.w	r3, r3, #12
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d05c      	beq.n	800607a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d141      	bne.n	800604c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fc8:	4b4c      	ldr	r3, [pc, #304]	; (80060fc <HAL_RCC_OscConfig+0x4ec>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fce:	f7fd fb0d 	bl	80035ec <HAL_GetTick>
 8005fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fd4:	e008      	b.n	8005fe8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fd6:	f7fd fb09 	bl	80035ec <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d901      	bls.n	8005fe8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e081      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fe8:	4b43      	ldr	r3, [pc, #268]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1f0      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	69da      	ldr	r2, [r3, #28]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	431a      	orrs	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006002:	019b      	lsls	r3, r3, #6
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600a:	085b      	lsrs	r3, r3, #1
 800600c:	3b01      	subs	r3, #1
 800600e:	041b      	lsls	r3, r3, #16
 8006010:	431a      	orrs	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006016:	061b      	lsls	r3, r3, #24
 8006018:	4937      	ldr	r1, [pc, #220]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 800601a:	4313      	orrs	r3, r2
 800601c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800601e:	4b37      	ldr	r3, [pc, #220]	; (80060fc <HAL_RCC_OscConfig+0x4ec>)
 8006020:	2201      	movs	r2, #1
 8006022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006024:	f7fd fae2 	bl	80035ec <HAL_GetTick>
 8006028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800602a:	e008      	b.n	800603e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800602c:	f7fd fade 	bl	80035ec <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	2b02      	cmp	r3, #2
 8006038:	d901      	bls.n	800603e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e056      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800603e:	4b2e      	ldr	r3, [pc, #184]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0f0      	beq.n	800602c <HAL_RCC_OscConfig+0x41c>
 800604a:	e04e      	b.n	80060ea <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800604c:	4b2b      	ldr	r3, [pc, #172]	; (80060fc <HAL_RCC_OscConfig+0x4ec>)
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006052:	f7fd facb 	bl	80035ec <HAL_GetTick>
 8006056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006058:	e008      	b.n	800606c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800605a:	f7fd fac7 	bl	80035ec <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d901      	bls.n	800606c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e03f      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800606c:	4b22      	ldr	r3, [pc, #136]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1f0      	bne.n	800605a <HAL_RCC_OscConfig+0x44a>
 8006078:	e037      	b.n	80060ea <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e032      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006086:	4b1c      	ldr	r3, [pc, #112]	; (80060f8 <HAL_RCC_OscConfig+0x4e8>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d028      	beq.n	80060e6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800609e:	429a      	cmp	r2, r3
 80060a0:	d121      	bne.n	80060e6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d11a      	bne.n	80060e6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060b6:	4013      	ands	r3, r2
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060bc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060be:	4293      	cmp	r3, r2
 80060c0:	d111      	bne.n	80060e6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060cc:	085b      	lsrs	r3, r3, #1
 80060ce:	3b01      	subs	r3, #1
 80060d0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d107      	bne.n	80060e6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d001      	beq.n	80060ea <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	40007000 	.word	0x40007000
 80060f8:	40023800 	.word	0x40023800
 80060fc:	42470060 	.word	0x42470060

08006100 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e0cc      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006114:	4b68      	ldr	r3, [pc, #416]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 030f 	and.w	r3, r3, #15
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	429a      	cmp	r2, r3
 8006120:	d90c      	bls.n	800613c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006122:	4b65      	ldr	r3, [pc, #404]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800612a:	4b63      	ldr	r3, [pc, #396]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	429a      	cmp	r2, r3
 8006136:	d001      	beq.n	800613c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e0b8      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d020      	beq.n	800618a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0304 	and.w	r3, r3, #4
 8006150:	2b00      	cmp	r3, #0
 8006152:	d005      	beq.n	8006160 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006154:	4b59      	ldr	r3, [pc, #356]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	4a58      	ldr	r2, [pc, #352]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 800615a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800615e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0308 	and.w	r3, r3, #8
 8006168:	2b00      	cmp	r3, #0
 800616a:	d005      	beq.n	8006178 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800616c:	4b53      	ldr	r3, [pc, #332]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	4a52      	ldr	r2, [pc, #328]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006172:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006176:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006178:	4b50      	ldr	r3, [pc, #320]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	494d      	ldr	r1, [pc, #308]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006186:	4313      	orrs	r3, r2
 8006188:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d044      	beq.n	8006220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d107      	bne.n	80061ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800619e:	4b47      	ldr	r3, [pc, #284]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d119      	bne.n	80061de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e07f      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d003      	beq.n	80061be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ba:	2b03      	cmp	r3, #3
 80061bc:	d107      	bne.n	80061ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061be:	4b3f      	ldr	r3, [pc, #252]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d109      	bne.n	80061de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e06f      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061ce:	4b3b      	ldr	r3, [pc, #236]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e067      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061de:	4b37      	ldr	r3, [pc, #220]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f023 0203 	bic.w	r2, r3, #3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	4934      	ldr	r1, [pc, #208]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061f0:	f7fd f9fc 	bl	80035ec <HAL_GetTick>
 80061f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061f6:	e00a      	b.n	800620e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061f8:	f7fd f9f8 	bl	80035ec <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	f241 3288 	movw	r2, #5000	; 0x1388
 8006206:	4293      	cmp	r3, r2
 8006208:	d901      	bls.n	800620e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e04f      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800620e:	4b2b      	ldr	r3, [pc, #172]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 020c 	and.w	r2, r3, #12
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	429a      	cmp	r2, r3
 800621e:	d1eb      	bne.n	80061f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006220:	4b25      	ldr	r3, [pc, #148]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 030f 	and.w	r3, r3, #15
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	429a      	cmp	r2, r3
 800622c:	d20c      	bcs.n	8006248 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622e:	4b22      	ldr	r3, [pc, #136]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	b2d2      	uxtb	r2, r2
 8006234:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006236:	4b20      	ldr	r3, [pc, #128]	; (80062b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 030f 	and.w	r3, r3, #15
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	429a      	cmp	r2, r3
 8006242:	d001      	beq.n	8006248 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e032      	b.n	80062ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d008      	beq.n	8006266 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006254:	4b19      	ldr	r3, [pc, #100]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	4916      	ldr	r1, [pc, #88]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	4313      	orrs	r3, r2
 8006264:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0308 	and.w	r3, r3, #8
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006272:	4b12      	ldr	r3, [pc, #72]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	490e      	ldr	r1, [pc, #56]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 8006282:	4313      	orrs	r3, r2
 8006284:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006286:	f000 f821 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800628a:	4602      	mov	r2, r0
 800628c:	4b0b      	ldr	r3, [pc, #44]	; (80062bc <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	091b      	lsrs	r3, r3, #4
 8006292:	f003 030f 	and.w	r3, r3, #15
 8006296:	490a      	ldr	r1, [pc, #40]	; (80062c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006298:	5ccb      	ldrb	r3, [r1, r3]
 800629a:	fa22 f303 	lsr.w	r3, r2, r3
 800629e:	4a09      	ldr	r2, [pc, #36]	; (80062c4 <HAL_RCC_ClockConfig+0x1c4>)
 80062a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062a2:	4b09      	ldr	r3, [pc, #36]	; (80062c8 <HAL_RCC_ClockConfig+0x1c8>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fd f95c 	bl	8003564 <HAL_InitTick>

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	40023c00 	.word	0x40023c00
 80062bc:	40023800 	.word	0x40023800
 80062c0:	0800cc5c 	.word	0x0800cc5c
 80062c4:	20000010 	.word	0x20000010
 80062c8:	20000014 	.word	0x20000014

080062cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062cc:	b5b0      	push	{r4, r5, r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062d2:	2100      	movs	r1, #0
 80062d4:	6079      	str	r1, [r7, #4]
 80062d6:	2100      	movs	r1, #0
 80062d8:	60f9      	str	r1, [r7, #12]
 80062da:	2100      	movs	r1, #0
 80062dc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80062de:	2100      	movs	r1, #0
 80062e0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062e2:	4952      	ldr	r1, [pc, #328]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 80062e4:	6889      	ldr	r1, [r1, #8]
 80062e6:	f001 010c 	and.w	r1, r1, #12
 80062ea:	2908      	cmp	r1, #8
 80062ec:	d00d      	beq.n	800630a <HAL_RCC_GetSysClockFreq+0x3e>
 80062ee:	2908      	cmp	r1, #8
 80062f0:	f200 8094 	bhi.w	800641c <HAL_RCC_GetSysClockFreq+0x150>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	d002      	beq.n	80062fe <HAL_RCC_GetSysClockFreq+0x32>
 80062f8:	2904      	cmp	r1, #4
 80062fa:	d003      	beq.n	8006304 <HAL_RCC_GetSysClockFreq+0x38>
 80062fc:	e08e      	b.n	800641c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062fe:	4b4c      	ldr	r3, [pc, #304]	; (8006430 <HAL_RCC_GetSysClockFreq+0x164>)
 8006300:	60bb      	str	r3, [r7, #8]
       break;
 8006302:	e08e      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006304:	4b4b      	ldr	r3, [pc, #300]	; (8006434 <HAL_RCC_GetSysClockFreq+0x168>)
 8006306:	60bb      	str	r3, [r7, #8]
      break;
 8006308:	e08b      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800630a:	4948      	ldr	r1, [pc, #288]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 800630c:	6849      	ldr	r1, [r1, #4]
 800630e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006312:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006314:	4945      	ldr	r1, [pc, #276]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 8006316:	6849      	ldr	r1, [r1, #4]
 8006318:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800631c:	2900      	cmp	r1, #0
 800631e:	d024      	beq.n	800636a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006320:	4942      	ldr	r1, [pc, #264]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 8006322:	6849      	ldr	r1, [r1, #4]
 8006324:	0989      	lsrs	r1, r1, #6
 8006326:	4608      	mov	r0, r1
 8006328:	f04f 0100 	mov.w	r1, #0
 800632c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006330:	f04f 0500 	mov.w	r5, #0
 8006334:	ea00 0204 	and.w	r2, r0, r4
 8006338:	ea01 0305 	and.w	r3, r1, r5
 800633c:	493d      	ldr	r1, [pc, #244]	; (8006434 <HAL_RCC_GetSysClockFreq+0x168>)
 800633e:	fb01 f003 	mul.w	r0, r1, r3
 8006342:	2100      	movs	r1, #0
 8006344:	fb01 f102 	mul.w	r1, r1, r2
 8006348:	1844      	adds	r4, r0, r1
 800634a:	493a      	ldr	r1, [pc, #232]	; (8006434 <HAL_RCC_GetSysClockFreq+0x168>)
 800634c:	fba2 0101 	umull	r0, r1, r2, r1
 8006350:	1863      	adds	r3, r4, r1
 8006352:	4619      	mov	r1, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	461a      	mov	r2, r3
 8006358:	f04f 0300 	mov.w	r3, #0
 800635c:	f7fa fc84 	bl	8000c68 <__aeabi_uldivmod>
 8006360:	4602      	mov	r2, r0
 8006362:	460b      	mov	r3, r1
 8006364:	4613      	mov	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]
 8006368:	e04a      	b.n	8006400 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800636a:	4b30      	ldr	r3, [pc, #192]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	099b      	lsrs	r3, r3, #6
 8006370:	461a      	mov	r2, r3
 8006372:	f04f 0300 	mov.w	r3, #0
 8006376:	f240 10ff 	movw	r0, #511	; 0x1ff
 800637a:	f04f 0100 	mov.w	r1, #0
 800637e:	ea02 0400 	and.w	r4, r2, r0
 8006382:	ea03 0501 	and.w	r5, r3, r1
 8006386:	4620      	mov	r0, r4
 8006388:	4629      	mov	r1, r5
 800638a:	f04f 0200 	mov.w	r2, #0
 800638e:	f04f 0300 	mov.w	r3, #0
 8006392:	014b      	lsls	r3, r1, #5
 8006394:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006398:	0142      	lsls	r2, r0, #5
 800639a:	4610      	mov	r0, r2
 800639c:	4619      	mov	r1, r3
 800639e:	1b00      	subs	r0, r0, r4
 80063a0:	eb61 0105 	sbc.w	r1, r1, r5
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	018b      	lsls	r3, r1, #6
 80063ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80063b2:	0182      	lsls	r2, r0, #6
 80063b4:	1a12      	subs	r2, r2, r0
 80063b6:	eb63 0301 	sbc.w	r3, r3, r1
 80063ba:	f04f 0000 	mov.w	r0, #0
 80063be:	f04f 0100 	mov.w	r1, #0
 80063c2:	00d9      	lsls	r1, r3, #3
 80063c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063c8:	00d0      	lsls	r0, r2, #3
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
 80063ce:	1912      	adds	r2, r2, r4
 80063d0:	eb45 0303 	adc.w	r3, r5, r3
 80063d4:	f04f 0000 	mov.w	r0, #0
 80063d8:	f04f 0100 	mov.w	r1, #0
 80063dc:	0299      	lsls	r1, r3, #10
 80063de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80063e2:	0290      	lsls	r0, r2, #10
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	4610      	mov	r0, r2
 80063ea:	4619      	mov	r1, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	461a      	mov	r2, r3
 80063f0:	f04f 0300 	mov.w	r3, #0
 80063f4:	f7fa fc38 	bl	8000c68 <__aeabi_uldivmod>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4613      	mov	r3, r2
 80063fe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006400:	4b0a      	ldr	r3, [pc, #40]	; (800642c <HAL_RCC_GetSysClockFreq+0x160>)
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	0c1b      	lsrs	r3, r3, #16
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	3301      	adds	r3, #1
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	fbb2 f3f3 	udiv	r3, r2, r3
 8006418:	60bb      	str	r3, [r7, #8]
      break;
 800641a:	e002      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800641c:	4b04      	ldr	r3, [pc, #16]	; (8006430 <HAL_RCC_GetSysClockFreq+0x164>)
 800641e:	60bb      	str	r3, [r7, #8]
      break;
 8006420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006422:	68bb      	ldr	r3, [r7, #8]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3710      	adds	r7, #16
 8006428:	46bd      	mov	sp, r7
 800642a:	bdb0      	pop	{r4, r5, r7, pc}
 800642c:	40023800 	.word	0x40023800
 8006430:	00f42400 	.word	0x00f42400
 8006434:	00b71b00 	.word	0x00b71b00

08006438 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800643c:	4b03      	ldr	r3, [pc, #12]	; (800644c <HAL_RCC_GetHCLKFreq+0x14>)
 800643e:	681b      	ldr	r3, [r3, #0]
}
 8006440:	4618      	mov	r0, r3
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	20000010 	.word	0x20000010

08006450 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006454:	f7ff fff0 	bl	8006438 <HAL_RCC_GetHCLKFreq>
 8006458:	4602      	mov	r2, r0
 800645a:	4b05      	ldr	r3, [pc, #20]	; (8006470 <HAL_RCC_GetPCLK1Freq+0x20>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	0a9b      	lsrs	r3, r3, #10
 8006460:	f003 0307 	and.w	r3, r3, #7
 8006464:	4903      	ldr	r1, [pc, #12]	; (8006474 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006466:	5ccb      	ldrb	r3, [r1, r3]
 8006468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800646c:	4618      	mov	r0, r3
 800646e:	bd80      	pop	{r7, pc}
 8006470:	40023800 	.word	0x40023800
 8006474:	0800cc6c 	.word	0x0800cc6c

08006478 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800647c:	f7ff ffdc 	bl	8006438 <HAL_RCC_GetHCLKFreq>
 8006480:	4602      	mov	r2, r0
 8006482:	4b05      	ldr	r3, [pc, #20]	; (8006498 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	0b5b      	lsrs	r3, r3, #13
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	4903      	ldr	r1, [pc, #12]	; (800649c <HAL_RCC_GetPCLK2Freq+0x24>)
 800648e:	5ccb      	ldrb	r3, [r1, r3]
 8006490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006494:	4618      	mov	r0, r3
 8006496:	bd80      	pop	{r7, pc}
 8006498:	40023800 	.word	0x40023800
 800649c:	0800cc6c 	.word	0x0800cc6c

080064a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80064ac:	2300      	movs	r3, #0
 80064ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10b      	bne.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d105      	bne.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d075      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064d4:	4bad      	ldr	r3, [pc, #692]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064da:	f7fd f887 	bl	80035ec <HAL_GetTick>
 80064de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064e0:	e008      	b.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80064e2:	f7fd f883 	bl	80035ec <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d901      	bls.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e18b      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80064f4:	4ba6      	ldr	r3, [pc, #664]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f0      	bne.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d009      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	019a      	lsls	r2, r3, #6
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	071b      	lsls	r3, r3, #28
 8006518:	499d      	ldr	r1, [pc, #628]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800651a:	4313      	orrs	r3, r2
 800651c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01f      	beq.n	800656c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800652c:	4b98      	ldr	r3, [pc, #608]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800652e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006532:	0f1b      	lsrs	r3, r3, #28
 8006534:	f003 0307 	and.w	r3, r3, #7
 8006538:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	019a      	lsls	r2, r3, #6
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	061b      	lsls	r3, r3, #24
 8006546:	431a      	orrs	r2, r3
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	071b      	lsls	r3, r3, #28
 800654c:	4990      	ldr	r1, [pc, #576]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800654e:	4313      	orrs	r3, r2
 8006550:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006554:	4b8e      	ldr	r3, [pc, #568]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006556:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800655a:	f023 021f 	bic.w	r2, r3, #31
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	69db      	ldr	r3, [r3, #28]
 8006562:	3b01      	subs	r3, #1
 8006564:	498a      	ldr	r1, [pc, #552]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006566:	4313      	orrs	r3, r2
 8006568:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00d      	beq.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	019a      	lsls	r2, r3, #6
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	061b      	lsls	r3, r3, #24
 8006584:	431a      	orrs	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	071b      	lsls	r3, r3, #28
 800658c:	4980      	ldr	r1, [pc, #512]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800658e:	4313      	orrs	r3, r2
 8006590:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006594:	4b7d      	ldr	r3, [pc, #500]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006596:	2201      	movs	r2, #1
 8006598:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800659a:	f7fd f827 	bl	80035ec <HAL_GetTick>
 800659e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065a0:	e008      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065a2:	f7fd f823 	bl	80035ec <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d901      	bls.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e12b      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065b4:	4b76      	ldr	r3, [pc, #472]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0f0      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d105      	bne.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d079      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80065d8:	4b6e      	ldr	r3, [pc, #440]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065da:	2200      	movs	r2, #0
 80065dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065de:	f7fd f805 	bl	80035ec <HAL_GetTick>
 80065e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80065e4:	e008      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80065e6:	f7fd f801 	bl	80035ec <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d901      	bls.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e109      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80065f8:	4b65      	ldr	r3, [pc, #404]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006600:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006604:	d0ef      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0304 	and.w	r3, r3, #4
 800660e:	2b00      	cmp	r3, #0
 8006610:	d020      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006612:	4b5f      	ldr	r3, [pc, #380]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006618:	0f1b      	lsrs	r3, r3, #28
 800661a:	f003 0307 	and.w	r3, r3, #7
 800661e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	019a      	lsls	r2, r3, #6
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	061b      	lsls	r3, r3, #24
 800662c:	431a      	orrs	r2, r3
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	071b      	lsls	r3, r3, #28
 8006632:	4957      	ldr	r1, [pc, #348]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006634:	4313      	orrs	r3, r2
 8006636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800663a:	4b55      	ldr	r3, [pc, #340]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800663c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006640:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	3b01      	subs	r3, #1
 800664a:	021b      	lsls	r3, r3, #8
 800664c:	4950      	ldr	r1, [pc, #320]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800664e:	4313      	orrs	r3, r2
 8006650:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01e      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006660:	4b4b      	ldr	r3, [pc, #300]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006666:	0e1b      	lsrs	r3, r3, #24
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	019a      	lsls	r2, r3, #6
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	061b      	lsls	r3, r3, #24
 8006678:	431a      	orrs	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	071b      	lsls	r3, r3, #28
 8006680:	4943      	ldr	r1, [pc, #268]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006688:	4b41      	ldr	r3, [pc, #260]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800668a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800668e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006696:	493e      	ldr	r1, [pc, #248]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006698:	4313      	orrs	r3, r2
 800669a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800669e:	4b3d      	ldr	r3, [pc, #244]	; (8006794 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066a0:	2201      	movs	r2, #1
 80066a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066a4:	f7fc ffa2 	bl	80035ec <HAL_GetTick>
 80066a8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066aa:	e008      	b.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80066ac:	f7fc ff9e 	bl	80035ec <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d901      	bls.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e0a6      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80066be:	4b34      	ldr	r3, [pc, #208]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066ca:	d1ef      	bne.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0320 	and.w	r3, r3, #32
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f000 808d 	beq.w	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80066da:	2300      	movs	r3, #0
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	4b2c      	ldr	r3, [pc, #176]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80066e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e2:	4a2b      	ldr	r2, [pc, #172]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80066e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066e8:	6413      	str	r3, [r2, #64]	; 0x40
 80066ea:	4b29      	ldr	r3, [pc, #164]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80066ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80066f6:	4b28      	ldr	r3, [pc, #160]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a27      	ldr	r2, [pc, #156]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80066fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006700:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006702:	f7fc ff73 	bl	80035ec <HAL_GetTick>
 8006706:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006708:	e008      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800670a:	f7fc ff6f 	bl	80035ec <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d901      	bls.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e077      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800671c:	4b1e      	ldr	r3, [pc, #120]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0f0      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006728:	4b19      	ldr	r3, [pc, #100]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800672a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800672c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006730:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d039      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800673c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	429a      	cmp	r2, r3
 8006744:	d032      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006746:	4b12      	ldr	r3, [pc, #72]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800674a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800674e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006750:	4b12      	ldr	r3, [pc, #72]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006752:	2201      	movs	r2, #1
 8006754:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006756:	4b11      	ldr	r3, [pc, #68]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006758:	2200      	movs	r2, #0
 800675a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800675c:	4a0c      	ldr	r2, [pc, #48]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006762:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b01      	cmp	r3, #1
 800676c:	d11e      	bne.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800676e:	f7fc ff3d 	bl	80035ec <HAL_GetTick>
 8006772:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006774:	e014      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006776:	f7fc ff39 	bl	80035ec <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	f241 3288 	movw	r2, #5000	; 0x1388
 8006784:	4293      	cmp	r3, r2
 8006786:	d90b      	bls.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8006788:	2303      	movs	r3, #3
 800678a:	e03f      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800678c:	42470068 	.word	0x42470068
 8006790:	40023800 	.word	0x40023800
 8006794:	42470070 	.word	0x42470070
 8006798:	40007000 	.word	0x40007000
 800679c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067a0:	4b1c      	ldr	r3, [pc, #112]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0e4      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80067b8:	d10d      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80067ba:	4b16      	ldr	r3, [pc, #88]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80067ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ce:	4911      	ldr	r1, [pc, #68]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	608b      	str	r3, [r1, #8]
 80067d4:	e005      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80067d6:	4b0f      	ldr	r3, [pc, #60]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	4a0e      	ldr	r2, [pc, #56]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067dc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80067e0:	6093      	str	r3, [r2, #8]
 80067e2:	4b0c      	ldr	r3, [pc, #48]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ee:	4909      	ldr	r1, [pc, #36]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0310 	and.w	r3, r3, #16
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d004      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006806:	4b04      	ldr	r3, [pc, #16]	; (8006818 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006808:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	40023800 	.word	0x40023800
 8006818:	424711e0 	.word	0x424711e0

0800681c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d101      	bne.n	800682e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e022      	b.n	8006874 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d105      	bne.n	8006846 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	f7fc fae7 	bl	8002e14 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2203      	movs	r2, #3
 800684a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f814 	bl	800687c <HAL_SD_InitCard>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e00a      	b.n	8006874 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800687c:	b5b0      	push	{r4, r5, r7, lr}
 800687e:	b08e      	sub	sp, #56	; 0x38
 8006880:	af04      	add	r7, sp, #16
 8006882:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006884:	2300      	movs	r3, #0
 8006886:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800688c:	2300      	movs	r3, #0
 800688e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006890:	2300      	movs	r3, #0
 8006892:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006894:	2300      	movs	r3, #0
 8006896:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006898:	2376      	movs	r3, #118	; 0x76
 800689a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681d      	ldr	r5, [r3, #0]
 80068a0:	466c      	mov	r4, sp
 80068a2:	f107 0314 	add.w	r3, r7, #20
 80068a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80068aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80068ae:	f107 0308 	add.w	r3, r7, #8
 80068b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068b4:	4628      	mov	r0, r5
 80068b6:	f001 fdd9 	bl	800846c <SDIO_Init>
 80068ba:	4603      	mov	r3, r0
 80068bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80068c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d001      	beq.n	80068cc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e04c      	b.n	8006966 <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80068cc:	4b28      	ldr	r3, [pc, #160]	; (8006970 <HAL_SD_InitCard+0xf4>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f001 fe11 	bl	80084fe <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80068dc:	4b24      	ldr	r3, [pc, #144]	; (8006970 <HAL_SD_InitCard+0xf4>)
 80068de:	2201      	movs	r2, #1
 80068e0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 ff02 	bl	80076ec <SD_PowerON>
 80068e8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068ea:	6a3b      	ldr	r3, [r7, #32]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00b      	beq.n	8006908 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068fc:	6a3b      	ldr	r3, [r7, #32]
 80068fe:	431a      	orrs	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e02e      	b.n	8006966 <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fe23 	bl	8007554 <SD_InitCard>
 800690e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00b      	beq.n	800692e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006922:	6a3b      	ldr	r3, [r7, #32]
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e01b      	b.n	8006966 <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006936:	4618      	mov	r0, r3
 8006938:	f001 fe74 	bl	8008624 <SDMMC_CmdBlockLength>
 800693c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00f      	beq.n	8006964 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a0a      	ldr	r2, [pc, #40]	; (8006974 <HAL_SD_InitCard+0xf8>)
 800694a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	431a      	orrs	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e000      	b.n	8006966 <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3728      	adds	r7, #40	; 0x28
 800696a:	46bd      	mov	sp, r7
 800696c:	bdb0      	pop	{r4, r5, r7, pc}
 800696e:	bf00      	nop
 8006970:	422580a0 	.word	0x422580a0
 8006974:	004005ff 	.word	0x004005ff

08006978 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b092      	sub	sp, #72	; 0x48
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
 8006984:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006986:	f7fc fe31 	bl	80035ec <HAL_GetTick>
 800698a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d107      	bne.n	80069aa <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800699e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e1bd      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	f040 81b0 	bne.w	8006d18 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80069be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	441a      	add	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d907      	bls.n	80069dc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e1a4      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2203      	movs	r2, #3
 80069e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2200      	movs	r2, #0
 80069ea:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d002      	beq.n	80069fa <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80069f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f6:	025b      	lsls	r3, r3, #9
 80069f8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80069fa:	f04f 33ff 	mov.w	r3, #4294967295
 80069fe:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	025b      	lsls	r3, r3, #9
 8006a04:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006a06:	2390      	movs	r3, #144	; 0x90
 8006a08:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006a12:	2301      	movs	r3, #1
 8006a14:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f107 0214 	add.w	r2, r7, #20
 8006a1e:	4611      	mov	r1, r2
 8006a20:	4618      	mov	r0, r3
 8006a22:	f001 fdd3 	bl	80085cc <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d90a      	bls.n	8006a42 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2202      	movs	r2, #2
 8006a30:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f001 fe37 	bl	80086ac <SDMMC_CmdReadMultiBlock>
 8006a3e:	6478      	str	r0, [r7, #68]	; 0x44
 8006a40:	e009      	b.n	8006a56 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2201      	movs	r2, #1
 8006a46:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f001 fe0a 	bl	8008668 <SDMMC_CmdReadSingleBlock>
 8006a54:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d012      	beq.n	8006a82 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a7a      	ldr	r2, [pc, #488]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006a62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a6a:	431a      	orrs	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e151      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006a86:	e061      	b.n	8006b4c <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d03c      	beq.n	8006b10 <HAL_SD_ReadBlocks+0x198>
 8006a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d039      	beq.n	8006b10 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	643b      	str	r3, [r7, #64]	; 0x40
 8006aa0:	e033      	b.n	8006b0a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f001 fd0b 	bl	80084c2 <SDIO_ReadFIFO>
 8006aac:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8006aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab0:	b2da      	uxtb	r2, r3
 8006ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ab4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ab8:	3301      	adds	r3, #1
 8006aba:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac4:	0a1b      	lsrs	r3, r3, #8
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ace:	3301      	adds	r3, #1
 8006ad0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ada:	0c1b      	lsrs	r3, r3, #16
 8006adc:	b2da      	uxtb	r2, r3
 8006ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ae0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aea:	3b01      	subs	r3, #1
 8006aec:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af0:	0e1b      	lsrs	r3, r3, #24
 8006af2:	b2da      	uxtb	r2, r3
 8006af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006af6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006afa:	3301      	adds	r3, #1
 8006afc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b00:	3b01      	subs	r3, #1
 8006b02:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006b04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b06:	3301      	adds	r3, #1
 8006b08:	643b      	str	r3, [r7, #64]	; 0x40
 8006b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b0c:	2b07      	cmp	r3, #7
 8006b0e:	d9c8      	bls.n	8006aa2 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006b10:	f7fc fd6c 	bl	80035ec <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d902      	bls.n	8006b26 <HAL_SD_ReadBlocks+0x1ae>
 8006b20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d112      	bne.n	8006b4c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a48      	ldr	r2, [pc, #288]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006b2c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e0ec      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b52:	f240 332a 	movw	r3, #810	; 0x32a
 8006b56:	4013      	ands	r3, r2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d095      	beq.n	8006a88 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d022      	beq.n	8006bb0 <HAL_SD_ReadBlocks+0x238>
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d91f      	bls.n	8006bb0 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b74:	2b03      	cmp	r3, #3
 8006b76:	d01b      	beq.n	8006bb0 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f001 fdfb 	bl	8008778 <SDMMC_CmdStopTransfer>
 8006b82:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006b84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d012      	beq.n	8006bb0 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a2f      	ldr	r2, [pc, #188]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006b90:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e0ba      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb6:	f003 0308 	and.w	r3, r3, #8
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d012      	beq.n	8006be4 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a22      	ldr	r2, [pc, #136]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006bc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bca:	f043 0208 	orr.w	r2, r3, #8
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e0a0      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d012      	beq.n	8006c18 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a15      	ldr	r2, [pc, #84]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006bf8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bfe:	f043 0202 	orr.w	r2, r3, #2
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e086      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d063      	beq.n	8006cee <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a08      	ldr	r2, [pc, #32]	; (8006c4c <HAL_SD_ReadBlocks+0x2d4>)
 8006c2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c32:	f043 0220 	orr.w	r2, r3, #32
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e06c      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
 8006c4c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f001 fc34 	bl	80084c2 <SDIO_ReadFIFO>
 8006c5a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c62:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c66:	3301      	adds	r3, #1
 8006c68:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c72:	0a1b      	lsrs	r3, r3, #8
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c78:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c82:	3b01      	subs	r3, #1
 8006c84:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c88:	0c1b      	lsrs	r3, r3, #16
 8006c8a:	b2da      	uxtb	r2, r3
 8006c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c8e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c92:	3301      	adds	r3, #1
 8006c94:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006c96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9e:	0e1b      	lsrs	r3, r3, #24
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca8:	3301      	adds	r3, #1
 8006caa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006cb2:	f7fc fc9b 	bl	80035ec <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d902      	bls.n	8006cc8 <HAL_SD_ReadBlocks+0x350>
 8006cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d112      	bne.n	8006cee <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a18      	ldr	r2, [pc, #96]	; (8006d30 <HAL_SD_ReadBlocks+0x3b8>)
 8006cce:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e01b      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_SD_ReadBlocks+0x38a>
 8006cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1a6      	bne.n	8006c50 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f240 523a 	movw	r2, #1338	; 0x53a
 8006d0a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006d14:	2300      	movs	r3, #0
 8006d16:	e006      	b.n	8006d26 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d1c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
  }
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3748      	adds	r7, #72	; 0x48
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	004005ff 	.word	0x004005ff

08006d34 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b092      	sub	sp, #72	; 0x48
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
 8006d40:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006d42:	f7fc fc53 	bl	80035ec <HAL_GetTick>
 8006d46:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d107      	bne.n	8006d66 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e166      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	f040 8159 	bne.w	8007026 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	441a      	add	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d907      	bls.n	8006d98 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d8c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e14d      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2200      	movs	r2, #0
 8006da6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d002      	beq.n	8006db6 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db2:	025b      	lsls	r3, r3, #9
 8006db4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006db6:	f04f 33ff 	mov.w	r3, #4294967295
 8006dba:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	025b      	lsls	r3, r3, #9
 8006dc0:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006dc2:	2390      	movs	r3, #144	; 0x90
 8006dc4:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f107 0218 	add.w	r2, r7, #24
 8006dda:	4611      	mov	r1, r2
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f001 fbf5 	bl	80085cc <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d90a      	bls.n	8006dfe <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2220      	movs	r2, #32
 8006dec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 fc9d 	bl	8008734 <SDMMC_CmdWriteMultiBlock>
 8006dfa:	6478      	str	r0, [r7, #68]	; 0x44
 8006dfc:	e009      	b.n	8006e12 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2210      	movs	r2, #16
 8006e02:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f001 fc70 	bl	80086f0 <SDMMC_CmdWriteSingleBlock>
 8006e10:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d012      	beq.n	8006e3e <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a87      	ldr	r2, [pc, #540]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006e1e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e26:	431a      	orrs	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e0fa      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006e42:	e065      	b.n	8006f10 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d040      	beq.n	8006ed4 <HAL_SD_WriteBlocks+0x1a0>
 8006e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d03d      	beq.n	8006ed4 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006e58:	2300      	movs	r3, #0
 8006e5a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e5c:	e037      	b.n	8006ece <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e66:	3301      	adds	r3, #1
 8006e68:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	021a      	lsls	r2, r3, #8
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7e:	3301      	adds	r3, #1
 8006e80:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e84:	3b01      	subs	r3, #1
 8006e86:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	041a      	lsls	r2, r3, #16
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e96:	3301      	adds	r3, #1
 8006e98:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	061a      	lsls	r2, r3, #24
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eae:	3301      	adds	r3, #1
 8006eb0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f107 0214 	add.w	r2, r7, #20
 8006ec0:	4611      	mov	r1, r2
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f001 fb0a 	bl	80084dc <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eca:	3301      	adds	r3, #1
 8006ecc:	643b      	str	r3, [r7, #64]	; 0x40
 8006ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ed0:	2b07      	cmp	r3, #7
 8006ed2:	d9c4      	bls.n	8006e5e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006ed4:	f7fc fb8a 	bl	80035ec <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d902      	bls.n	8006eea <HAL_SD_WriteBlocks+0x1b6>
 8006ee4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d112      	bne.n	8006f10 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a53      	ldr	r2, [pc, #332]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006ef0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ef6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	e091      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f16:	f240 331a 	movw	r3, #794	; 0x31a
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d091      	beq.n	8006e44 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d022      	beq.n	8006f74 <HAL_SD_WriteBlocks+0x240>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d91f      	bls.n	8006f74 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f38:	2b03      	cmp	r3, #3
 8006f3a:	d01b      	beq.n	8006f74 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f001 fc19 	bl	8008778 <SDMMC_CmdStopTransfer>
 8006f46:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d012      	beq.n	8006f74 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a3a      	ldr	r2, [pc, #232]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006f54:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e05f      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7a:	f003 0308 	and.w	r3, r3, #8
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d012      	beq.n	8006fa8 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a2d      	ldr	r2, [pc, #180]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006f88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8e:	f043 0208 	orr.w	r2, r3, #8
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e045      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d012      	beq.n	8006fdc <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a20      	ldr	r2, [pc, #128]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006fbc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc2:	f043 0202 	orr.w	r2, r3, #2
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e02b      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fe2:	f003 0310 	and.w	r3, r3, #16
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d012      	beq.n	8007010 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a13      	ldr	r2, [pc, #76]	; (800703c <HAL_SD_WriteBlocks+0x308>)
 8006ff0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff6:	f043 0210 	orr.w	r2, r3, #16
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e011      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f240 523a 	movw	r2, #1338	; 0x53a
 8007018:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	e006      	b.n	8007034 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
  }
}
 8007034:	4618      	mov	r0, r3
 8007036:	3748      	adds	r7, #72	; 0x48
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	004005ff 	.word	0x004005ff

08007040 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800704e:	0f9b      	lsrs	r3, r3, #30
 8007050:	b2da      	uxtb	r2, r3
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800705a:	0e9b      	lsrs	r3, r3, #26
 800705c:	b2db      	uxtb	r3, r3
 800705e:	f003 030f 	and.w	r3, r3, #15
 8007062:	b2da      	uxtb	r2, r3
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800706c:	0e1b      	lsrs	r3, r3, #24
 800706e:	b2db      	uxtb	r3, r3
 8007070:	f003 0303 	and.w	r3, r3, #3
 8007074:	b2da      	uxtb	r2, r3
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800707e:	0c1b      	lsrs	r3, r3, #16
 8007080:	b2da      	uxtb	r2, r3
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800708a:	0a1b      	lsrs	r3, r3, #8
 800708c:	b2da      	uxtb	r2, r3
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007096:	b2da      	uxtb	r2, r3
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070a0:	0d1b      	lsrs	r3, r3, #20
 80070a2:	b29a      	uxth	r2, r3
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070ac:	0c1b      	lsrs	r3, r3, #16
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 030f 	and.w	r3, r3, #15
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070be:	0bdb      	lsrs	r3, r3, #15
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	b2da      	uxtb	r2, r3
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070d0:	0b9b      	lsrs	r3, r3, #14
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070e2:	0b5b      	lsrs	r3, r3, #13
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	b2da      	uxtb	r2, r3
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070f4:	0b1b      	lsrs	r3, r3, #12
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	f003 0301 	and.w	r3, r3, #1
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2200      	movs	r2, #0
 8007106:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710c:	2b00      	cmp	r3, #0
 800710e:	d163      	bne.n	80071d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007114:	009a      	lsls	r2, r3, #2
 8007116:	f640 73fc 	movw	r3, #4092	; 0xffc
 800711a:	4013      	ands	r3, r2
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007120:	0f92      	lsrs	r2, r2, #30
 8007122:	431a      	orrs	r2, r3
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800712c:	0edb      	lsrs	r3, r3, #27
 800712e:	b2db      	uxtb	r3, r3
 8007130:	f003 0307 	and.w	r3, r3, #7
 8007134:	b2da      	uxtb	r2, r3
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800713e:	0e1b      	lsrs	r3, r3, #24
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0307 	and.w	r3, r3, #7
 8007146:	b2da      	uxtb	r2, r3
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007150:	0d5b      	lsrs	r3, r3, #21
 8007152:	b2db      	uxtb	r3, r3
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	b2da      	uxtb	r2, r3
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007162:	0c9b      	lsrs	r3, r3, #18
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0307 	and.w	r3, r3, #7
 800716a:	b2da      	uxtb	r2, r3
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007174:	0bdb      	lsrs	r3, r3, #15
 8007176:	b2db      	uxtb	r3, r3
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	b2da      	uxtb	r2, r3
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	7e1b      	ldrb	r3, [r3, #24]
 8007190:	b2db      	uxtb	r3, r3
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	3302      	adds	r3, #2
 8007198:	2201      	movs	r2, #1
 800719a:	fa02 f303 	lsl.w	r3, r2, r3
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80071a2:	fb02 f203 	mul.w	r2, r2, r3
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	7a1b      	ldrb	r3, [r3, #8]
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	f003 030f 	and.w	r3, r3, #15
 80071b4:	2201      	movs	r2, #1
 80071b6:	409a      	lsls	r2, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80071c4:	0a52      	lsrs	r2, r2, #9
 80071c6:	fb02 f203 	mul.w	r2, r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071d4:	661a      	str	r2, [r3, #96]	; 0x60
 80071d6:	e031      	b.n	800723c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d11d      	bne.n	800721c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071e4:	041b      	lsls	r3, r3, #16
 80071e6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071ee:	0c1b      	lsrs	r3, r3, #16
 80071f0:	431a      	orrs	r2, r3
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	3301      	adds	r3, #1
 80071fc:	029a      	lsls	r2, r3, #10
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007210:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	661a      	str	r2, [r3, #96]	; 0x60
 800721a:	e00f      	b.n	800723c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a58      	ldr	r2, [pc, #352]	; (8007384 <HAL_SD_GetCardCSD+0x344>)
 8007222:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007228:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e09d      	b.n	8007378 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007240:	0b9b      	lsrs	r3, r3, #14
 8007242:	b2db      	uxtb	r3, r3
 8007244:	f003 0301 	and.w	r3, r3, #1
 8007248:	b2da      	uxtb	r2, r3
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007252:	09db      	lsrs	r3, r3, #7
 8007254:	b2db      	uxtb	r3, r3
 8007256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800725a:	b2da      	uxtb	r2, r3
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007264:	b2db      	uxtb	r3, r3
 8007266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800726a:	b2da      	uxtb	r2, r3
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007274:	0fdb      	lsrs	r3, r3, #31
 8007276:	b2da      	uxtb	r2, r3
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007280:	0f5b      	lsrs	r3, r3, #29
 8007282:	b2db      	uxtb	r3, r3
 8007284:	f003 0303 	and.w	r3, r3, #3
 8007288:	b2da      	uxtb	r2, r3
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007292:	0e9b      	lsrs	r3, r3, #26
 8007294:	b2db      	uxtb	r3, r3
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	b2da      	uxtb	r2, r3
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a4:	0d9b      	lsrs	r3, r3, #22
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	f003 030f 	and.w	r3, r3, #15
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072b6:	0d5b      	lsrs	r3, r3, #21
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	f003 0301 	and.w	r3, r3, #1
 80072be:	b2da      	uxtb	r2, r3
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d2:	0c1b      	lsrs	r3, r3, #16
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e6:	0bdb      	lsrs	r3, r3, #15
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	f003 0301 	and.w	r3, r3, #1
 80072ee:	b2da      	uxtb	r2, r3
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072fa:	0b9b      	lsrs	r3, r3, #14
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	b2da      	uxtb	r2, r3
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730e:	0b5b      	lsrs	r3, r3, #13
 8007310:	b2db      	uxtb	r3, r3
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	b2da      	uxtb	r2, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007322:	0b1b      	lsrs	r3, r3, #12
 8007324:	b2db      	uxtb	r3, r3
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	b2da      	uxtb	r2, r3
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007336:	0a9b      	lsrs	r3, r3, #10
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	b2da      	uxtb	r2, r3
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800734a:	0a1b      	lsrs	r3, r3, #8
 800734c:	b2db      	uxtb	r3, r3
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	b2da      	uxtb	r2, r3
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800735e:	085b      	lsrs	r3, r3, #1
 8007360:	b2db      	uxtb	r3, r3
 8007362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007366:	b2da      	uxtb	r2, r3
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2201      	movs	r2, #1
 8007372:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	004005ff 	.word	0x004005ff

08007388 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80073e0:	b5b0      	push	{r4, r5, r7, lr}
 80073e2:	b08e      	sub	sp, #56	; 0x38
 80073e4:	af04      	add	r7, sp, #16
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2203      	movs	r2, #3
 80073f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073fc:	2b03      	cmp	r3, #3
 80073fe:	d02e      	beq.n	800745e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007406:	d106      	bne.n	8007416 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	639a      	str	r2, [r3, #56]	; 0x38
 8007414:	e029      	b.n	800746a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800741c:	d10a      	bne.n	8007434 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 fa1a 	bl	8007858 <SD_WideBus_Enable>
 8007424:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	431a      	orrs	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	639a      	str	r2, [r3, #56]	; 0x38
 8007432:	e01a      	b.n	800746a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10a      	bne.n	8007450 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 fa57 	bl	80078ee <SD_WideBus_Disable>
 8007440:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007446:	6a3b      	ldr	r3, [r7, #32]
 8007448:	431a      	orrs	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	639a      	str	r2, [r3, #56]	; 0x38
 800744e:	e00c      	b.n	800746a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007454:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	639a      	str	r2, [r3, #56]	; 0x38
 800745c:	e005      	b.n	800746a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007462:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a26      	ldr	r2, [pc, #152]	; (8007510 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007478:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007488:	e01f      	b.n	80074ca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	699b      	ldr	r3, [r3, #24]
 80074aa:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681d      	ldr	r5, [r3, #0]
 80074b0:	466c      	mov	r4, sp
 80074b2:	f107 0314 	add.w	r3, r7, #20
 80074b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80074ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80074be:	f107 0308 	add.w	r3, r7, #8
 80074c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074c4:	4628      	mov	r0, r5
 80074c6:	f000 ffd1 	bl	800846c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80074d2:	4618      	mov	r0, r3
 80074d4:	f001 f8a6 	bl	8008624 <SDMMC_CmdBlockLength>
 80074d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00c      	beq.n	80074fa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a0a      	ldr	r2, [pc, #40]	; (8007510 <HAL_SD_ConfigWideBusOperation+0x130>)
 80074e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	431a      	orrs	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8007502:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007506:	4618      	mov	r0, r3
 8007508:	3728      	adds	r7, #40	; 0x28
 800750a:	46bd      	mov	sp, r7
 800750c:	bdb0      	pop	{r4, r5, r7, pc}
 800750e:	bf00      	nop
 8007510:	004005ff 	.word	0x004005ff

08007514 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800751c:	2300      	movs	r3, #0
 800751e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007520:	f107 030c 	add.w	r3, r7, #12
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f96e 	bl	8007808 <SD_SendStatus>
 800752c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	431a      	orrs	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	0a5b      	lsrs	r3, r3, #9
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800754a:	693b      	ldr	r3, [r7, #16]
}
 800754c:	4618      	mov	r0, r3
 800754e:	3718      	adds	r7, #24
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007554:	b5b0      	push	{r4, r5, r7, lr}
 8007556:	b094      	sub	sp, #80	; 0x50
 8007558:	af04      	add	r7, sp, #16
 800755a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800755c:	2301      	movs	r3, #1
 800755e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4618      	mov	r0, r3
 8007566:	f000 ffd9 	bl	800851c <SDIO_GetPowerState>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007570:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007574:	e0b6      	b.n	80076e4 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800757a:	2b03      	cmp	r3, #3
 800757c:	d02f      	beq.n	80075de <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4618      	mov	r0, r3
 8007584:	f001 fa02 	bl	800898c <SDMMC_CmdSendCID>
 8007588:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800758a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <SD_InitCard+0x40>
    {
      return errorstate;
 8007590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007592:	e0a7      	b.n	80076e4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2100      	movs	r1, #0
 800759a:	4618      	mov	r0, r3
 800759c:	f001 f803 	bl	80085a6 <SDIO_GetResponse>
 80075a0:	4602      	mov	r2, r0
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2104      	movs	r1, #4
 80075ac:	4618      	mov	r0, r3
 80075ae:	f000 fffa 	bl	80085a6 <SDIO_GetResponse>
 80075b2:	4602      	mov	r2, r0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2108      	movs	r1, #8
 80075be:	4618      	mov	r0, r3
 80075c0:	f000 fff1 	bl	80085a6 <SDIO_GetResponse>
 80075c4:	4602      	mov	r2, r0
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	210c      	movs	r1, #12
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 ffe8 	bl	80085a6 <SDIO_GetResponse>
 80075d6:	4602      	mov	r2, r0
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e2:	2b03      	cmp	r3, #3
 80075e4:	d00d      	beq.n	8007602 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f107 020e 	add.w	r2, r7, #14
 80075ee:	4611      	mov	r1, r2
 80075f0:	4618      	mov	r0, r3
 80075f2:	f001 fa08 	bl	8008a06 <SDMMC_CmdSetRelAdd>
 80075f6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80075f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <SD_InitCard+0xae>
    {
      return errorstate;
 80075fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007600:	e070      	b.n	80076e4 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007606:	2b03      	cmp	r3, #3
 8007608:	d036      	beq.n	8007678 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800760a:	89fb      	ldrh	r3, [r7, #14]
 800760c:	461a      	mov	r2, r3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800761a:	041b      	lsls	r3, r3, #16
 800761c:	4619      	mov	r1, r3
 800761e:	4610      	mov	r0, r2
 8007620:	f001 f9d2 	bl	80089c8 <SDMMC_CmdSendCSD>
 8007624:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007628:	2b00      	cmp	r3, #0
 800762a:	d001      	beq.n	8007630 <SD_InitCard+0xdc>
    {
      return errorstate;
 800762c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800762e:	e059      	b.n	80076e4 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2100      	movs	r1, #0
 8007636:	4618      	mov	r0, r3
 8007638:	f000 ffb5 	bl	80085a6 <SDIO_GetResponse>
 800763c:	4602      	mov	r2, r0
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2104      	movs	r1, #4
 8007648:	4618      	mov	r0, r3
 800764a:	f000 ffac 	bl	80085a6 <SDIO_GetResponse>
 800764e:	4602      	mov	r2, r0
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2108      	movs	r1, #8
 800765a:	4618      	mov	r0, r3
 800765c:	f000 ffa3 	bl	80085a6 <SDIO_GetResponse>
 8007660:	4602      	mov	r2, r0
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	210c      	movs	r1, #12
 800766c:	4618      	mov	r0, r3
 800766e:	f000 ff9a 	bl	80085a6 <SDIO_GetResponse>
 8007672:	4602      	mov	r2, r0
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2104      	movs	r1, #4
 800767e:	4618      	mov	r0, r3
 8007680:	f000 ff91 	bl	80085a6 <SDIO_GetResponse>
 8007684:	4603      	mov	r3, r0
 8007686:	0d1a      	lsrs	r2, r3, #20
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800768c:	f107 0310 	add.w	r3, r7, #16
 8007690:	4619      	mov	r1, r3
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f7ff fcd4 	bl	8007040 <HAL_SD_GetCardCSD>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d002      	beq.n	80076a4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800769e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80076a2:	e01f      	b.n	80076e4 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6819      	ldr	r1, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ac:	041b      	lsls	r3, r3, #16
 80076ae:	461a      	mov	r2, r3
 80076b0:	f04f 0300 	mov.w	r3, #0
 80076b4:	4608      	mov	r0, r1
 80076b6:	f001 f881 	bl	80087bc <SDMMC_CmdSelDesel>
 80076ba:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80076bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d001      	beq.n	80076c6 <SD_InitCard+0x172>
  {
    return errorstate;
 80076c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076c4:	e00e      	b.n	80076e4 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681d      	ldr	r5, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	466c      	mov	r4, sp
 80076ce:	f103 0210 	add.w	r2, r3, #16
 80076d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80076d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076d8:	3304      	adds	r3, #4
 80076da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076dc:	4628      	mov	r0, r5
 80076de:	f000 fec5 	bl	800846c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3740      	adds	r7, #64	; 0x40
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bdb0      	pop	{r4, r5, r7, pc}

080076ec <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076f4:	2300      	movs	r3, #0
 80076f6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80076f8:	2300      	movs	r3, #0
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	2300      	movs	r3, #0
 80076fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4618      	mov	r0, r3
 8007706:	f001 f87c 	bl	8008802 <SDMMC_CmdGoIdleState>
 800770a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	e072      	b.n	80077fc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4618      	mov	r0, r3
 800771c:	f001 f88f 	bl	800883e <SDMMC_CmdOperCond>
 8007720:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00d      	beq.n	8007744 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4618      	mov	r0, r3
 8007734:	f001 f865 	bl	8008802 <SDMMC_CmdGoIdleState>
 8007738:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d004      	beq.n	800774a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	e05b      	b.n	80077fc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800774e:	2b01      	cmp	r3, #1
 8007750:	d137      	bne.n	80077c2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2100      	movs	r1, #0
 8007758:	4618      	mov	r0, r3
 800775a:	f001 f88f 	bl	800887c <SDMMC_CmdAppCommand>
 800775e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d02d      	beq.n	80077c2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007766:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800776a:	e047      	b.n	80077fc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2100      	movs	r1, #0
 8007772:	4618      	mov	r0, r3
 8007774:	f001 f882 	bl	800887c <SDMMC_CmdAppCommand>
 8007778:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d001      	beq.n	8007784 <SD_PowerON+0x98>
    {
      return errorstate;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	e03b      	b.n	80077fc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	491e      	ldr	r1, [pc, #120]	; (8007804 <SD_PowerON+0x118>)
 800778a:	4618      	mov	r0, r3
 800778c:	f001 f898 	bl	80088c0 <SDMMC_CmdAppOperCommand>
 8007790:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d002      	beq.n	800779e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007798:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800779c:	e02e      	b.n	80077fc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2100      	movs	r1, #0
 80077a4:	4618      	mov	r0, r3
 80077a6:	f000 fefe 	bl	80085a6 <SDIO_GetResponse>
 80077aa:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	0fdb      	lsrs	r3, r3, #31
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d101      	bne.n	80077b8 <SD_PowerON+0xcc>
 80077b4:	2301      	movs	r3, #1
 80077b6:	e000      	b.n	80077ba <SD_PowerON+0xce>
 80077b8:	2300      	movs	r3, #0
 80077ba:	613b      	str	r3, [r7, #16]

    count++;
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	3301      	adds	r3, #1
 80077c0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d802      	bhi.n	80077d2 <SD_PowerON+0xe6>
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d0cc      	beq.n	800776c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80077d8:	4293      	cmp	r3, r2
 80077da:	d902      	bls.n	80077e2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80077dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80077e0:	e00c      	b.n	80077fc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	645a      	str	r2, [r3, #68]	; 0x44
 80077f2:	e002      	b.n	80077fa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	c1100000 	.word	0xc1100000

08007808 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d102      	bne.n	800781e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007818:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800781c:	e018      	b.n	8007850 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007826:	041b      	lsls	r3, r3, #16
 8007828:	4619      	mov	r1, r3
 800782a:	4610      	mov	r0, r2
 800782c:	f001 f90c 	bl	8008a48 <SDMMC_CmdSendStatus>
 8007830:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	e009      	b.n	8007850 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2100      	movs	r1, #0
 8007842:	4618      	mov	r0, r3
 8007844:	f000 feaf 	bl	80085a6 <SDIO_GetResponse>
 8007848:	4602      	mov	r2, r0
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	2300      	movs	r3, #0
 8007866:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2100      	movs	r1, #0
 800786e:	4618      	mov	r0, r3
 8007870:	f000 fe99 	bl	80085a6 <SDIO_GetResponse>
 8007874:	4603      	mov	r3, r0
 8007876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800787a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800787e:	d102      	bne.n	8007886 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007880:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007884:	e02f      	b.n	80078e6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007886:	f107 030c 	add.w	r3, r7, #12
 800788a:	4619      	mov	r1, r3
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f879 	bl	8007984 <SD_FindSCR>
 8007892:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	e023      	b.n	80078e6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d01c      	beq.n	80078e2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078b0:	041b      	lsls	r3, r3, #16
 80078b2:	4619      	mov	r1, r3
 80078b4:	4610      	mov	r0, r2
 80078b6:	f000 ffe1 	bl	800887c <SDMMC_CmdAppCommand>
 80078ba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d001      	beq.n	80078c6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	e00f      	b.n	80078e6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2102      	movs	r1, #2
 80078cc:	4618      	mov	r0, r3
 80078ce:	f001 f81a 	bl	8008906 <SDMMC_CmdBusWidth>
 80078d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	e003      	b.n	80078e6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80078de:	2300      	movs	r3, #0
 80078e0:	e001      	b.n	80078e6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80078e2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b086      	sub	sp, #24
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	2300      	movs	r3, #0
 80078fc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	2100      	movs	r1, #0
 8007904:	4618      	mov	r0, r3
 8007906:	f000 fe4e 	bl	80085a6 <SDIO_GetResponse>
 800790a:	4603      	mov	r3, r0
 800790c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007910:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007914:	d102      	bne.n	800791c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007916:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800791a:	e02f      	b.n	800797c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800791c:	f107 030c 	add.w	r3, r7, #12
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 f82e 	bl	8007984 <SD_FindSCR>
 8007928:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	e023      	b.n	800797c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d01c      	beq.n	8007978 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007946:	041b      	lsls	r3, r3, #16
 8007948:	4619      	mov	r1, r3
 800794a:	4610      	mov	r0, r2
 800794c:	f000 ff96 	bl	800887c <SDMMC_CmdAppCommand>
 8007950:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d001      	beq.n	800795c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	e00f      	b.n	800797c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2100      	movs	r1, #0
 8007962:	4618      	mov	r0, r3
 8007964:	f000 ffcf 	bl	8008906 <SDMMC_CmdBusWidth>
 8007968:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d001      	beq.n	8007974 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	e003      	b.n	800797c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007974:	2300      	movs	r3, #0
 8007976:	e001      	b.n	800797c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007978:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800797c:	4618      	mov	r0, r3
 800797e:	3718      	adds	r7, #24
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007984:	b590      	push	{r4, r7, lr}
 8007986:	b08f      	sub	sp, #60	; 0x3c
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800798e:	f7fb fe2d 	bl	80035ec <HAL_GetTick>
 8007992:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007994:	2300      	movs	r3, #0
 8007996:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007998:	2300      	movs	r3, #0
 800799a:	60bb      	str	r3, [r7, #8]
 800799c:	2300      	movs	r3, #0
 800799e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2108      	movs	r1, #8
 80079aa:	4618      	mov	r0, r3
 80079ac:	f000 fe3a 	bl	8008624 <SDMMC_CmdBlockLength>
 80079b0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80079b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d001      	beq.n	80079bc <SD_FindSCR+0x38>
  {
    return errorstate;
 80079b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ba:	e0b2      	b.n	8007b22 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079c4:	041b      	lsls	r3, r3, #16
 80079c6:	4619      	mov	r1, r3
 80079c8:	4610      	mov	r0, r2
 80079ca:	f000 ff57 	bl	800887c <SDMMC_CmdAppCommand>
 80079ce:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80079d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <SD_FindSCR+0x56>
  {
    return errorstate;
 80079d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d8:	e0a3      	b.n	8007b22 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80079da:	f04f 33ff 	mov.w	r3, #4294967295
 80079de:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80079e0:	2308      	movs	r3, #8
 80079e2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80079e4:	2330      	movs	r3, #48	; 0x30
 80079e6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80079e8:	2302      	movs	r3, #2
 80079ea:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80079ec:	2300      	movs	r3, #0
 80079ee:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80079f0:	2301      	movs	r3, #1
 80079f2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f107 0210 	add.w	r2, r7, #16
 80079fc:	4611      	mov	r1, r2
 80079fe:	4618      	mov	r0, r3
 8007a00:	f000 fde4 	bl	80085cc <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f000 ff9e 	bl	800894a <SDMMC_CmdSendSCR>
 8007a0e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d02a      	beq.n	8007a6c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a18:	e083      	b.n	8007b22 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00f      	beq.n	8007a48 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6819      	ldr	r1, [r3, #0]
 8007a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	f107 0208 	add.w	r2, r7, #8
 8007a34:	18d4      	adds	r4, r2, r3
 8007a36:	4608      	mov	r0, r1
 8007a38:	f000 fd43 	bl	80084c2 <SDIO_ReadFIFO>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	6023      	str	r3, [r4, #0]
      index++;
 8007a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a42:	3301      	adds	r3, #1
 8007a44:	637b      	str	r3, [r7, #52]	; 0x34
 8007a46:	e006      	b.n	8007a56 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d012      	beq.n	8007a7c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007a56:	f7fb fdc9 	bl	80035ec <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a64:	d102      	bne.n	8007a6c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007a66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a6a:	e05a      	b.n	8007b22 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a72:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d0cf      	beq.n	8007a1a <SD_FindSCR+0x96>
 8007a7a:	e000      	b.n	8007a7e <SD_FindSCR+0xfa>
      break;
 8007a7c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a84:	f003 0308 	and.w	r3, r3, #8
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d005      	beq.n	8007a98 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2208      	movs	r2, #8
 8007a92:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007a94:	2308      	movs	r3, #8
 8007a96:	e044      	b.n	8007b22 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a9e:	f003 0302 	and.w	r3, r3, #2
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d005      	beq.n	8007ab2 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2202      	movs	r2, #2
 8007aac:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007aae:	2302      	movs	r3, #2
 8007ab0:	e037      	b.n	8007b22 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ab8:	f003 0320 	and.w	r3, r3, #32
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d005      	beq.n	8007acc <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007ac8:	2320      	movs	r3, #32
 8007aca:	e02a      	b.n	8007b22 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f240 523a 	movw	r2, #1338	; 0x53a
 8007ad4:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	061a      	lsls	r2, r3, #24
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007ae2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	0a1b      	lsrs	r3, r3, #8
 8007ae8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007aec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	0e1b      	lsrs	r3, r3, #24
 8007af2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af6:	601a      	str	r2, [r3, #0]
    scr++;
 8007af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007afa:	3304      	adds	r3, #4
 8007afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	061a      	lsls	r2, r3, #24
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	021b      	lsls	r3, r3, #8
 8007b06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007b0a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	0a1b      	lsrs	r3, r3, #8
 8007b10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007b14:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	0e1b      	lsrs	r3, r3, #24
 8007b1a:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1e:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	373c      	adds	r7, #60	; 0x3c
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd90      	pop	{r4, r7, pc}

08007b2a <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b082      	sub	sp, #8
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
 8007b32:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d101      	bne.n	8007b3e <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e025      	b.n	8007b8a <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f7fb fbae 	bl	80032b4 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	3304      	adds	r3, #4
 8007b68:	4619      	mov	r1, r3
 8007b6a:	4610      	mov	r0, r2
 8007b6c:	f000 fb8c 	bl	8008288 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6818      	ldr	r0, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	f000 fbf7 	bl	800836e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b082      	sub	sp, #8
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d101      	bne.n	8007ba4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e07b      	b.n	8007c9c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d108      	bne.n	8007bbe <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bb4:	d009      	beq.n	8007bca <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	61da      	str	r2, [r3, #28]
 8007bbc:	e005      	b.n	8007bca <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d106      	bne.n	8007bea <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7fb f97d 	bl	8002ee4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2202      	movs	r2, #2
 8007bee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c00:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007c12:	431a      	orrs	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c1c:	431a      	orrs	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	431a      	orrs	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007c44:	431a      	orrs	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c4e:	ea42 0103 	orr.w	r1, r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c56:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	0c1b      	lsrs	r3, r3, #16
 8007c68:	f003 0104 	and.w	r1, r3, #4
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	f003 0210 	and.w	r2, r3, #16
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	430a      	orrs	r2, r1
 8007c7a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	69da      	ldr	r2, [r3, #28]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c8a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e03f      	b.n	8007d36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d106      	bne.n	8007cd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f7fb f952 	bl	8002f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2224      	movs	r2, #36	; 0x24
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68da      	ldr	r2, [r3, #12]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ce6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 f905 	bl	8007ef8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	691a      	ldr	r2, [r3, #16]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	695a      	ldr	r2, [r3, #20]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68da      	ldr	r2, [r3, #12]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2220      	movs	r2, #32
 8007d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3708      	adds	r7, #8
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b08a      	sub	sp, #40	; 0x28
 8007d42:	af02      	add	r7, sp, #8
 8007d44:	60f8      	str	r0, [r7, #12]
 8007d46:	60b9      	str	r1, [r7, #8]
 8007d48:	603b      	str	r3, [r7, #0]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b20      	cmp	r3, #32
 8007d5c:	d17c      	bne.n	8007e58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <HAL_UART_Transmit+0x2c>
 8007d64:	88fb      	ldrh	r3, [r7, #6]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d101      	bne.n	8007d6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e075      	b.n	8007e5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d101      	bne.n	8007d7c <HAL_UART_Transmit+0x3e>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	e06e      	b.n	8007e5a <HAL_UART_Transmit+0x11c>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2221      	movs	r2, #33	; 0x21
 8007d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d92:	f7fb fc2b 	bl	80035ec <HAL_GetTick>
 8007d96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	88fa      	ldrh	r2, [r7, #6]
 8007da2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dac:	d108      	bne.n	8007dc0 <HAL_UART_Transmit+0x82>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d104      	bne.n	8007dc0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007db6:	2300      	movs	r3, #0
 8007db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	61bb      	str	r3, [r7, #24]
 8007dbe:	e003      	b.n	8007dc8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007dd0:	e02a      	b.n	8007e28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2180      	movs	r1, #128	; 0x80
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 f840 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d001      	beq.n	8007dec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e036      	b.n	8007e5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007dec:	69fb      	ldr	r3, [r7, #28]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d10b      	bne.n	8007e0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	881b      	ldrh	r3, [r3, #0]
 8007df6:	461a      	mov	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e02:	69bb      	ldr	r3, [r7, #24]
 8007e04:	3302      	adds	r3, #2
 8007e06:	61bb      	str	r3, [r7, #24]
 8007e08:	e007      	b.n	8007e1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e0a:	69fb      	ldr	r3, [r7, #28]
 8007e0c:	781a      	ldrb	r2, [r3, #0]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	3301      	adds	r3, #1
 8007e18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	3b01      	subs	r3, #1
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d1cf      	bne.n	8007dd2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2140      	movs	r1, #64	; 0x40
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f000 f810 	bl	8007e62 <UART_WaitOnFlagUntilTimeout>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d001      	beq.n	8007e4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e006      	b.n	8007e5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2220      	movs	r2, #32
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007e54:	2300      	movs	r3, #0
 8007e56:	e000      	b.n	8007e5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007e58:	2302      	movs	r3, #2
  }
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3720      	adds	r7, #32
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}

08007e62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b084      	sub	sp, #16
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	60f8      	str	r0, [r7, #12]
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	603b      	str	r3, [r7, #0]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e72:	e02c      	b.n	8007ece <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7a:	d028      	beq.n	8007ece <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d007      	beq.n	8007e92 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e82:	f7fb fbb3 	bl	80035ec <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	69ba      	ldr	r2, [r7, #24]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d21d      	bcs.n	8007ece <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68da      	ldr	r2, [r3, #12]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ea0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	695a      	ldr	r2, [r3, #20]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f022 0201 	bic.w	r2, r2, #1
 8007eb0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2220      	movs	r2, #32
 8007eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2220      	movs	r2, #32
 8007ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e00f      	b.n	8007eee <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	bf0c      	ite	eq
 8007ede:	2301      	moveq	r3, #1
 8007ee0:	2300      	movne	r3, #0
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	79fb      	ldrb	r3, [r7, #7]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d0c3      	beq.n	8007e74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3710      	adds	r7, #16
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
	...

08007ef8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	b09f      	sub	sp, #124	; 0x7c
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	691b      	ldr	r3, [r3, #16]
 8007f08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f0e:	68d9      	ldr	r1, [r3, #12]
 8007f10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	ea40 0301 	orr.w	r3, r0, r1
 8007f18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f1c:	689a      	ldr	r2, [r3, #8]
 8007f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	431a      	orrs	r2, r3
 8007f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f26:	695b      	ldr	r3, [r3, #20]
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f2c:	69db      	ldr	r3, [r3, #28]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007f3c:	f021 010c 	bic.w	r1, r1, #12
 8007f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007f46:	430b      	orrs	r3, r1
 8007f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f56:	6999      	ldr	r1, [r3, #24]
 8007f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	ea40 0301 	orr.w	r3, r0, r1
 8007f60:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	4bc5      	ldr	r3, [pc, #788]	; (800827c <UART_SetConfig+0x384>)
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d004      	beq.n	8007f76 <UART_SetConfig+0x7e>
 8007f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	4bc3      	ldr	r3, [pc, #780]	; (8008280 <UART_SetConfig+0x388>)
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d103      	bne.n	8007f7e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f76:	f7fe fa7f 	bl	8006478 <HAL_RCC_GetPCLK2Freq>
 8007f7a:	6778      	str	r0, [r7, #116]	; 0x74
 8007f7c:	e002      	b.n	8007f84 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007f7e:	f7fe fa67 	bl	8006450 <HAL_RCC_GetPCLK1Freq>
 8007f82:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f86:	69db      	ldr	r3, [r3, #28]
 8007f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f8c:	f040 80b6 	bne.w	80080fc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007f90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f92:	461c      	mov	r4, r3
 8007f94:	f04f 0500 	mov.w	r5, #0
 8007f98:	4622      	mov	r2, r4
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	1891      	adds	r1, r2, r2
 8007f9e:	6439      	str	r1, [r7, #64]	; 0x40
 8007fa0:	415b      	adcs	r3, r3
 8007fa2:	647b      	str	r3, [r7, #68]	; 0x44
 8007fa4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007fa8:	1912      	adds	r2, r2, r4
 8007faa:	eb45 0303 	adc.w	r3, r5, r3
 8007fae:	f04f 0000 	mov.w	r0, #0
 8007fb2:	f04f 0100 	mov.w	r1, #0
 8007fb6:	00d9      	lsls	r1, r3, #3
 8007fb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007fbc:	00d0      	lsls	r0, r2, #3
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	1911      	adds	r1, r2, r4
 8007fc4:	6639      	str	r1, [r7, #96]	; 0x60
 8007fc6:	416b      	adcs	r3, r5
 8007fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8007fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	f04f 0300 	mov.w	r3, #0
 8007fd4:	1891      	adds	r1, r2, r2
 8007fd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8007fd8:	415b      	adcs	r3, r3
 8007fda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007fe0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007fe4:	f7f8 fe40 	bl	8000c68 <__aeabi_uldivmod>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	460b      	mov	r3, r1
 8007fec:	4ba5      	ldr	r3, [pc, #660]	; (8008284 <UART_SetConfig+0x38c>)
 8007fee:	fba3 2302 	umull	r2, r3, r3, r2
 8007ff2:	095b      	lsrs	r3, r3, #5
 8007ff4:	011e      	lsls	r6, r3, #4
 8007ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ff8:	461c      	mov	r4, r3
 8007ffa:	f04f 0500 	mov.w	r5, #0
 8007ffe:	4622      	mov	r2, r4
 8008000:	462b      	mov	r3, r5
 8008002:	1891      	adds	r1, r2, r2
 8008004:	6339      	str	r1, [r7, #48]	; 0x30
 8008006:	415b      	adcs	r3, r3
 8008008:	637b      	str	r3, [r7, #52]	; 0x34
 800800a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800800e:	1912      	adds	r2, r2, r4
 8008010:	eb45 0303 	adc.w	r3, r5, r3
 8008014:	f04f 0000 	mov.w	r0, #0
 8008018:	f04f 0100 	mov.w	r1, #0
 800801c:	00d9      	lsls	r1, r3, #3
 800801e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008022:	00d0      	lsls	r0, r2, #3
 8008024:	4602      	mov	r2, r0
 8008026:	460b      	mov	r3, r1
 8008028:	1911      	adds	r1, r2, r4
 800802a:	65b9      	str	r1, [r7, #88]	; 0x58
 800802c:	416b      	adcs	r3, r5
 800802e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	461a      	mov	r2, r3
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	1891      	adds	r1, r2, r2
 800803c:	62b9      	str	r1, [r7, #40]	; 0x28
 800803e:	415b      	adcs	r3, r3
 8008040:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008046:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800804a:	f7f8 fe0d 	bl	8000c68 <__aeabi_uldivmod>
 800804e:	4602      	mov	r2, r0
 8008050:	460b      	mov	r3, r1
 8008052:	4b8c      	ldr	r3, [pc, #560]	; (8008284 <UART_SetConfig+0x38c>)
 8008054:	fba3 1302 	umull	r1, r3, r3, r2
 8008058:	095b      	lsrs	r3, r3, #5
 800805a:	2164      	movs	r1, #100	; 0x64
 800805c:	fb01 f303 	mul.w	r3, r1, r3
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	00db      	lsls	r3, r3, #3
 8008064:	3332      	adds	r3, #50	; 0x32
 8008066:	4a87      	ldr	r2, [pc, #540]	; (8008284 <UART_SetConfig+0x38c>)
 8008068:	fba2 2303 	umull	r2, r3, r2, r3
 800806c:	095b      	lsrs	r3, r3, #5
 800806e:	005b      	lsls	r3, r3, #1
 8008070:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008074:	441e      	add	r6, r3
 8008076:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008078:	4618      	mov	r0, r3
 800807a:	f04f 0100 	mov.w	r1, #0
 800807e:	4602      	mov	r2, r0
 8008080:	460b      	mov	r3, r1
 8008082:	1894      	adds	r4, r2, r2
 8008084:	623c      	str	r4, [r7, #32]
 8008086:	415b      	adcs	r3, r3
 8008088:	627b      	str	r3, [r7, #36]	; 0x24
 800808a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800808e:	1812      	adds	r2, r2, r0
 8008090:	eb41 0303 	adc.w	r3, r1, r3
 8008094:	f04f 0400 	mov.w	r4, #0
 8008098:	f04f 0500 	mov.w	r5, #0
 800809c:	00dd      	lsls	r5, r3, #3
 800809e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080a2:	00d4      	lsls	r4, r2, #3
 80080a4:	4622      	mov	r2, r4
 80080a6:	462b      	mov	r3, r5
 80080a8:	1814      	adds	r4, r2, r0
 80080aa:	653c      	str	r4, [r7, #80]	; 0x50
 80080ac:	414b      	adcs	r3, r1
 80080ae:	657b      	str	r3, [r7, #84]	; 0x54
 80080b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	461a      	mov	r2, r3
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	1891      	adds	r1, r2, r2
 80080bc:	61b9      	str	r1, [r7, #24]
 80080be:	415b      	adcs	r3, r3
 80080c0:	61fb      	str	r3, [r7, #28]
 80080c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080c6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80080ca:	f7f8 fdcd 	bl	8000c68 <__aeabi_uldivmod>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	4b6c      	ldr	r3, [pc, #432]	; (8008284 <UART_SetConfig+0x38c>)
 80080d4:	fba3 1302 	umull	r1, r3, r3, r2
 80080d8:	095b      	lsrs	r3, r3, #5
 80080da:	2164      	movs	r1, #100	; 0x64
 80080dc:	fb01 f303 	mul.w	r3, r1, r3
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	00db      	lsls	r3, r3, #3
 80080e4:	3332      	adds	r3, #50	; 0x32
 80080e6:	4a67      	ldr	r2, [pc, #412]	; (8008284 <UART_SetConfig+0x38c>)
 80080e8:	fba2 2303 	umull	r2, r3, r2, r3
 80080ec:	095b      	lsrs	r3, r3, #5
 80080ee:	f003 0207 	and.w	r2, r3, #7
 80080f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4432      	add	r2, r6
 80080f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80080fa:	e0b9      	b.n	8008270 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80080fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080fe:	461c      	mov	r4, r3
 8008100:	f04f 0500 	mov.w	r5, #0
 8008104:	4622      	mov	r2, r4
 8008106:	462b      	mov	r3, r5
 8008108:	1891      	adds	r1, r2, r2
 800810a:	6139      	str	r1, [r7, #16]
 800810c:	415b      	adcs	r3, r3
 800810e:	617b      	str	r3, [r7, #20]
 8008110:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008114:	1912      	adds	r2, r2, r4
 8008116:	eb45 0303 	adc.w	r3, r5, r3
 800811a:	f04f 0000 	mov.w	r0, #0
 800811e:	f04f 0100 	mov.w	r1, #0
 8008122:	00d9      	lsls	r1, r3, #3
 8008124:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008128:	00d0      	lsls	r0, r2, #3
 800812a:	4602      	mov	r2, r0
 800812c:	460b      	mov	r3, r1
 800812e:	eb12 0804 	adds.w	r8, r2, r4
 8008132:	eb43 0905 	adc.w	r9, r3, r5
 8008136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	4618      	mov	r0, r3
 800813c:	f04f 0100 	mov.w	r1, #0
 8008140:	f04f 0200 	mov.w	r2, #0
 8008144:	f04f 0300 	mov.w	r3, #0
 8008148:	008b      	lsls	r3, r1, #2
 800814a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800814e:	0082      	lsls	r2, r0, #2
 8008150:	4640      	mov	r0, r8
 8008152:	4649      	mov	r1, r9
 8008154:	f7f8 fd88 	bl	8000c68 <__aeabi_uldivmod>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	4b49      	ldr	r3, [pc, #292]	; (8008284 <UART_SetConfig+0x38c>)
 800815e:	fba3 2302 	umull	r2, r3, r3, r2
 8008162:	095b      	lsrs	r3, r3, #5
 8008164:	011e      	lsls	r6, r3, #4
 8008166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008168:	4618      	mov	r0, r3
 800816a:	f04f 0100 	mov.w	r1, #0
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	1894      	adds	r4, r2, r2
 8008174:	60bc      	str	r4, [r7, #8]
 8008176:	415b      	adcs	r3, r3
 8008178:	60fb      	str	r3, [r7, #12]
 800817a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800817e:	1812      	adds	r2, r2, r0
 8008180:	eb41 0303 	adc.w	r3, r1, r3
 8008184:	f04f 0400 	mov.w	r4, #0
 8008188:	f04f 0500 	mov.w	r5, #0
 800818c:	00dd      	lsls	r5, r3, #3
 800818e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008192:	00d4      	lsls	r4, r2, #3
 8008194:	4622      	mov	r2, r4
 8008196:	462b      	mov	r3, r5
 8008198:	1814      	adds	r4, r2, r0
 800819a:	64bc      	str	r4, [r7, #72]	; 0x48
 800819c:	414b      	adcs	r3, r1
 800819e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f04f 0100 	mov.w	r1, #0
 80081aa:	f04f 0200 	mov.w	r2, #0
 80081ae:	f04f 0300 	mov.w	r3, #0
 80081b2:	008b      	lsls	r3, r1, #2
 80081b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80081b8:	0082      	lsls	r2, r0, #2
 80081ba:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80081be:	f7f8 fd53 	bl	8000c68 <__aeabi_uldivmod>
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	4b2f      	ldr	r3, [pc, #188]	; (8008284 <UART_SetConfig+0x38c>)
 80081c8:	fba3 1302 	umull	r1, r3, r3, r2
 80081cc:	095b      	lsrs	r3, r3, #5
 80081ce:	2164      	movs	r1, #100	; 0x64
 80081d0:	fb01 f303 	mul.w	r3, r1, r3
 80081d4:	1ad3      	subs	r3, r2, r3
 80081d6:	011b      	lsls	r3, r3, #4
 80081d8:	3332      	adds	r3, #50	; 0x32
 80081da:	4a2a      	ldr	r2, [pc, #168]	; (8008284 <UART_SetConfig+0x38c>)
 80081dc:	fba2 2303 	umull	r2, r3, r2, r3
 80081e0:	095b      	lsrs	r3, r3, #5
 80081e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80081e6:	441e      	add	r6, r3
 80081e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80081ea:	4618      	mov	r0, r3
 80081ec:	f04f 0100 	mov.w	r1, #0
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	1894      	adds	r4, r2, r2
 80081f6:	603c      	str	r4, [r7, #0]
 80081f8:	415b      	adcs	r3, r3
 80081fa:	607b      	str	r3, [r7, #4]
 80081fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008200:	1812      	adds	r2, r2, r0
 8008202:	eb41 0303 	adc.w	r3, r1, r3
 8008206:	f04f 0400 	mov.w	r4, #0
 800820a:	f04f 0500 	mov.w	r5, #0
 800820e:	00dd      	lsls	r5, r3, #3
 8008210:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008214:	00d4      	lsls	r4, r2, #3
 8008216:	4622      	mov	r2, r4
 8008218:	462b      	mov	r3, r5
 800821a:	eb12 0a00 	adds.w	sl, r2, r0
 800821e:	eb43 0b01 	adc.w	fp, r3, r1
 8008222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	4618      	mov	r0, r3
 8008228:	f04f 0100 	mov.w	r1, #0
 800822c:	f04f 0200 	mov.w	r2, #0
 8008230:	f04f 0300 	mov.w	r3, #0
 8008234:	008b      	lsls	r3, r1, #2
 8008236:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800823a:	0082      	lsls	r2, r0, #2
 800823c:	4650      	mov	r0, sl
 800823e:	4659      	mov	r1, fp
 8008240:	f7f8 fd12 	bl	8000c68 <__aeabi_uldivmod>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	4b0e      	ldr	r3, [pc, #56]	; (8008284 <UART_SetConfig+0x38c>)
 800824a:	fba3 1302 	umull	r1, r3, r3, r2
 800824e:	095b      	lsrs	r3, r3, #5
 8008250:	2164      	movs	r1, #100	; 0x64
 8008252:	fb01 f303 	mul.w	r3, r1, r3
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	011b      	lsls	r3, r3, #4
 800825a:	3332      	adds	r3, #50	; 0x32
 800825c:	4a09      	ldr	r2, [pc, #36]	; (8008284 <UART_SetConfig+0x38c>)
 800825e:	fba2 2303 	umull	r2, r3, r2, r3
 8008262:	095b      	lsrs	r3, r3, #5
 8008264:	f003 020f 	and.w	r2, r3, #15
 8008268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4432      	add	r2, r6
 800826e:	609a      	str	r2, [r3, #8]
}
 8008270:	bf00      	nop
 8008272:	377c      	adds	r7, #124	; 0x7c
 8008274:	46bd      	mov	sp, r7
 8008276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800827a:	bf00      	nop
 800827c:	40011000 	.word	0x40011000
 8008280:	40011400 	.word	0x40011400
 8008284:	51eb851f 	.word	0x51eb851f

08008288 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008292:	2300      	movs	r3, #0
 8008294:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d029      	beq.n	80082f6 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80082ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082b2:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082bc:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 80082c2:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 80082c8:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 80082ce:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 80082d4:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 80082da:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80082e0:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80082e6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	68fa      	ldr	r2, [r7, #12]
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e034      	b.n	8008360 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008302:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800830c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8008312:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	4313      	orrs	r3, r2
 8008318:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008326:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800832a:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008334:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800833a:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8008340:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8008346:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800834c:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800834e:	68ba      	ldr	r2, [r7, #8]
 8008350:	4313      	orrs	r3, r2
 8008352:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68ba      	ldr	r2, [r7, #8]
 800835e:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3714      	adds	r7, #20
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800836e:	b480      	push	{r7}
 8008370:	b087      	sub	sp, #28
 8008372:	af00      	add	r7, sp, #0
 8008374:	60f8      	str	r0, [r7, #12]
 8008376:	60b9      	str	r1, [r7, #8]
 8008378:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800837e:	2300      	movs	r3, #0
 8008380:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d02e      	beq.n	80083e6 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008394:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	3b01      	subs	r3, #1
 80083a2:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80083a4:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	3b01      	subs	r3, #1
 80083ac:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 80083ae:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	3b01      	subs	r3, #1
 80083b6:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80083b8:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	3b01      	subs	r3, #1
 80083c0:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083c2:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80083cc:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80083d6:	4313      	orrs	r3, r2
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	4313      	orrs	r3, r2
 80083dc:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	609a      	str	r2, [r3, #8]
 80083e4:	e03b      	b.n	800845e <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80083f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083f6:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	695b      	ldr	r3, [r3, #20]
 8008404:	3b01      	subs	r3, #1
 8008406:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008408:	4313      	orrs	r3, r2
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	4313      	orrs	r3, r2
 800840e:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800841c:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	3b01      	subs	r3, #1
 800842a:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800842c:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	3b01      	subs	r3, #1
 8008434:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008436:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	3b01      	subs	r3, #1
 800843e:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008440:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	3b01      	subs	r3, #1
 8008448:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800844a:	4313      	orrs	r3, r2
 800844c:	693a      	ldr	r2, [r7, #16]
 800844e:	4313      	orrs	r3, r2
 8008450:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	371c      	adds	r7, #28
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800846c:	b084      	sub	sp, #16
 800846e:	b480      	push	{r7}
 8008470:	b085      	sub	sp, #20
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
 8008476:	f107 001c 	add.w	r0, r7, #28
 800847a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800847e:	2300      	movs	r3, #0
 8008480:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008482:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008484:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008486:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800848a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800848c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800848e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008492:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008496:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80084a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	431a      	orrs	r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3714      	adds	r7, #20
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	b004      	add	sp, #16
 80084c0:	4770      	bx	lr

080084c2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b083      	sub	sp, #12
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80084f0:	2300      	movs	r3, #0
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	370c      	adds	r7, #12
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr

080084fe <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2203      	movs	r2, #3
 800850a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800850c:	2002      	movs	r0, #2
 800850e:	f7fb f879 	bl	8003604 <HAL_Delay>
  
  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3708      	adds	r7, #8
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 0303 	and.w	r3, r3, #3
}
 800852c:	4618      	mov	r0, r3
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008538:	b480      	push	{r7}
 800853a:	b085      	sub	sp, #20
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008542:	2300      	movs	r3, #0
 8008544:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008556:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800855c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008562:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008572:	f023 030f 	bic.w	r3, r3, #15
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	431a      	orrs	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3714      	adds	r7, #20
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	b2db      	uxtb	r3, r3
}
 800859a:	4618      	mov	r0, r3
 800859c:	370c      	adds	r7, #12
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr

080085a6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b085      	sub	sp, #20
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	3314      	adds	r3, #20
 80085b4:	461a      	mov	r2, r3
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	4413      	add	r3, r2
 80085ba:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
}  
 80085c0:	4618      	mov	r0, r3
 80085c2:	3714      	adds	r7, #20
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80085d6:	2300      	movs	r3, #0
 80085d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	681a      	ldr	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80085f2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80085f8:	431a      	orrs	r2, r3
                       Data->DPSM);
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80085fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	4313      	orrs	r3, r2
 8008604:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	431a      	orrs	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008616:	2300      	movs	r3, #0

}
 8008618:	4618      	mov	r0, r3
 800861a:	3714      	adds	r7, #20
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b088      	sub	sp, #32
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008632:	2310      	movs	r3, #16
 8008634:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008636:	2340      	movs	r3, #64	; 0x40
 8008638:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800863a:	2300      	movs	r3, #0
 800863c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800863e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008642:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008644:	f107 0308 	add.w	r3, r7, #8
 8008648:	4619      	mov	r1, r3
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7ff ff74 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008650:	f241 3288 	movw	r2, #5000	; 0x1388
 8008654:	2110      	movs	r1, #16
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fa44 	bl	8008ae4 <SDMMC_GetCmdResp1>
 800865c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800865e:	69fb      	ldr	r3, [r7, #28]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3720      	adds	r7, #32
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b088      	sub	sp, #32
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008676:	2311      	movs	r3, #17
 8008678:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800867a:	2340      	movs	r3, #64	; 0x40
 800867c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800867e:	2300      	movs	r3, #0
 8008680:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008686:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008688:	f107 0308 	add.w	r3, r7, #8
 800868c:	4619      	mov	r1, r3
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7ff ff52 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008694:	f241 3288 	movw	r2, #5000	; 0x1388
 8008698:	2111      	movs	r1, #17
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fa22 	bl	8008ae4 <SDMMC_GetCmdResp1>
 80086a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086a2:	69fb      	ldr	r3, [r7, #28]
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3720      	adds	r7, #32
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b088      	sub	sp, #32
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80086ba:	2312      	movs	r3, #18
 80086bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086be:	2340      	movs	r3, #64	; 0x40
 80086c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086c2:	2300      	movs	r3, #0
 80086c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086cc:	f107 0308 	add.w	r3, r7, #8
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7ff ff30 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80086d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80086dc:	2112      	movs	r1, #18
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 fa00 	bl	8008ae4 <SDMMC_GetCmdResp1>
 80086e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086e6:	69fb      	ldr	r3, [r7, #28]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3720      	adds	r7, #32
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80086fe:	2318      	movs	r3, #24
 8008700:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008702:	2340      	movs	r3, #64	; 0x40
 8008704:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008706:	2300      	movs	r3, #0
 8008708:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800870a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800870e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008710:	f107 0308 	add.w	r3, r7, #8
 8008714:	4619      	mov	r1, r3
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7ff ff0e 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800871c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008720:	2118      	movs	r1, #24
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f9de 	bl	8008ae4 <SDMMC_GetCmdResp1>
 8008728:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800872a:	69fb      	ldr	r3, [r7, #28]
}
 800872c:	4618      	mov	r0, r3
 800872e:	3720      	adds	r7, #32
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b088      	sub	sp, #32
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008742:	2319      	movs	r3, #25
 8008744:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008746:	2340      	movs	r3, #64	; 0x40
 8008748:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800874a:	2300      	movs	r3, #0
 800874c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800874e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008752:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008754:	f107 0308 	add.w	r3, r7, #8
 8008758:	4619      	mov	r1, r3
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff feec 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008760:	f241 3288 	movw	r2, #5000	; 0x1388
 8008764:	2119      	movs	r1, #25
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f9bc 	bl	8008ae4 <SDMMC_GetCmdResp1>
 800876c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800876e:	69fb      	ldr	r3, [r7, #28]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3720      	adds	r7, #32
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b088      	sub	sp, #32
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008780:	2300      	movs	r3, #0
 8008782:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008784:	230c      	movs	r3, #12
 8008786:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008788:	2340      	movs	r3, #64	; 0x40
 800878a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800878c:	2300      	movs	r3, #0
 800878e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008790:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008794:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008796:	f107 0308 	add.w	r3, r7, #8
 800879a:	4619      	mov	r1, r3
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f7ff fecb 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80087a2:	4a05      	ldr	r2, [pc, #20]	; (80087b8 <SDMMC_CmdStopTransfer+0x40>)
 80087a4:	210c      	movs	r1, #12
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f99c 	bl	8008ae4 <SDMMC_GetCmdResp1>
 80087ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80087ae:	69fb      	ldr	r3, [r7, #28]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3720      	adds	r7, #32
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	05f5e100 	.word	0x05f5e100

080087bc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08a      	sub	sp, #40	; 0x28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80087cc:	2307      	movs	r3, #7
 80087ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80087d0:	2340      	movs	r3, #64	; 0x40
 80087d2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80087d4:	2300      	movs	r3, #0
 80087d6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80087d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087dc:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80087de:	f107 0310 	add.w	r3, r7, #16
 80087e2:	4619      	mov	r1, r3
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f7ff fea7 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80087ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80087ee:	2107      	movs	r1, #7
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f000 f977 	bl	8008ae4 <SDMMC_GetCmdResp1>
 80087f6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80087f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3728      	adds	r7, #40	; 0x28
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b088      	sub	sp, #32
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800880a:	2300      	movs	r3, #0
 800880c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800880e:	2300      	movs	r3, #0
 8008810:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008812:	2300      	movs	r3, #0
 8008814:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800881a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800881e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008820:	f107 0308 	add.w	r3, r7, #8
 8008824:	4619      	mov	r1, r3
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7ff fe86 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f92d 	bl	8008a8c <SDMMC_GetCmdError>
 8008832:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008834:	69fb      	ldr	r3, [r7, #28]
}
 8008836:	4618      	mov	r0, r3
 8008838:	3720      	adds	r7, #32
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b088      	sub	sp, #32
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008846:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800884a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800884c:	2308      	movs	r3, #8
 800884e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008850:	2340      	movs	r3, #64	; 0x40
 8008852:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008854:	2300      	movs	r3, #0
 8008856:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008858:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800885c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800885e:	f107 0308 	add.w	r3, r7, #8
 8008862:	4619      	mov	r1, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f7ff fe67 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fb24 	bl	8008eb8 <SDMMC_GetCmdResp7>
 8008870:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008872:	69fb      	ldr	r3, [r7, #28]
}
 8008874:	4618      	mov	r0, r3
 8008876:	3720      	adds	r7, #32
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b088      	sub	sp, #32
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800888a:	2337      	movs	r3, #55	; 0x37
 800888c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800888e:	2340      	movs	r3, #64	; 0x40
 8008890:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008892:	2300      	movs	r3, #0
 8008894:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800889a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800889c:	f107 0308 	add.w	r3, r7, #8
 80088a0:	4619      	mov	r1, r3
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7ff fe48 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80088a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80088ac:	2137      	movs	r1, #55	; 0x37
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f918 	bl	8008ae4 <SDMMC_GetCmdResp1>
 80088b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088b6:	69fb      	ldr	r3, [r7, #28]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3720      	adds	r7, #32
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b088      	sub	sp, #32
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80088d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80088d6:	2329      	movs	r3, #41	; 0x29
 80088d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80088da:	2340      	movs	r3, #64	; 0x40
 80088dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80088de:	2300      	movs	r3, #0
 80088e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80088e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80088e8:	f107 0308 	add.w	r3, r7, #8
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7ff fe22 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 fa2b 	bl	8008d50 <SDMMC_GetCmdResp3>
 80088fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088fc:	69fb      	ldr	r3, [r7, #28]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3720      	adds	r7, #32
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b088      	sub	sp, #32
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
 800890e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008914:	2306      	movs	r3, #6
 8008916:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008918:	2340      	movs	r3, #64	; 0x40
 800891a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800891c:	2300      	movs	r3, #0
 800891e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008924:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008926:	f107 0308 	add.w	r3, r7, #8
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7ff fe03 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008932:	f241 3288 	movw	r2, #5000	; 0x1388
 8008936:	2106      	movs	r1, #6
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f000 f8d3 	bl	8008ae4 <SDMMC_GetCmdResp1>
 800893e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008940:	69fb      	ldr	r3, [r7, #28]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3720      	adds	r7, #32
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800894a:	b580      	push	{r7, lr}
 800894c:	b088      	sub	sp, #32
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008952:	2300      	movs	r3, #0
 8008954:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008956:	2333      	movs	r3, #51	; 0x33
 8008958:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800895a:	2340      	movs	r3, #64	; 0x40
 800895c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800895e:	2300      	movs	r3, #0
 8008960:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008966:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008968:	f107 0308 	add.w	r3, r7, #8
 800896c:	4619      	mov	r1, r3
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7ff fde2 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008974:	f241 3288 	movw	r2, #5000	; 0x1388
 8008978:	2133      	movs	r1, #51	; 0x33
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f8b2 	bl	8008ae4 <SDMMC_GetCmdResp1>
 8008980:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008982:	69fb      	ldr	r3, [r7, #28]
}
 8008984:	4618      	mov	r0, r3
 8008986:	3720      	adds	r7, #32
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}

0800898c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b088      	sub	sp, #32
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008994:	2300      	movs	r3, #0
 8008996:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008998:	2302      	movs	r3, #2
 800899a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800899c:	23c0      	movs	r3, #192	; 0xc0
 800899e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089a0:	2300      	movs	r3, #0
 80089a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089aa:	f107 0308 	add.w	r3, r7, #8
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff fdc1 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f982 	bl	8008cc0 <SDMMC_GetCmdResp2>
 80089bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089be:	69fb      	ldr	r3, [r7, #28]
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3720      	adds	r7, #32
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b088      	sub	sp, #32
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80089d6:	2309      	movs	r3, #9
 80089d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80089da:	23c0      	movs	r3, #192	; 0xc0
 80089dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089de:	2300      	movs	r3, #0
 80089e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089e8:	f107 0308 	add.w	r3, r7, #8
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff fda2 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f963 	bl	8008cc0 <SDMMC_GetCmdResp2>
 80089fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089fc:	69fb      	ldr	r3, [r7, #28]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3720      	adds	r7, #32
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b088      	sub	sp, #32
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
 8008a0e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008a10:	2300      	movs	r3, #0
 8008a12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008a14:	2303      	movs	r3, #3
 8008a16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a18:	2340      	movs	r3, #64	; 0x40
 8008a1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a24:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a26:	f107 0308 	add.w	r3, r7, #8
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff fd83 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	2103      	movs	r1, #3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f9c8 	bl	8008dcc <SDMMC_GetCmdResp6>
 8008a3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a3e:	69fb      	ldr	r3, [r7, #28]
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3720      	adds	r7, #32
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b088      	sub	sp, #32
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008a56:	230d      	movs	r3, #13
 8008a58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a5a:	2340      	movs	r3, #64	; 0x40
 8008a5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a68:	f107 0308 	add.w	r3, r7, #8
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f7ff fd62 	bl	8008538 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a78:	210d      	movs	r1, #13
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 f832 	bl	8008ae4 <SDMMC_GetCmdResp1>
 8008a80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a82:	69fb      	ldr	r3, [r7, #28]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3720      	adds	r7, #32
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a94:	4b11      	ldr	r3, [pc, #68]	; (8008adc <SDMMC_GetCmdError+0x50>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a11      	ldr	r2, [pc, #68]	; (8008ae0 <SDMMC_GetCmdError+0x54>)
 8008a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a9e:	0a5b      	lsrs	r3, r3, #9
 8008aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aa4:	fb02 f303 	mul.w	r3, r2, r3
 8008aa8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	1e5a      	subs	r2, r3, #1
 8008aae:	60fa      	str	r2, [r7, #12]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d102      	bne.n	8008aba <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ab4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008ab8:	e009      	b.n	8008ace <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d0f1      	beq.n	8008aaa <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	22c5      	movs	r2, #197	; 0xc5
 8008aca:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	20000010 	.word	0x20000010
 8008ae0:	10624dd3 	.word	0x10624dd3

08008ae4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b088      	sub	sp, #32
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	460b      	mov	r3, r1
 8008aee:	607a      	str	r2, [r7, #4]
 8008af0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008af2:	4b70      	ldr	r3, [pc, #448]	; (8008cb4 <SDMMC_GetCmdResp1+0x1d0>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a70      	ldr	r2, [pc, #448]	; (8008cb8 <SDMMC_GetCmdResp1+0x1d4>)
 8008af8:	fba2 2303 	umull	r2, r3, r2, r3
 8008afc:	0a5a      	lsrs	r2, r3, #9
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	fb02 f303 	mul.w	r3, r2, r3
 8008b04:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	1e5a      	subs	r2, r3, #1
 8008b0a:	61fa      	str	r2, [r7, #28]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d102      	bne.n	8008b16 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008b14:	e0c9      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b1a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d0ef      	beq.n	8008b06 <SDMMC_GetCmdResp1+0x22>
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1ea      	bne.n	8008b06 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b34:	f003 0304 	and.w	r3, r3, #4
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d004      	beq.n	8008b46 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2204      	movs	r2, #4
 8008b40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008b42:	2304      	movs	r3, #4
 8008b44:	e0b1      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d004      	beq.n	8008b5c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2201      	movs	r2, #1
 8008b56:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e0a6      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	22c5      	movs	r2, #197	; 0xc5
 8008b60:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f7ff fd12 	bl	800858c <SDIO_GetCommandResponse>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	7afb      	ldrb	r3, [r7, #11]
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d001      	beq.n	8008b76 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b72:	2301      	movs	r3, #1
 8008b74:	e099      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008b76:	2100      	movs	r1, #0
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7ff fd14 	bl	80085a6 <SDIO_GetResponse>
 8008b7e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008b80:	697a      	ldr	r2, [r7, #20]
 8008b82:	4b4e      	ldr	r3, [pc, #312]	; (8008cbc <SDMMC_GetCmdResp1+0x1d8>)
 8008b84:	4013      	ands	r3, r2
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d101      	bne.n	8008b8e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	e08d      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	da02      	bge.n	8008b9a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008b94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b98:	e087      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d001      	beq.n	8008ba8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008ba4:	2340      	movs	r3, #64	; 0x40
 8008ba6:	e080      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008bb2:	2380      	movs	r3, #128	; 0x80
 8008bb4:	e079      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d002      	beq.n	8008bc6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008bc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008bc4:	e071      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008bd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bd4:	e069      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d002      	beq.n	8008be6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008be0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008be4:	e061      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d002      	beq.n	8008bf6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008bf0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bf4:	e059      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d002      	beq.n	8008c06 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c04:	e051      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d002      	beq.n	8008c16 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008c10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008c14:	e049      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008c20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008c24:	e041      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d002      	beq.n	8008c36 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008c30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c34:	e039      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d002      	beq.n	8008c46 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008c40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008c44:	e031      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d002      	beq.n	8008c56 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008c50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008c54:	e029      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d002      	beq.n	8008c66 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008c60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008c64:	e021      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d002      	beq.n	8008c76 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008c70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008c74:	e019      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d002      	beq.n	8008c86 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008c80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c84:	e011      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d002      	beq.n	8008c96 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008c90:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008c94:	e009      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f003 0308 	and.w	r3, r3, #8
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d002      	beq.n	8008ca6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008ca0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008ca4:	e001      	b.n	8008caa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008ca6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3720      	adds	r7, #32
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	20000010 	.word	0x20000010
 8008cb8:	10624dd3 	.word	0x10624dd3
 8008cbc:	fdffe008 	.word	0xfdffe008

08008cc0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b085      	sub	sp, #20
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008cc8:	4b1f      	ldr	r3, [pc, #124]	; (8008d48 <SDMMC_GetCmdResp2+0x88>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a1f      	ldr	r2, [pc, #124]	; (8008d4c <SDMMC_GetCmdResp2+0x8c>)
 8008cce:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd2:	0a5b      	lsrs	r3, r3, #9
 8008cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cd8:	fb02 f303 	mul.w	r3, r2, r3
 8008cdc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	1e5a      	subs	r2, r3, #1
 8008ce2:	60fa      	str	r2, [r7, #12]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d102      	bne.n	8008cee <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ce8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008cec:	e026      	b.n	8008d3c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cf2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d0ef      	beq.n	8008cde <SDMMC_GetCmdResp2+0x1e>
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1ea      	bne.n	8008cde <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d0c:	f003 0304 	and.w	r3, r3, #4
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d004      	beq.n	8008d1e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2204      	movs	r2, #4
 8008d18:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008d1a:	2304      	movs	r3, #4
 8008d1c:	e00e      	b.n	8008d3c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d004      	beq.n	8008d34 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e003      	b.n	8008d3c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	22c5      	movs	r2, #197	; 0xc5
 8008d38:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3714      	adds	r7, #20
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr
 8008d48:	20000010 	.word	0x20000010
 8008d4c:	10624dd3 	.word	0x10624dd3

08008d50 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008d58:	4b1a      	ldr	r3, [pc, #104]	; (8008dc4 <SDMMC_GetCmdResp3+0x74>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a1a      	ldr	r2, [pc, #104]	; (8008dc8 <SDMMC_GetCmdResp3+0x78>)
 8008d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d62:	0a5b      	lsrs	r3, r3, #9
 8008d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d68:	fb02 f303 	mul.w	r3, r2, r3
 8008d6c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	1e5a      	subs	r2, r3, #1
 8008d72:	60fa      	str	r2, [r7, #12]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d102      	bne.n	8008d7e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008d78:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008d7c:	e01b      	b.n	8008db6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d82:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d0ef      	beq.n	8008d6e <SDMMC_GetCmdResp3+0x1e>
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1ea      	bne.n	8008d6e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d004      	beq.n	8008dae <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2204      	movs	r2, #4
 8008da8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008daa:	2304      	movs	r3, #4
 8008dac:	e003      	b.n	8008db6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	22c5      	movs	r2, #197	; 0xc5
 8008db2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	20000010 	.word	0x20000010
 8008dc8:	10624dd3 	.word	0x10624dd3

08008dcc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b088      	sub	sp, #32
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	460b      	mov	r3, r1
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008dda:	4b35      	ldr	r3, [pc, #212]	; (8008eb0 <SDMMC_GetCmdResp6+0xe4>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a35      	ldr	r2, [pc, #212]	; (8008eb4 <SDMMC_GetCmdResp6+0xe8>)
 8008de0:	fba2 2303 	umull	r2, r3, r2, r3
 8008de4:	0a5b      	lsrs	r3, r3, #9
 8008de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008dea:	fb02 f303 	mul.w	r3, r2, r3
 8008dee:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	1e5a      	subs	r2, r3, #1
 8008df4:	61fa      	str	r2, [r7, #28]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d102      	bne.n	8008e00 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008dfa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008dfe:	e052      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e04:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d0ef      	beq.n	8008df0 <SDMMC_GetCmdResp6+0x24>
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1ea      	bne.n	8008df0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1e:	f003 0304 	and.w	r3, r3, #4
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d004      	beq.n	8008e30 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2204      	movs	r2, #4
 8008e2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008e2c:	2304      	movs	r3, #4
 8008e2e:	e03a      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e34:	f003 0301 	and.w	r3, r3, #1
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d004      	beq.n	8008e46 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e02f      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008e46:	68f8      	ldr	r0, [r7, #12]
 8008e48:	f7ff fba0 	bl	800858c <SDIO_GetCommandResponse>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	461a      	mov	r2, r3
 8008e50:	7afb      	ldrb	r3, [r7, #11]
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d001      	beq.n	8008e5a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e56:	2301      	movs	r3, #1
 8008e58:	e025      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	22c5      	movs	r2, #197	; 0xc5
 8008e5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008e60:	2100      	movs	r1, #0
 8008e62:	68f8      	ldr	r0, [r7, #12]
 8008e64:	f7ff fb9f 	bl	80085a6 <SDIO_GetResponse>
 8008e68:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d106      	bne.n	8008e82 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	0c1b      	lsrs	r3, r3, #16
 8008e78:	b29a      	uxth	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e011      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d002      	beq.n	8008e92 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008e8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e90:	e009      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d002      	beq.n	8008ea2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008e9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ea0:	e001      	b.n	8008ea6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008ea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3720      	adds	r7, #32
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	20000010 	.word	0x20000010
 8008eb4:	10624dd3 	.word	0x10624dd3

08008eb8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008ec0:	4b22      	ldr	r3, [pc, #136]	; (8008f4c <SDMMC_GetCmdResp7+0x94>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a22      	ldr	r2, [pc, #136]	; (8008f50 <SDMMC_GetCmdResp7+0x98>)
 8008ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8008eca:	0a5b      	lsrs	r3, r3, #9
 8008ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ed0:	fb02 f303 	mul.w	r3, r2, r3
 8008ed4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	1e5a      	subs	r2, r3, #1
 8008eda:	60fa      	str	r2, [r7, #12]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d102      	bne.n	8008ee6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ee0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008ee4:	e02c      	b.n	8008f40 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0ef      	beq.n	8008ed6 <SDMMC_GetCmdResp7+0x1e>
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1ea      	bne.n	8008ed6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f04:	f003 0304 	and.w	r3, r3, #4
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d004      	beq.n	8008f16 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2204      	movs	r2, #4
 8008f10:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008f12:	2304      	movs	r3, #4
 8008f14:	e014      	b.n	8008f40 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d004      	beq.n	8008f2c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2201      	movs	r2, #1
 8008f26:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f28:	2301      	movs	r3, #1
 8008f2a:	e009      	b.n	8008f40 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d002      	beq.n	8008f3e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2240      	movs	r2, #64	; 0x40
 8008f3c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008f3e:	2300      	movs	r3, #0
  
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3714      	adds	r7, #20
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr
 8008f4c:	20000010 	.word	0x20000010
 8008f50:	10624dd3 	.word	0x10624dd3

08008f54 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f54:	b084      	sub	sp, #16
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
 8008f5e:	f107 001c 	add.w	r0, r7, #28
 8008f62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d122      	bne.n	8008fb2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f70:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008f94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d105      	bne.n	8008fa6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 fa56 	bl	8009458 <USB_CoreReset>
 8008fac:	4603      	mov	r3, r0
 8008fae:	73fb      	strb	r3, [r7, #15]
 8008fb0:	e01a      	b.n	8008fe8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	68db      	ldr	r3, [r3, #12]
 8008fb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 fa4a 	bl	8009458 <USB_CoreReset>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d106      	bne.n	8008fdc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fd2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	639a      	str	r2, [r3, #56]	; 0x38
 8008fda:	e005      	b.n	8008fe8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	d10b      	bne.n	8009006 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	f043 0206 	orr.w	r2, r3, #6
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f043 0220 	orr.w	r2, r3, #32
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009006:	7bfb      	ldrb	r3, [r7, #15]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3710      	adds	r7, #16
 800900c:	46bd      	mov	sp, r7
 800900e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009012:	b004      	add	sp, #16
 8009014:	4770      	bx	lr

08009016 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009016:	b480      	push	{r7}
 8009018:	b083      	sub	sp, #12
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	f023 0201 	bic.w	r2, r3, #1
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800902a:	2300      	movs	r3, #0
}
 800902c:	4618      	mov	r0, r3
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b082      	sub	sp, #8
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	460b      	mov	r3, r1
 8009042:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009050:	78fb      	ldrb	r3, [r7, #3]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d106      	bne.n	8009064 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	60da      	str	r2, [r3, #12]
 8009062:	e00b      	b.n	800907c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009064:	78fb      	ldrb	r3, [r7, #3]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d106      	bne.n	8009078 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	60da      	str	r2, [r3, #12]
 8009076:	e001      	b.n	800907c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e003      	b.n	8009084 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800907c:	2032      	movs	r0, #50	; 0x32
 800907e:	f7fa fac1 	bl	8003604 <HAL_Delay>

  return HAL_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3708      	adds	r7, #8
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800908c:	b084      	sub	sp, #16
 800908e:	b580      	push	{r7, lr}
 8009090:	b086      	sub	sp, #24
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
 8009096:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800909a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800909e:	2300      	movs	r3, #0
 80090a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80090a6:	2300      	movs	r3, #0
 80090a8:	613b      	str	r3, [r7, #16]
 80090aa:	e009      	b.n	80090c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	3340      	adds	r3, #64	; 0x40
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	4413      	add	r3, r2
 80090b6:	2200      	movs	r2, #0
 80090b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	3301      	adds	r3, #1
 80090be:	613b      	str	r3, [r7, #16]
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	2b0e      	cmp	r3, #14
 80090c4:	d9f2      	bls.n	80090ac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80090c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d11c      	bne.n	8009106 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090da:	f043 0302 	orr.w	r3, r3, #2
 80090de:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090fc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	639a      	str	r2, [r3, #56]	; 0x38
 8009104:	e00b      	b.n	800911e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800910a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009116:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009124:	461a      	mov	r2, r3
 8009126:	2300      	movs	r3, #0
 8009128:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009130:	4619      	mov	r1, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009138:	461a      	mov	r2, r3
 800913a:	680b      	ldr	r3, [r1, #0]
 800913c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800913e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009140:	2b01      	cmp	r3, #1
 8009142:	d10c      	bne.n	800915e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009146:	2b00      	cmp	r3, #0
 8009148:	d104      	bne.n	8009154 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800914a:	2100      	movs	r1, #0
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 f949 	bl	80093e4 <USB_SetDevSpeed>
 8009152:	e008      	b.n	8009166 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009154:	2101      	movs	r1, #1
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 f944 	bl	80093e4 <USB_SetDevSpeed>
 800915c:	e003      	b.n	8009166 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800915e:	2103      	movs	r1, #3
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f93f 	bl	80093e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009166:	2110      	movs	r1, #16
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 f8f3 	bl	8009354 <USB_FlushTxFifo>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f911 	bl	80093a0 <USB_FlushRxFifo>
 800917e:	4603      	mov	r3, r0
 8009180:	2b00      	cmp	r3, #0
 8009182:	d001      	beq.n	8009188 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800918e:	461a      	mov	r2, r3
 8009190:	2300      	movs	r3, #0
 8009192:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800919a:	461a      	mov	r2, r3
 800919c:	2300      	movs	r3, #0
 800919e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091a6:	461a      	mov	r2, r3
 80091a8:	2300      	movs	r3, #0
 80091aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091ac:	2300      	movs	r3, #0
 80091ae:	613b      	str	r3, [r7, #16]
 80091b0:	e043      	b.n	800923a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	015a      	lsls	r2, r3, #5
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091c8:	d118      	bne.n	80091fc <USB_DevInit+0x170>
    {
      if (i == 0U)
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d10a      	bne.n	80091e6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	015a      	lsls	r2, r3, #5
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	4413      	add	r3, r2
 80091d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091dc:	461a      	mov	r2, r3
 80091de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80091e2:	6013      	str	r3, [r2, #0]
 80091e4:	e013      	b.n	800920e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	015a      	lsls	r2, r3, #5
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	4413      	add	r3, r2
 80091ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091f2:	461a      	mov	r2, r3
 80091f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80091f8:	6013      	str	r3, [r2, #0]
 80091fa:	e008      	b.n	800920e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	4413      	add	r3, r2
 8009204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009208:	461a      	mov	r2, r3
 800920a:	2300      	movs	r3, #0
 800920c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800921a:	461a      	mov	r2, r3
 800921c:	2300      	movs	r3, #0
 800921e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	015a      	lsls	r2, r3, #5
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	4413      	add	r3, r2
 8009228:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800922c:	461a      	mov	r2, r3
 800922e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009232:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	3301      	adds	r3, #1
 8009238:	613b      	str	r3, [r7, #16]
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	693a      	ldr	r2, [r7, #16]
 800923e:	429a      	cmp	r2, r3
 8009240:	d3b7      	bcc.n	80091b2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009242:	2300      	movs	r3, #0
 8009244:	613b      	str	r3, [r7, #16]
 8009246:	e043      	b.n	80092d0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	015a      	lsls	r2, r3, #5
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	4413      	add	r3, r2
 8009250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800925a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800925e:	d118      	bne.n	8009292 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10a      	bne.n	800927c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	015a      	lsls	r2, r3, #5
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	4413      	add	r3, r2
 800926e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009272:	461a      	mov	r2, r3
 8009274:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009278:	6013      	str	r3, [r2, #0]
 800927a:	e013      	b.n	80092a4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	015a      	lsls	r2, r3, #5
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	4413      	add	r3, r2
 8009284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009288:	461a      	mov	r2, r3
 800928a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	e008      	b.n	80092a4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	015a      	lsls	r2, r3, #5
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	4413      	add	r3, r2
 800929a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800929e:	461a      	mov	r2, r3
 80092a0:	2300      	movs	r3, #0
 80092a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	015a      	lsls	r2, r3, #5
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	4413      	add	r3, r2
 80092ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b0:	461a      	mov	r2, r3
 80092b2:	2300      	movs	r3, #0
 80092b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092c2:	461a      	mov	r2, r3
 80092c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80092c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	3301      	adds	r3, #1
 80092ce:	613b      	str	r3, [r7, #16]
 80092d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d2:	693a      	ldr	r2, [r7, #16]
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d3b7      	bcc.n	8009248 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	68fa      	ldr	r2, [r7, #12]
 80092e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80092f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80092fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d105      	bne.n	800930c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	f043 0210 	orr.w	r2, r3, #16
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	699a      	ldr	r2, [r3, #24]
 8009310:	4b0f      	ldr	r3, [pc, #60]	; (8009350 <USB_DevInit+0x2c4>)
 8009312:	4313      	orrs	r3, r2
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009318:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800931a:	2b00      	cmp	r3, #0
 800931c:	d005      	beq.n	800932a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	f043 0208 	orr.w	r2, r3, #8
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800932a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800932c:	2b01      	cmp	r3, #1
 800932e:	d107      	bne.n	8009340 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009338:	f043 0304 	orr.w	r3, r3, #4
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009340:	7dfb      	ldrb	r3, [r7, #23]
}
 8009342:	4618      	mov	r0, r3
 8009344:	3718      	adds	r7, #24
 8009346:	46bd      	mov	sp, r7
 8009348:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800934c:	b004      	add	sp, #16
 800934e:	4770      	bx	lr
 8009350:	803c3800 	.word	0x803c3800

08009354 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009354:	b480      	push	{r7}
 8009356:	b085      	sub	sp, #20
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800935e:	2300      	movs	r3, #0
 8009360:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	019b      	lsls	r3, r3, #6
 8009366:	f043 0220 	orr.w	r2, r3, #32
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	3301      	adds	r3, #1
 8009372:	60fb      	str	r3, [r7, #12]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	4a09      	ldr	r2, [pc, #36]	; (800939c <USB_FlushTxFifo+0x48>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d901      	bls.n	8009380 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800937c:	2303      	movs	r3, #3
 800937e:	e006      	b.n	800938e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	f003 0320 	and.w	r3, r3, #32
 8009388:	2b20      	cmp	r3, #32
 800938a:	d0f0      	beq.n	800936e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3714      	adds	r7, #20
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr
 800939a:	bf00      	nop
 800939c:	00030d40 	.word	0x00030d40

080093a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80093a8:	2300      	movs	r3, #0
 80093aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2210      	movs	r2, #16
 80093b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	3301      	adds	r3, #1
 80093b6:	60fb      	str	r3, [r7, #12]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	4a09      	ldr	r2, [pc, #36]	; (80093e0 <USB_FlushRxFifo+0x40>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d901      	bls.n	80093c4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	e006      	b.n	80093d2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	f003 0310 	and.w	r3, r3, #16
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d0f0      	beq.n	80093b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80093d0:	2300      	movs	r3, #0
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3714      	adds	r7, #20
 80093d6:	46bd      	mov	sp, r7
 80093d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop
 80093e0:	00030d40 	.word	0x00030d40

080093e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b085      	sub	sp, #20
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	460b      	mov	r3, r1
 80093ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	78fb      	ldrb	r3, [r7, #3]
 80093fe:	68f9      	ldr	r1, [r7, #12]
 8009400:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009404:	4313      	orrs	r3, r2
 8009406:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3714      	adds	r7, #20
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr

08009416 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009416:	b480      	push	{r7}
 8009418:	b085      	sub	sp, #20
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009430:	f023 0303 	bic.w	r3, r3, #3
 8009434:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009444:	f043 0302 	orr.w	r3, r3, #2
 8009448:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800944a:	2300      	movs	r3, #0
}
 800944c:	4618      	mov	r0, r3
 800944e:	3714      	adds	r7, #20
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009458:	b480      	push	{r7}
 800945a:	b085      	sub	sp, #20
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009460:	2300      	movs	r3, #0
 8009462:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	3301      	adds	r3, #1
 8009468:	60fb      	str	r3, [r7, #12]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	4a13      	ldr	r2, [pc, #76]	; (80094bc <USB_CoreReset+0x64>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d901      	bls.n	8009476 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	e01b      	b.n	80094ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	2b00      	cmp	r3, #0
 800947c:	daf2      	bge.n	8009464 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800947e:	2300      	movs	r3, #0
 8009480:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	f043 0201 	orr.w	r2, r3, #1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	3301      	adds	r3, #1
 8009492:	60fb      	str	r3, [r7, #12]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	4a09      	ldr	r2, [pc, #36]	; (80094bc <USB_CoreReset+0x64>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d901      	bls.n	80094a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800949c:	2303      	movs	r3, #3
 800949e:	e006      	b.n	80094ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	f003 0301 	and.w	r3, r3, #1
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d0f0      	beq.n	800948e <USB_CoreReset+0x36>

  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3714      	adds	r7, #20
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop
 80094bc:	00030d40 	.word	0x00030d40

080094c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80094c4:	4904      	ldr	r1, [pc, #16]	; (80094d8 <MX_FATFS_Init+0x18>)
 80094c6:	4805      	ldr	r0, [pc, #20]	; (80094dc <MX_FATFS_Init+0x1c>)
 80094c8:	f000 f9e4 	bl	8009894 <FATFS_LinkDriver>
 80094cc:	4603      	mov	r3, r0
 80094ce:	461a      	mov	r2, r3
 80094d0:	4b03      	ldr	r3, [pc, #12]	; (80094e0 <MX_FATFS_Init+0x20>)
 80094d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80094d4:	bf00      	nop
 80094d6:	bd80      	pop	{r7, pc}
 80094d8:	20000a20 	.word	0x20000a20
 80094dc:	0800cc74 	.word	0x0800cc74
 80094e0:	20000a1c 	.word	0x20000a1c

080094e4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80094ea:	2300      	movs	r3, #0
 80094ec:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80094ee:	f000 f879 	bl	80095e4 <BSP_SD_IsDetected>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d001      	beq.n	80094fc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e012      	b.n	8009522 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80094fc:	480b      	ldr	r0, [pc, #44]	; (800952c <BSP_SD_Init+0x48>)
 80094fe:	f7fd f98d 	bl	800681c <HAL_SD_Init>
 8009502:	4603      	mov	r3, r0
 8009504:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009506:	79fb      	ldrb	r3, [r7, #7]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d109      	bne.n	8009520 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800950c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009510:	4806      	ldr	r0, [pc, #24]	; (800952c <BSP_SD_Init+0x48>)
 8009512:	f7fd ff65 	bl	80073e0 <HAL_SD_ConfigWideBusOperation>
 8009516:	4603      	mov	r3, r0
 8009518:	2b00      	cmp	r3, #0
 800951a:	d001      	beq.n	8009520 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009520:	79fb      	ldrb	r3, [r7, #7]
}
 8009522:	4618      	mov	r0, r3
 8009524:	3708      	adds	r7, #8
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	200008d8 	.word	0x200008d8

08009530 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b088      	sub	sp, #32
 8009534:	af02      	add	r7, sp, #8
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
 800953c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800953e:	2300      	movs	r3, #0
 8009540:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	9300      	str	r3, [sp, #0]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	68f9      	ldr	r1, [r7, #12]
 800954c:	4806      	ldr	r0, [pc, #24]	; (8009568 <BSP_SD_ReadBlocks+0x38>)
 800954e:	f7fd fa13 	bl	8006978 <HAL_SD_ReadBlocks>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800955c:	7dfb      	ldrb	r3, [r7, #23]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3718      	adds	r7, #24
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	200008d8 	.word	0x200008d8

0800956c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b088      	sub	sp, #32
 8009570:	af02      	add	r7, sp, #8
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
 8009578:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	68f9      	ldr	r1, [r7, #12]
 8009588:	4806      	ldr	r0, [pc, #24]	; (80095a4 <BSP_SD_WriteBlocks+0x38>)
 800958a:	f7fd fbd3 	bl	8006d34 <HAL_SD_WriteBlocks>
 800958e:	4603      	mov	r3, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	d001      	beq.n	8009598 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009594:	2301      	movs	r3, #1
 8009596:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009598:	7dfb      	ldrb	r3, [r7, #23]
}
 800959a:	4618      	mov	r0, r3
 800959c:	3718      	adds	r7, #24
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	200008d8 	.word	0x200008d8

080095a8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80095ac:	4805      	ldr	r0, [pc, #20]	; (80095c4 <BSP_SD_GetCardState+0x1c>)
 80095ae:	f7fd ffb1 	bl	8007514 <HAL_SD_GetCardState>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b04      	cmp	r3, #4
 80095b6:	bf14      	ite	ne
 80095b8:	2301      	movne	r3, #1
 80095ba:	2300      	moveq	r3, #0
 80095bc:	b2db      	uxtb	r3, r3
}
 80095be:	4618      	mov	r0, r3
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	200008d8 	.word	0x200008d8

080095c8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	4803      	ldr	r0, [pc, #12]	; (80095e0 <BSP_SD_GetCardInfo+0x18>)
 80095d4:	f7fd fed8 	bl	8007388 <HAL_SD_GetCardInfo>
}
 80095d8:	bf00      	nop
 80095da:	3708      	adds	r7, #8
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	200008d8 	.word	0x200008d8

080095e4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80095ea:	2301      	movs	r3, #1
 80095ec:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80095ee:	f000 f80b 	bl	8009608 <BSP_PlatformIsDetected>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80095f8:	2300      	movs	r3, #0
 80095fa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80095fc:	79fb      	ldrb	r3, [r7, #7]
 80095fe:	b2db      	uxtb	r3, r3
}
 8009600:	4618      	mov	r0, r3
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800960e:	2301      	movs	r3, #1
 8009610:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8009612:	2120      	movs	r1, #32
 8009614:	4806      	ldr	r0, [pc, #24]	; (8009630 <BSP_PlatformIsDetected+0x28>)
 8009616:	f7fa fef7 	bl	8004408 <HAL_GPIO_ReadPin>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8009620:	2300      	movs	r3, #0
 8009622:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8009624:	79fb      	ldrb	r3, [r7, #7]
}
 8009626:	4618      	mov	r0, r3
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	40020800 	.word	0x40020800

08009634 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	4603      	mov	r3, r0
 800963c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800963e:	4b0b      	ldr	r3, [pc, #44]	; (800966c <SD_CheckStatus+0x38>)
 8009640:	2201      	movs	r2, #1
 8009642:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009644:	f7ff ffb0 	bl	80095a8 <BSP_SD_GetCardState>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d107      	bne.n	800965e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800964e:	4b07      	ldr	r3, [pc, #28]	; (800966c <SD_CheckStatus+0x38>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	b2db      	uxtb	r3, r3
 8009654:	f023 0301 	bic.w	r3, r3, #1
 8009658:	b2da      	uxtb	r2, r3
 800965a:	4b04      	ldr	r3, [pc, #16]	; (800966c <SD_CheckStatus+0x38>)
 800965c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800965e:	4b03      	ldr	r3, [pc, #12]	; (800966c <SD_CheckStatus+0x38>)
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	b2db      	uxtb	r3, r3
}
 8009664:	4618      	mov	r0, r3
 8009666:	3708      	adds	r7, #8
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}
 800966c:	20000019 	.word	0x20000019

08009670 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	4603      	mov	r3, r0
 8009678:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800967a:	4b0b      	ldr	r3, [pc, #44]	; (80096a8 <SD_initialize+0x38>)
 800967c:	2201      	movs	r2, #1
 800967e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009680:	f7ff ff30 	bl	80094e4 <BSP_SD_Init>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d107      	bne.n	800969a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800968a:	79fb      	ldrb	r3, [r7, #7]
 800968c:	4618      	mov	r0, r3
 800968e:	f7ff ffd1 	bl	8009634 <SD_CheckStatus>
 8009692:	4603      	mov	r3, r0
 8009694:	461a      	mov	r2, r3
 8009696:	4b04      	ldr	r3, [pc, #16]	; (80096a8 <SD_initialize+0x38>)
 8009698:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800969a:	4b03      	ldr	r3, [pc, #12]	; (80096a8 <SD_initialize+0x38>)
 800969c:	781b      	ldrb	r3, [r3, #0]
 800969e:	b2db      	uxtb	r3, r3
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	20000019 	.word	0x20000019

080096ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	4603      	mov	r3, r0
 80096b4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80096b6:	79fb      	ldrb	r3, [r7, #7]
 80096b8:	4618      	mov	r0, r3
 80096ba:	f7ff ffbb 	bl	8009634 <SD_CheckStatus>
 80096be:	4603      	mov	r3, r0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b086      	sub	sp, #24
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60b9      	str	r1, [r7, #8]
 80096d0:	607a      	str	r2, [r7, #4]
 80096d2:	603b      	str	r3, [r7, #0]
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 80096dc:	f04f 33ff 	mov.w	r3, #4294967295
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	6879      	ldr	r1, [r7, #4]
 80096e4:	68b8      	ldr	r0, [r7, #8]
 80096e6:	f7ff ff23 	bl	8009530 <BSP_SD_ReadBlocks>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d107      	bne.n	8009700 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 80096f0:	bf00      	nop
 80096f2:	f7ff ff59 	bl	80095a8 <BSP_SD_GetCardState>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d1fa      	bne.n	80096f2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 80096fc:	2300      	movs	r3, #0
 80096fe:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009700:	7dfb      	ldrb	r3, [r7, #23]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3718      	adds	r7, #24
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b086      	sub	sp, #24
 800970e:	af00      	add	r7, sp, #0
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	607a      	str	r2, [r7, #4]
 8009714:	603b      	str	r3, [r7, #0]
 8009716:	4603      	mov	r3, r0
 8009718:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800971e:	f04f 33ff 	mov.w	r3, #4294967295
 8009722:	683a      	ldr	r2, [r7, #0]
 8009724:	6879      	ldr	r1, [r7, #4]
 8009726:	68b8      	ldr	r0, [r7, #8]
 8009728:	f7ff ff20 	bl	800956c <BSP_SD_WriteBlocks>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d107      	bne.n	8009742 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8009732:	bf00      	nop
 8009734:	f7ff ff38 	bl	80095a8 <BSP_SD_GetCardState>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	d1fa      	bne.n	8009734 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009742:	7dfb      	ldrb	r3, [r7, #23]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3718      	adds	r7, #24
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b08c      	sub	sp, #48	; 0x30
 8009750:	af00      	add	r7, sp, #0
 8009752:	4603      	mov	r3, r0
 8009754:	603a      	str	r2, [r7, #0]
 8009756:	71fb      	strb	r3, [r7, #7]
 8009758:	460b      	mov	r3, r1
 800975a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009762:	4b25      	ldr	r3, [pc, #148]	; (80097f8 <SD_ioctl+0xac>)
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	b2db      	uxtb	r3, r3
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	2b00      	cmp	r3, #0
 800976e:	d001      	beq.n	8009774 <SD_ioctl+0x28>
 8009770:	2303      	movs	r3, #3
 8009772:	e03c      	b.n	80097ee <SD_ioctl+0xa2>

  switch (cmd)
 8009774:	79bb      	ldrb	r3, [r7, #6]
 8009776:	2b03      	cmp	r3, #3
 8009778:	d834      	bhi.n	80097e4 <SD_ioctl+0x98>
 800977a:	a201      	add	r2, pc, #4	; (adr r2, 8009780 <SD_ioctl+0x34>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	08009791 	.word	0x08009791
 8009784:	08009799 	.word	0x08009799
 8009788:	080097b1 	.word	0x080097b1
 800978c:	080097cb 	.word	0x080097cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009790:	2300      	movs	r3, #0
 8009792:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009796:	e028      	b.n	80097ea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009798:	f107 030c 	add.w	r3, r7, #12
 800979c:	4618      	mov	r0, r3
 800979e:	f7ff ff13 	bl	80095c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80097a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80097ae:	e01c      	b.n	80097ea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80097b0:	f107 030c 	add.w	r3, r7, #12
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7ff ff07 	bl	80095c8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80097ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097bc:	b29a      	uxth	r2, r3
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80097c2:	2300      	movs	r3, #0
 80097c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80097c8:	e00f      	b.n	80097ea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80097ca:	f107 030c 	add.w	r3, r7, #12
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7ff fefa 	bl	80095c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80097d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d6:	0a5a      	lsrs	r2, r3, #9
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80097e2:	e002      	b.n	80097ea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80097e4:	2304      	movs	r3, #4
 80097e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80097ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3730      	adds	r7, #48	; 0x30
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	20000019 	.word	0x20000019

080097fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b087      	sub	sp, #28
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	4613      	mov	r3, r2
 8009808:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800980a:	2301      	movs	r3, #1
 800980c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009812:	4b1f      	ldr	r3, [pc, #124]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 8009814:	7a5b      	ldrb	r3, [r3, #9]
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b00      	cmp	r3, #0
 800981a:	d131      	bne.n	8009880 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800981c:	4b1c      	ldr	r3, [pc, #112]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 800981e:	7a5b      	ldrb	r3, [r3, #9]
 8009820:	b2db      	uxtb	r3, r3
 8009822:	461a      	mov	r2, r3
 8009824:	4b1a      	ldr	r3, [pc, #104]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 8009826:	2100      	movs	r1, #0
 8009828:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800982a:	4b19      	ldr	r3, [pc, #100]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 800982c:	7a5b      	ldrb	r3, [r3, #9]
 800982e:	b2db      	uxtb	r3, r3
 8009830:	4a17      	ldr	r2, [pc, #92]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	4413      	add	r3, r2
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800983a:	4b15      	ldr	r3, [pc, #84]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 800983c:	7a5b      	ldrb	r3, [r3, #9]
 800983e:	b2db      	uxtb	r3, r3
 8009840:	461a      	mov	r2, r3
 8009842:	4b13      	ldr	r3, [pc, #76]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 8009844:	4413      	add	r3, r2
 8009846:	79fa      	ldrb	r2, [r7, #7]
 8009848:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800984a:	4b11      	ldr	r3, [pc, #68]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 800984c:	7a5b      	ldrb	r3, [r3, #9]
 800984e:	b2db      	uxtb	r3, r3
 8009850:	1c5a      	adds	r2, r3, #1
 8009852:	b2d1      	uxtb	r1, r2
 8009854:	4a0e      	ldr	r2, [pc, #56]	; (8009890 <FATFS_LinkDriverEx+0x94>)
 8009856:	7251      	strb	r1, [r2, #9]
 8009858:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800985a:	7dbb      	ldrb	r3, [r7, #22]
 800985c:	3330      	adds	r3, #48	; 0x30
 800985e:	b2da      	uxtb	r2, r3
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	3301      	adds	r3, #1
 8009868:	223a      	movs	r2, #58	; 0x3a
 800986a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	3302      	adds	r3, #2
 8009870:	222f      	movs	r2, #47	; 0x2f
 8009872:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	3303      	adds	r3, #3
 8009878:	2200      	movs	r2, #0
 800987a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800987c:	2300      	movs	r3, #0
 800987e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009880:	7dfb      	ldrb	r3, [r7, #23]
}
 8009882:	4618      	mov	r0, r3
 8009884:	371c      	adds	r7, #28
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
 800988e:	bf00      	nop
 8009890:	2000022c 	.word	0x2000022c

08009894 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
 800989c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800989e:	2200      	movs	r2, #0
 80098a0:	6839      	ldr	r1, [r7, #0]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7ff ffaa 	bl	80097fc <FATFS_LinkDriverEx>
 80098a8:	4603      	mov	r3, r0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
	...

080098b4 <__errno>:
 80098b4:	4b01      	ldr	r3, [pc, #4]	; (80098bc <__errno+0x8>)
 80098b6:	6818      	ldr	r0, [r3, #0]
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	2000001c 	.word	0x2000001c

080098c0 <__libc_init_array>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	4d0d      	ldr	r5, [pc, #52]	; (80098f8 <__libc_init_array+0x38>)
 80098c4:	4c0d      	ldr	r4, [pc, #52]	; (80098fc <__libc_init_array+0x3c>)
 80098c6:	1b64      	subs	r4, r4, r5
 80098c8:	10a4      	asrs	r4, r4, #2
 80098ca:	2600      	movs	r6, #0
 80098cc:	42a6      	cmp	r6, r4
 80098ce:	d109      	bne.n	80098e4 <__libc_init_array+0x24>
 80098d0:	4d0b      	ldr	r5, [pc, #44]	; (8009900 <__libc_init_array+0x40>)
 80098d2:	4c0c      	ldr	r4, [pc, #48]	; (8009904 <__libc_init_array+0x44>)
 80098d4:	f002 ff02 	bl	800c6dc <_init>
 80098d8:	1b64      	subs	r4, r4, r5
 80098da:	10a4      	asrs	r4, r4, #2
 80098dc:	2600      	movs	r6, #0
 80098de:	42a6      	cmp	r6, r4
 80098e0:	d105      	bne.n	80098ee <__libc_init_array+0x2e>
 80098e2:	bd70      	pop	{r4, r5, r6, pc}
 80098e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80098e8:	4798      	blx	r3
 80098ea:	3601      	adds	r6, #1
 80098ec:	e7ee      	b.n	80098cc <__libc_init_array+0xc>
 80098ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80098f2:	4798      	blx	r3
 80098f4:	3601      	adds	r6, #1
 80098f6:	e7f2      	b.n	80098de <__libc_init_array+0x1e>
 80098f8:	0800d074 	.word	0x0800d074
 80098fc:	0800d074 	.word	0x0800d074
 8009900:	0800d074 	.word	0x0800d074
 8009904:	0800d078 	.word	0x0800d078

08009908 <memset>:
 8009908:	4402      	add	r2, r0
 800990a:	4603      	mov	r3, r0
 800990c:	4293      	cmp	r3, r2
 800990e:	d100      	bne.n	8009912 <memset+0xa>
 8009910:	4770      	bx	lr
 8009912:	f803 1b01 	strb.w	r1, [r3], #1
 8009916:	e7f9      	b.n	800990c <memset+0x4>

08009918 <__cvt>:
 8009918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800991c:	ec55 4b10 	vmov	r4, r5, d0
 8009920:	2d00      	cmp	r5, #0
 8009922:	460e      	mov	r6, r1
 8009924:	4619      	mov	r1, r3
 8009926:	462b      	mov	r3, r5
 8009928:	bfbb      	ittet	lt
 800992a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800992e:	461d      	movlt	r5, r3
 8009930:	2300      	movge	r3, #0
 8009932:	232d      	movlt	r3, #45	; 0x2d
 8009934:	700b      	strb	r3, [r1, #0]
 8009936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009938:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800993c:	4691      	mov	r9, r2
 800993e:	f023 0820 	bic.w	r8, r3, #32
 8009942:	bfbc      	itt	lt
 8009944:	4622      	movlt	r2, r4
 8009946:	4614      	movlt	r4, r2
 8009948:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800994c:	d005      	beq.n	800995a <__cvt+0x42>
 800994e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009952:	d100      	bne.n	8009956 <__cvt+0x3e>
 8009954:	3601      	adds	r6, #1
 8009956:	2102      	movs	r1, #2
 8009958:	e000      	b.n	800995c <__cvt+0x44>
 800995a:	2103      	movs	r1, #3
 800995c:	ab03      	add	r3, sp, #12
 800995e:	9301      	str	r3, [sp, #4]
 8009960:	ab02      	add	r3, sp, #8
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	ec45 4b10 	vmov	d0, r4, r5
 8009968:	4653      	mov	r3, sl
 800996a:	4632      	mov	r2, r6
 800996c:	f000 fd38 	bl	800a3e0 <_dtoa_r>
 8009970:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009974:	4607      	mov	r7, r0
 8009976:	d102      	bne.n	800997e <__cvt+0x66>
 8009978:	f019 0f01 	tst.w	r9, #1
 800997c:	d022      	beq.n	80099c4 <__cvt+0xac>
 800997e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009982:	eb07 0906 	add.w	r9, r7, r6
 8009986:	d110      	bne.n	80099aa <__cvt+0x92>
 8009988:	783b      	ldrb	r3, [r7, #0]
 800998a:	2b30      	cmp	r3, #48	; 0x30
 800998c:	d10a      	bne.n	80099a4 <__cvt+0x8c>
 800998e:	2200      	movs	r2, #0
 8009990:	2300      	movs	r3, #0
 8009992:	4620      	mov	r0, r4
 8009994:	4629      	mov	r1, r5
 8009996:	f7f7 f8a7 	bl	8000ae8 <__aeabi_dcmpeq>
 800999a:	b918      	cbnz	r0, 80099a4 <__cvt+0x8c>
 800999c:	f1c6 0601 	rsb	r6, r6, #1
 80099a0:	f8ca 6000 	str.w	r6, [sl]
 80099a4:	f8da 3000 	ldr.w	r3, [sl]
 80099a8:	4499      	add	r9, r3
 80099aa:	2200      	movs	r2, #0
 80099ac:	2300      	movs	r3, #0
 80099ae:	4620      	mov	r0, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	f7f7 f899 	bl	8000ae8 <__aeabi_dcmpeq>
 80099b6:	b108      	cbz	r0, 80099bc <__cvt+0xa4>
 80099b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80099bc:	2230      	movs	r2, #48	; 0x30
 80099be:	9b03      	ldr	r3, [sp, #12]
 80099c0:	454b      	cmp	r3, r9
 80099c2:	d307      	bcc.n	80099d4 <__cvt+0xbc>
 80099c4:	9b03      	ldr	r3, [sp, #12]
 80099c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099c8:	1bdb      	subs	r3, r3, r7
 80099ca:	4638      	mov	r0, r7
 80099cc:	6013      	str	r3, [r2, #0]
 80099ce:	b004      	add	sp, #16
 80099d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d4:	1c59      	adds	r1, r3, #1
 80099d6:	9103      	str	r1, [sp, #12]
 80099d8:	701a      	strb	r2, [r3, #0]
 80099da:	e7f0      	b.n	80099be <__cvt+0xa6>

080099dc <__exponent>:
 80099dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099de:	4603      	mov	r3, r0
 80099e0:	2900      	cmp	r1, #0
 80099e2:	bfb8      	it	lt
 80099e4:	4249      	neglt	r1, r1
 80099e6:	f803 2b02 	strb.w	r2, [r3], #2
 80099ea:	bfb4      	ite	lt
 80099ec:	222d      	movlt	r2, #45	; 0x2d
 80099ee:	222b      	movge	r2, #43	; 0x2b
 80099f0:	2909      	cmp	r1, #9
 80099f2:	7042      	strb	r2, [r0, #1]
 80099f4:	dd2a      	ble.n	8009a4c <__exponent+0x70>
 80099f6:	f10d 0407 	add.w	r4, sp, #7
 80099fa:	46a4      	mov	ip, r4
 80099fc:	270a      	movs	r7, #10
 80099fe:	46a6      	mov	lr, r4
 8009a00:	460a      	mov	r2, r1
 8009a02:	fb91 f6f7 	sdiv	r6, r1, r7
 8009a06:	fb07 1516 	mls	r5, r7, r6, r1
 8009a0a:	3530      	adds	r5, #48	; 0x30
 8009a0c:	2a63      	cmp	r2, #99	; 0x63
 8009a0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009a12:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009a16:	4631      	mov	r1, r6
 8009a18:	dcf1      	bgt.n	80099fe <__exponent+0x22>
 8009a1a:	3130      	adds	r1, #48	; 0x30
 8009a1c:	f1ae 0502 	sub.w	r5, lr, #2
 8009a20:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009a24:	1c44      	adds	r4, r0, #1
 8009a26:	4629      	mov	r1, r5
 8009a28:	4561      	cmp	r1, ip
 8009a2a:	d30a      	bcc.n	8009a42 <__exponent+0x66>
 8009a2c:	f10d 0209 	add.w	r2, sp, #9
 8009a30:	eba2 020e 	sub.w	r2, r2, lr
 8009a34:	4565      	cmp	r5, ip
 8009a36:	bf88      	it	hi
 8009a38:	2200      	movhi	r2, #0
 8009a3a:	4413      	add	r3, r2
 8009a3c:	1a18      	subs	r0, r3, r0
 8009a3e:	b003      	add	sp, #12
 8009a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a46:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009a4a:	e7ed      	b.n	8009a28 <__exponent+0x4c>
 8009a4c:	2330      	movs	r3, #48	; 0x30
 8009a4e:	3130      	adds	r1, #48	; 0x30
 8009a50:	7083      	strb	r3, [r0, #2]
 8009a52:	70c1      	strb	r1, [r0, #3]
 8009a54:	1d03      	adds	r3, r0, #4
 8009a56:	e7f1      	b.n	8009a3c <__exponent+0x60>

08009a58 <_printf_float>:
 8009a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a5c:	ed2d 8b02 	vpush	{d8}
 8009a60:	b08d      	sub	sp, #52	; 0x34
 8009a62:	460c      	mov	r4, r1
 8009a64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a68:	4616      	mov	r6, r2
 8009a6a:	461f      	mov	r7, r3
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	f001 faa3 	bl	800afb8 <_localeconv_r>
 8009a72:	f8d0 a000 	ldr.w	sl, [r0]
 8009a76:	4650      	mov	r0, sl
 8009a78:	f7f6 fbba 	bl	80001f0 <strlen>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	930a      	str	r3, [sp, #40]	; 0x28
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	9305      	str	r3, [sp, #20]
 8009a84:	f8d8 3000 	ldr.w	r3, [r8]
 8009a88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a8c:	3307      	adds	r3, #7
 8009a8e:	f023 0307 	bic.w	r3, r3, #7
 8009a92:	f103 0208 	add.w	r2, r3, #8
 8009a96:	f8c8 2000 	str.w	r2, [r8]
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009aa2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009aa6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009aaa:	9307      	str	r3, [sp, #28]
 8009aac:	f8cd 8018 	str.w	r8, [sp, #24]
 8009ab0:	ee08 0a10 	vmov	s16, r0
 8009ab4:	4b9f      	ldr	r3, [pc, #636]	; (8009d34 <_printf_float+0x2dc>)
 8009ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009aba:	f04f 32ff 	mov.w	r2, #4294967295
 8009abe:	f7f7 f845 	bl	8000b4c <__aeabi_dcmpun>
 8009ac2:	bb88      	cbnz	r0, 8009b28 <_printf_float+0xd0>
 8009ac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ac8:	4b9a      	ldr	r3, [pc, #616]	; (8009d34 <_printf_float+0x2dc>)
 8009aca:	f04f 32ff 	mov.w	r2, #4294967295
 8009ace:	f7f7 f81f 	bl	8000b10 <__aeabi_dcmple>
 8009ad2:	bb48      	cbnz	r0, 8009b28 <_printf_float+0xd0>
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	4640      	mov	r0, r8
 8009ada:	4649      	mov	r1, r9
 8009adc:	f7f7 f80e 	bl	8000afc <__aeabi_dcmplt>
 8009ae0:	b110      	cbz	r0, 8009ae8 <_printf_float+0x90>
 8009ae2:	232d      	movs	r3, #45	; 0x2d
 8009ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ae8:	4b93      	ldr	r3, [pc, #588]	; (8009d38 <_printf_float+0x2e0>)
 8009aea:	4894      	ldr	r0, [pc, #592]	; (8009d3c <_printf_float+0x2e4>)
 8009aec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009af0:	bf94      	ite	ls
 8009af2:	4698      	movls	r8, r3
 8009af4:	4680      	movhi	r8, r0
 8009af6:	2303      	movs	r3, #3
 8009af8:	6123      	str	r3, [r4, #16]
 8009afa:	9b05      	ldr	r3, [sp, #20]
 8009afc:	f023 0204 	bic.w	r2, r3, #4
 8009b00:	6022      	str	r2, [r4, #0]
 8009b02:	f04f 0900 	mov.w	r9, #0
 8009b06:	9700      	str	r7, [sp, #0]
 8009b08:	4633      	mov	r3, r6
 8009b0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4628      	mov	r0, r5
 8009b10:	f000 f9d8 	bl	8009ec4 <_printf_common>
 8009b14:	3001      	adds	r0, #1
 8009b16:	f040 8090 	bne.w	8009c3a <_printf_float+0x1e2>
 8009b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1e:	b00d      	add	sp, #52	; 0x34
 8009b20:	ecbd 8b02 	vpop	{d8}
 8009b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b28:	4642      	mov	r2, r8
 8009b2a:	464b      	mov	r3, r9
 8009b2c:	4640      	mov	r0, r8
 8009b2e:	4649      	mov	r1, r9
 8009b30:	f7f7 f80c 	bl	8000b4c <__aeabi_dcmpun>
 8009b34:	b140      	cbz	r0, 8009b48 <_printf_float+0xf0>
 8009b36:	464b      	mov	r3, r9
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	bfbc      	itt	lt
 8009b3c:	232d      	movlt	r3, #45	; 0x2d
 8009b3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009b42:	487f      	ldr	r0, [pc, #508]	; (8009d40 <_printf_float+0x2e8>)
 8009b44:	4b7f      	ldr	r3, [pc, #508]	; (8009d44 <_printf_float+0x2ec>)
 8009b46:	e7d1      	b.n	8009aec <_printf_float+0x94>
 8009b48:	6863      	ldr	r3, [r4, #4]
 8009b4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b4e:	9206      	str	r2, [sp, #24]
 8009b50:	1c5a      	adds	r2, r3, #1
 8009b52:	d13f      	bne.n	8009bd4 <_printf_float+0x17c>
 8009b54:	2306      	movs	r3, #6
 8009b56:	6063      	str	r3, [r4, #4]
 8009b58:	9b05      	ldr	r3, [sp, #20]
 8009b5a:	6861      	ldr	r1, [r4, #4]
 8009b5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b60:	2300      	movs	r3, #0
 8009b62:	9303      	str	r3, [sp, #12]
 8009b64:	ab0a      	add	r3, sp, #40	; 0x28
 8009b66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b6a:	ab09      	add	r3, sp, #36	; 0x24
 8009b6c:	ec49 8b10 	vmov	d0, r8, r9
 8009b70:	9300      	str	r3, [sp, #0]
 8009b72:	6022      	str	r2, [r4, #0]
 8009b74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b78:	4628      	mov	r0, r5
 8009b7a:	f7ff fecd 	bl	8009918 <__cvt>
 8009b7e:	9b06      	ldr	r3, [sp, #24]
 8009b80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b82:	2b47      	cmp	r3, #71	; 0x47
 8009b84:	4680      	mov	r8, r0
 8009b86:	d108      	bne.n	8009b9a <_printf_float+0x142>
 8009b88:	1cc8      	adds	r0, r1, #3
 8009b8a:	db02      	blt.n	8009b92 <_printf_float+0x13a>
 8009b8c:	6863      	ldr	r3, [r4, #4]
 8009b8e:	4299      	cmp	r1, r3
 8009b90:	dd41      	ble.n	8009c16 <_printf_float+0x1be>
 8009b92:	f1ab 0b02 	sub.w	fp, fp, #2
 8009b96:	fa5f fb8b 	uxtb.w	fp, fp
 8009b9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b9e:	d820      	bhi.n	8009be2 <_printf_float+0x18a>
 8009ba0:	3901      	subs	r1, #1
 8009ba2:	465a      	mov	r2, fp
 8009ba4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009ba8:	9109      	str	r1, [sp, #36]	; 0x24
 8009baa:	f7ff ff17 	bl	80099dc <__exponent>
 8009bae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bb0:	1813      	adds	r3, r2, r0
 8009bb2:	2a01      	cmp	r2, #1
 8009bb4:	4681      	mov	r9, r0
 8009bb6:	6123      	str	r3, [r4, #16]
 8009bb8:	dc02      	bgt.n	8009bc0 <_printf_float+0x168>
 8009bba:	6822      	ldr	r2, [r4, #0]
 8009bbc:	07d2      	lsls	r2, r2, #31
 8009bbe:	d501      	bpl.n	8009bc4 <_printf_float+0x16c>
 8009bc0:	3301      	adds	r3, #1
 8009bc2:	6123      	str	r3, [r4, #16]
 8009bc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d09c      	beq.n	8009b06 <_printf_float+0xae>
 8009bcc:	232d      	movs	r3, #45	; 0x2d
 8009bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bd2:	e798      	b.n	8009b06 <_printf_float+0xae>
 8009bd4:	9a06      	ldr	r2, [sp, #24]
 8009bd6:	2a47      	cmp	r2, #71	; 0x47
 8009bd8:	d1be      	bne.n	8009b58 <_printf_float+0x100>
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d1bc      	bne.n	8009b58 <_printf_float+0x100>
 8009bde:	2301      	movs	r3, #1
 8009be0:	e7b9      	b.n	8009b56 <_printf_float+0xfe>
 8009be2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009be6:	d118      	bne.n	8009c1a <_printf_float+0x1c2>
 8009be8:	2900      	cmp	r1, #0
 8009bea:	6863      	ldr	r3, [r4, #4]
 8009bec:	dd0b      	ble.n	8009c06 <_printf_float+0x1ae>
 8009bee:	6121      	str	r1, [r4, #16]
 8009bf0:	b913      	cbnz	r3, 8009bf8 <_printf_float+0x1a0>
 8009bf2:	6822      	ldr	r2, [r4, #0]
 8009bf4:	07d0      	lsls	r0, r2, #31
 8009bf6:	d502      	bpl.n	8009bfe <_printf_float+0x1a6>
 8009bf8:	3301      	adds	r3, #1
 8009bfa:	440b      	add	r3, r1
 8009bfc:	6123      	str	r3, [r4, #16]
 8009bfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009c00:	f04f 0900 	mov.w	r9, #0
 8009c04:	e7de      	b.n	8009bc4 <_printf_float+0x16c>
 8009c06:	b913      	cbnz	r3, 8009c0e <_printf_float+0x1b6>
 8009c08:	6822      	ldr	r2, [r4, #0]
 8009c0a:	07d2      	lsls	r2, r2, #31
 8009c0c:	d501      	bpl.n	8009c12 <_printf_float+0x1ba>
 8009c0e:	3302      	adds	r3, #2
 8009c10:	e7f4      	b.n	8009bfc <_printf_float+0x1a4>
 8009c12:	2301      	movs	r3, #1
 8009c14:	e7f2      	b.n	8009bfc <_printf_float+0x1a4>
 8009c16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c1c:	4299      	cmp	r1, r3
 8009c1e:	db05      	blt.n	8009c2c <_printf_float+0x1d4>
 8009c20:	6823      	ldr	r3, [r4, #0]
 8009c22:	6121      	str	r1, [r4, #16]
 8009c24:	07d8      	lsls	r0, r3, #31
 8009c26:	d5ea      	bpl.n	8009bfe <_printf_float+0x1a6>
 8009c28:	1c4b      	adds	r3, r1, #1
 8009c2a:	e7e7      	b.n	8009bfc <_printf_float+0x1a4>
 8009c2c:	2900      	cmp	r1, #0
 8009c2e:	bfd4      	ite	le
 8009c30:	f1c1 0202 	rsble	r2, r1, #2
 8009c34:	2201      	movgt	r2, #1
 8009c36:	4413      	add	r3, r2
 8009c38:	e7e0      	b.n	8009bfc <_printf_float+0x1a4>
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	055a      	lsls	r2, r3, #21
 8009c3e:	d407      	bmi.n	8009c50 <_printf_float+0x1f8>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	4642      	mov	r2, r8
 8009c44:	4631      	mov	r1, r6
 8009c46:	4628      	mov	r0, r5
 8009c48:	47b8      	blx	r7
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d12c      	bne.n	8009ca8 <_printf_float+0x250>
 8009c4e:	e764      	b.n	8009b1a <_printf_float+0xc2>
 8009c50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c54:	f240 80e0 	bls.w	8009e18 <_printf_float+0x3c0>
 8009c58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	2300      	movs	r3, #0
 8009c60:	f7f6 ff42 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d034      	beq.n	8009cd2 <_printf_float+0x27a>
 8009c68:	4a37      	ldr	r2, [pc, #220]	; (8009d48 <_printf_float+0x2f0>)
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f43f af51 	beq.w	8009b1a <_printf_float+0xc2>
 8009c78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c7c:	429a      	cmp	r2, r3
 8009c7e:	db02      	blt.n	8009c86 <_printf_float+0x22e>
 8009c80:	6823      	ldr	r3, [r4, #0]
 8009c82:	07d8      	lsls	r0, r3, #31
 8009c84:	d510      	bpl.n	8009ca8 <_printf_float+0x250>
 8009c86:	ee18 3a10 	vmov	r3, s16
 8009c8a:	4652      	mov	r2, sl
 8009c8c:	4631      	mov	r1, r6
 8009c8e:	4628      	mov	r0, r5
 8009c90:	47b8      	blx	r7
 8009c92:	3001      	adds	r0, #1
 8009c94:	f43f af41 	beq.w	8009b1a <_printf_float+0xc2>
 8009c98:	f04f 0800 	mov.w	r8, #0
 8009c9c:	f104 091a 	add.w	r9, r4, #26
 8009ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ca2:	3b01      	subs	r3, #1
 8009ca4:	4543      	cmp	r3, r8
 8009ca6:	dc09      	bgt.n	8009cbc <_printf_float+0x264>
 8009ca8:	6823      	ldr	r3, [r4, #0]
 8009caa:	079b      	lsls	r3, r3, #30
 8009cac:	f100 8105 	bmi.w	8009eba <_printf_float+0x462>
 8009cb0:	68e0      	ldr	r0, [r4, #12]
 8009cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cb4:	4298      	cmp	r0, r3
 8009cb6:	bfb8      	it	lt
 8009cb8:	4618      	movlt	r0, r3
 8009cba:	e730      	b.n	8009b1e <_printf_float+0xc6>
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	464a      	mov	r2, r9
 8009cc0:	4631      	mov	r1, r6
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	47b8      	blx	r7
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	f43f af27 	beq.w	8009b1a <_printf_float+0xc2>
 8009ccc:	f108 0801 	add.w	r8, r8, #1
 8009cd0:	e7e6      	b.n	8009ca0 <_printf_float+0x248>
 8009cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	dc39      	bgt.n	8009d4c <_printf_float+0x2f4>
 8009cd8:	4a1b      	ldr	r2, [pc, #108]	; (8009d48 <_printf_float+0x2f0>)
 8009cda:	2301      	movs	r3, #1
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4628      	mov	r0, r5
 8009ce0:	47b8      	blx	r7
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	f43f af19 	beq.w	8009b1a <_printf_float+0xc2>
 8009ce8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cec:	4313      	orrs	r3, r2
 8009cee:	d102      	bne.n	8009cf6 <_printf_float+0x29e>
 8009cf0:	6823      	ldr	r3, [r4, #0]
 8009cf2:	07d9      	lsls	r1, r3, #31
 8009cf4:	d5d8      	bpl.n	8009ca8 <_printf_float+0x250>
 8009cf6:	ee18 3a10 	vmov	r3, s16
 8009cfa:	4652      	mov	r2, sl
 8009cfc:	4631      	mov	r1, r6
 8009cfe:	4628      	mov	r0, r5
 8009d00:	47b8      	blx	r7
 8009d02:	3001      	adds	r0, #1
 8009d04:	f43f af09 	beq.w	8009b1a <_printf_float+0xc2>
 8009d08:	f04f 0900 	mov.w	r9, #0
 8009d0c:	f104 0a1a 	add.w	sl, r4, #26
 8009d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d12:	425b      	negs	r3, r3
 8009d14:	454b      	cmp	r3, r9
 8009d16:	dc01      	bgt.n	8009d1c <_printf_float+0x2c4>
 8009d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d1a:	e792      	b.n	8009c42 <_printf_float+0x1ea>
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	4652      	mov	r2, sl
 8009d20:	4631      	mov	r1, r6
 8009d22:	4628      	mov	r0, r5
 8009d24:	47b8      	blx	r7
 8009d26:	3001      	adds	r0, #1
 8009d28:	f43f aef7 	beq.w	8009b1a <_printf_float+0xc2>
 8009d2c:	f109 0901 	add.w	r9, r9, #1
 8009d30:	e7ee      	b.n	8009d10 <_printf_float+0x2b8>
 8009d32:	bf00      	nop
 8009d34:	7fefffff 	.word	0x7fefffff
 8009d38:	0800cc8c 	.word	0x0800cc8c
 8009d3c:	0800cc90 	.word	0x0800cc90
 8009d40:	0800cc98 	.word	0x0800cc98
 8009d44:	0800cc94 	.word	0x0800cc94
 8009d48:	0800cc9c 	.word	0x0800cc9c
 8009d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d50:	429a      	cmp	r2, r3
 8009d52:	bfa8      	it	ge
 8009d54:	461a      	movge	r2, r3
 8009d56:	2a00      	cmp	r2, #0
 8009d58:	4691      	mov	r9, r2
 8009d5a:	dc37      	bgt.n	8009dcc <_printf_float+0x374>
 8009d5c:	f04f 0b00 	mov.w	fp, #0
 8009d60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d64:	f104 021a 	add.w	r2, r4, #26
 8009d68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d6a:	9305      	str	r3, [sp, #20]
 8009d6c:	eba3 0309 	sub.w	r3, r3, r9
 8009d70:	455b      	cmp	r3, fp
 8009d72:	dc33      	bgt.n	8009ddc <_printf_float+0x384>
 8009d74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	db3b      	blt.n	8009df4 <_printf_float+0x39c>
 8009d7c:	6823      	ldr	r3, [r4, #0]
 8009d7e:	07da      	lsls	r2, r3, #31
 8009d80:	d438      	bmi.n	8009df4 <_printf_float+0x39c>
 8009d82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d84:	9b05      	ldr	r3, [sp, #20]
 8009d86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d88:	1ad3      	subs	r3, r2, r3
 8009d8a:	eba2 0901 	sub.w	r9, r2, r1
 8009d8e:	4599      	cmp	r9, r3
 8009d90:	bfa8      	it	ge
 8009d92:	4699      	movge	r9, r3
 8009d94:	f1b9 0f00 	cmp.w	r9, #0
 8009d98:	dc35      	bgt.n	8009e06 <_printf_float+0x3ae>
 8009d9a:	f04f 0800 	mov.w	r8, #0
 8009d9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009da2:	f104 0a1a 	add.w	sl, r4, #26
 8009da6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009daa:	1a9b      	subs	r3, r3, r2
 8009dac:	eba3 0309 	sub.w	r3, r3, r9
 8009db0:	4543      	cmp	r3, r8
 8009db2:	f77f af79 	ble.w	8009ca8 <_printf_float+0x250>
 8009db6:	2301      	movs	r3, #1
 8009db8:	4652      	mov	r2, sl
 8009dba:	4631      	mov	r1, r6
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	47b8      	blx	r7
 8009dc0:	3001      	adds	r0, #1
 8009dc2:	f43f aeaa 	beq.w	8009b1a <_printf_float+0xc2>
 8009dc6:	f108 0801 	add.w	r8, r8, #1
 8009dca:	e7ec      	b.n	8009da6 <_printf_float+0x34e>
 8009dcc:	4613      	mov	r3, r2
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4642      	mov	r2, r8
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	47b8      	blx	r7
 8009dd6:	3001      	adds	r0, #1
 8009dd8:	d1c0      	bne.n	8009d5c <_printf_float+0x304>
 8009dda:	e69e      	b.n	8009b1a <_printf_float+0xc2>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4631      	mov	r1, r6
 8009de0:	4628      	mov	r0, r5
 8009de2:	9205      	str	r2, [sp, #20]
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	f43f ae97 	beq.w	8009b1a <_printf_float+0xc2>
 8009dec:	9a05      	ldr	r2, [sp, #20]
 8009dee:	f10b 0b01 	add.w	fp, fp, #1
 8009df2:	e7b9      	b.n	8009d68 <_printf_float+0x310>
 8009df4:	ee18 3a10 	vmov	r3, s16
 8009df8:	4652      	mov	r2, sl
 8009dfa:	4631      	mov	r1, r6
 8009dfc:	4628      	mov	r0, r5
 8009dfe:	47b8      	blx	r7
 8009e00:	3001      	adds	r0, #1
 8009e02:	d1be      	bne.n	8009d82 <_printf_float+0x32a>
 8009e04:	e689      	b.n	8009b1a <_printf_float+0xc2>
 8009e06:	9a05      	ldr	r2, [sp, #20]
 8009e08:	464b      	mov	r3, r9
 8009e0a:	4442      	add	r2, r8
 8009e0c:	4631      	mov	r1, r6
 8009e0e:	4628      	mov	r0, r5
 8009e10:	47b8      	blx	r7
 8009e12:	3001      	adds	r0, #1
 8009e14:	d1c1      	bne.n	8009d9a <_printf_float+0x342>
 8009e16:	e680      	b.n	8009b1a <_printf_float+0xc2>
 8009e18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e1a:	2a01      	cmp	r2, #1
 8009e1c:	dc01      	bgt.n	8009e22 <_printf_float+0x3ca>
 8009e1e:	07db      	lsls	r3, r3, #31
 8009e20:	d538      	bpl.n	8009e94 <_printf_float+0x43c>
 8009e22:	2301      	movs	r3, #1
 8009e24:	4642      	mov	r2, r8
 8009e26:	4631      	mov	r1, r6
 8009e28:	4628      	mov	r0, r5
 8009e2a:	47b8      	blx	r7
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	f43f ae74 	beq.w	8009b1a <_printf_float+0xc2>
 8009e32:	ee18 3a10 	vmov	r3, s16
 8009e36:	4652      	mov	r2, sl
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	47b8      	blx	r7
 8009e3e:	3001      	adds	r0, #1
 8009e40:	f43f ae6b 	beq.w	8009b1a <_printf_float+0xc2>
 8009e44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e48:	2200      	movs	r2, #0
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	f7f6 fe4c 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e50:	b9d8      	cbnz	r0, 8009e8a <_printf_float+0x432>
 8009e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e54:	f108 0201 	add.w	r2, r8, #1
 8009e58:	3b01      	subs	r3, #1
 8009e5a:	4631      	mov	r1, r6
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	47b8      	blx	r7
 8009e60:	3001      	adds	r0, #1
 8009e62:	d10e      	bne.n	8009e82 <_printf_float+0x42a>
 8009e64:	e659      	b.n	8009b1a <_printf_float+0xc2>
 8009e66:	2301      	movs	r3, #1
 8009e68:	4652      	mov	r2, sl
 8009e6a:	4631      	mov	r1, r6
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	47b8      	blx	r7
 8009e70:	3001      	adds	r0, #1
 8009e72:	f43f ae52 	beq.w	8009b1a <_printf_float+0xc2>
 8009e76:	f108 0801 	add.w	r8, r8, #1
 8009e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e7c:	3b01      	subs	r3, #1
 8009e7e:	4543      	cmp	r3, r8
 8009e80:	dcf1      	bgt.n	8009e66 <_printf_float+0x40e>
 8009e82:	464b      	mov	r3, r9
 8009e84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e88:	e6dc      	b.n	8009c44 <_printf_float+0x1ec>
 8009e8a:	f04f 0800 	mov.w	r8, #0
 8009e8e:	f104 0a1a 	add.w	sl, r4, #26
 8009e92:	e7f2      	b.n	8009e7a <_printf_float+0x422>
 8009e94:	2301      	movs	r3, #1
 8009e96:	4642      	mov	r2, r8
 8009e98:	e7df      	b.n	8009e5a <_printf_float+0x402>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	464a      	mov	r2, r9
 8009e9e:	4631      	mov	r1, r6
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	47b8      	blx	r7
 8009ea4:	3001      	adds	r0, #1
 8009ea6:	f43f ae38 	beq.w	8009b1a <_printf_float+0xc2>
 8009eaa:	f108 0801 	add.w	r8, r8, #1
 8009eae:	68e3      	ldr	r3, [r4, #12]
 8009eb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009eb2:	1a5b      	subs	r3, r3, r1
 8009eb4:	4543      	cmp	r3, r8
 8009eb6:	dcf0      	bgt.n	8009e9a <_printf_float+0x442>
 8009eb8:	e6fa      	b.n	8009cb0 <_printf_float+0x258>
 8009eba:	f04f 0800 	mov.w	r8, #0
 8009ebe:	f104 0919 	add.w	r9, r4, #25
 8009ec2:	e7f4      	b.n	8009eae <_printf_float+0x456>

08009ec4 <_printf_common>:
 8009ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec8:	4616      	mov	r6, r2
 8009eca:	4699      	mov	r9, r3
 8009ecc:	688a      	ldr	r2, [r1, #8]
 8009ece:	690b      	ldr	r3, [r1, #16]
 8009ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	bfb8      	it	lt
 8009ed8:	4613      	movlt	r3, r2
 8009eda:	6033      	str	r3, [r6, #0]
 8009edc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ee0:	4607      	mov	r7, r0
 8009ee2:	460c      	mov	r4, r1
 8009ee4:	b10a      	cbz	r2, 8009eea <_printf_common+0x26>
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	6033      	str	r3, [r6, #0]
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	0699      	lsls	r1, r3, #26
 8009eee:	bf42      	ittt	mi
 8009ef0:	6833      	ldrmi	r3, [r6, #0]
 8009ef2:	3302      	addmi	r3, #2
 8009ef4:	6033      	strmi	r3, [r6, #0]
 8009ef6:	6825      	ldr	r5, [r4, #0]
 8009ef8:	f015 0506 	ands.w	r5, r5, #6
 8009efc:	d106      	bne.n	8009f0c <_printf_common+0x48>
 8009efe:	f104 0a19 	add.w	sl, r4, #25
 8009f02:	68e3      	ldr	r3, [r4, #12]
 8009f04:	6832      	ldr	r2, [r6, #0]
 8009f06:	1a9b      	subs	r3, r3, r2
 8009f08:	42ab      	cmp	r3, r5
 8009f0a:	dc26      	bgt.n	8009f5a <_printf_common+0x96>
 8009f0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f10:	1e13      	subs	r3, r2, #0
 8009f12:	6822      	ldr	r2, [r4, #0]
 8009f14:	bf18      	it	ne
 8009f16:	2301      	movne	r3, #1
 8009f18:	0692      	lsls	r2, r2, #26
 8009f1a:	d42b      	bmi.n	8009f74 <_printf_common+0xb0>
 8009f1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f20:	4649      	mov	r1, r9
 8009f22:	4638      	mov	r0, r7
 8009f24:	47c0      	blx	r8
 8009f26:	3001      	adds	r0, #1
 8009f28:	d01e      	beq.n	8009f68 <_printf_common+0xa4>
 8009f2a:	6823      	ldr	r3, [r4, #0]
 8009f2c:	68e5      	ldr	r5, [r4, #12]
 8009f2e:	6832      	ldr	r2, [r6, #0]
 8009f30:	f003 0306 	and.w	r3, r3, #6
 8009f34:	2b04      	cmp	r3, #4
 8009f36:	bf08      	it	eq
 8009f38:	1aad      	subeq	r5, r5, r2
 8009f3a:	68a3      	ldr	r3, [r4, #8]
 8009f3c:	6922      	ldr	r2, [r4, #16]
 8009f3e:	bf0c      	ite	eq
 8009f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f44:	2500      	movne	r5, #0
 8009f46:	4293      	cmp	r3, r2
 8009f48:	bfc4      	itt	gt
 8009f4a:	1a9b      	subgt	r3, r3, r2
 8009f4c:	18ed      	addgt	r5, r5, r3
 8009f4e:	2600      	movs	r6, #0
 8009f50:	341a      	adds	r4, #26
 8009f52:	42b5      	cmp	r5, r6
 8009f54:	d11a      	bne.n	8009f8c <_printf_common+0xc8>
 8009f56:	2000      	movs	r0, #0
 8009f58:	e008      	b.n	8009f6c <_printf_common+0xa8>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	4652      	mov	r2, sl
 8009f5e:	4649      	mov	r1, r9
 8009f60:	4638      	mov	r0, r7
 8009f62:	47c0      	blx	r8
 8009f64:	3001      	adds	r0, #1
 8009f66:	d103      	bne.n	8009f70 <_printf_common+0xac>
 8009f68:	f04f 30ff 	mov.w	r0, #4294967295
 8009f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f70:	3501      	adds	r5, #1
 8009f72:	e7c6      	b.n	8009f02 <_printf_common+0x3e>
 8009f74:	18e1      	adds	r1, r4, r3
 8009f76:	1c5a      	adds	r2, r3, #1
 8009f78:	2030      	movs	r0, #48	; 0x30
 8009f7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f7e:	4422      	add	r2, r4
 8009f80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f88:	3302      	adds	r3, #2
 8009f8a:	e7c7      	b.n	8009f1c <_printf_common+0x58>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	4622      	mov	r2, r4
 8009f90:	4649      	mov	r1, r9
 8009f92:	4638      	mov	r0, r7
 8009f94:	47c0      	blx	r8
 8009f96:	3001      	adds	r0, #1
 8009f98:	d0e6      	beq.n	8009f68 <_printf_common+0xa4>
 8009f9a:	3601      	adds	r6, #1
 8009f9c:	e7d9      	b.n	8009f52 <_printf_common+0x8e>
	...

08009fa0 <_printf_i>:
 8009fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	4691      	mov	r9, r2
 8009fa8:	7e27      	ldrb	r7, [r4, #24]
 8009faa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009fac:	2f78      	cmp	r7, #120	; 0x78
 8009fae:	4680      	mov	r8, r0
 8009fb0:	469a      	mov	sl, r3
 8009fb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb6:	d807      	bhi.n	8009fc8 <_printf_i+0x28>
 8009fb8:	2f62      	cmp	r7, #98	; 0x62
 8009fba:	d80a      	bhi.n	8009fd2 <_printf_i+0x32>
 8009fbc:	2f00      	cmp	r7, #0
 8009fbe:	f000 80d8 	beq.w	800a172 <_printf_i+0x1d2>
 8009fc2:	2f58      	cmp	r7, #88	; 0x58
 8009fc4:	f000 80a3 	beq.w	800a10e <_printf_i+0x16e>
 8009fc8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009fcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009fd0:	e03a      	b.n	800a048 <_printf_i+0xa8>
 8009fd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009fd6:	2b15      	cmp	r3, #21
 8009fd8:	d8f6      	bhi.n	8009fc8 <_printf_i+0x28>
 8009fda:	a001      	add	r0, pc, #4	; (adr r0, 8009fe0 <_printf_i+0x40>)
 8009fdc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009fe0:	0800a039 	.word	0x0800a039
 8009fe4:	0800a04d 	.word	0x0800a04d
 8009fe8:	08009fc9 	.word	0x08009fc9
 8009fec:	08009fc9 	.word	0x08009fc9
 8009ff0:	08009fc9 	.word	0x08009fc9
 8009ff4:	08009fc9 	.word	0x08009fc9
 8009ff8:	0800a04d 	.word	0x0800a04d
 8009ffc:	08009fc9 	.word	0x08009fc9
 800a000:	08009fc9 	.word	0x08009fc9
 800a004:	08009fc9 	.word	0x08009fc9
 800a008:	08009fc9 	.word	0x08009fc9
 800a00c:	0800a159 	.word	0x0800a159
 800a010:	0800a07d 	.word	0x0800a07d
 800a014:	0800a13b 	.word	0x0800a13b
 800a018:	08009fc9 	.word	0x08009fc9
 800a01c:	08009fc9 	.word	0x08009fc9
 800a020:	0800a17b 	.word	0x0800a17b
 800a024:	08009fc9 	.word	0x08009fc9
 800a028:	0800a07d 	.word	0x0800a07d
 800a02c:	08009fc9 	.word	0x08009fc9
 800a030:	08009fc9 	.word	0x08009fc9
 800a034:	0800a143 	.word	0x0800a143
 800a038:	680b      	ldr	r3, [r1, #0]
 800a03a:	1d1a      	adds	r2, r3, #4
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	600a      	str	r2, [r1, #0]
 800a040:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a048:	2301      	movs	r3, #1
 800a04a:	e0a3      	b.n	800a194 <_printf_i+0x1f4>
 800a04c:	6825      	ldr	r5, [r4, #0]
 800a04e:	6808      	ldr	r0, [r1, #0]
 800a050:	062e      	lsls	r6, r5, #24
 800a052:	f100 0304 	add.w	r3, r0, #4
 800a056:	d50a      	bpl.n	800a06e <_printf_i+0xce>
 800a058:	6805      	ldr	r5, [r0, #0]
 800a05a:	600b      	str	r3, [r1, #0]
 800a05c:	2d00      	cmp	r5, #0
 800a05e:	da03      	bge.n	800a068 <_printf_i+0xc8>
 800a060:	232d      	movs	r3, #45	; 0x2d
 800a062:	426d      	negs	r5, r5
 800a064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a068:	485e      	ldr	r0, [pc, #376]	; (800a1e4 <_printf_i+0x244>)
 800a06a:	230a      	movs	r3, #10
 800a06c:	e019      	b.n	800a0a2 <_printf_i+0x102>
 800a06e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a072:	6805      	ldr	r5, [r0, #0]
 800a074:	600b      	str	r3, [r1, #0]
 800a076:	bf18      	it	ne
 800a078:	b22d      	sxthne	r5, r5
 800a07a:	e7ef      	b.n	800a05c <_printf_i+0xbc>
 800a07c:	680b      	ldr	r3, [r1, #0]
 800a07e:	6825      	ldr	r5, [r4, #0]
 800a080:	1d18      	adds	r0, r3, #4
 800a082:	6008      	str	r0, [r1, #0]
 800a084:	0628      	lsls	r0, r5, #24
 800a086:	d501      	bpl.n	800a08c <_printf_i+0xec>
 800a088:	681d      	ldr	r5, [r3, #0]
 800a08a:	e002      	b.n	800a092 <_printf_i+0xf2>
 800a08c:	0669      	lsls	r1, r5, #25
 800a08e:	d5fb      	bpl.n	800a088 <_printf_i+0xe8>
 800a090:	881d      	ldrh	r5, [r3, #0]
 800a092:	4854      	ldr	r0, [pc, #336]	; (800a1e4 <_printf_i+0x244>)
 800a094:	2f6f      	cmp	r7, #111	; 0x6f
 800a096:	bf0c      	ite	eq
 800a098:	2308      	moveq	r3, #8
 800a09a:	230a      	movne	r3, #10
 800a09c:	2100      	movs	r1, #0
 800a09e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a0a2:	6866      	ldr	r6, [r4, #4]
 800a0a4:	60a6      	str	r6, [r4, #8]
 800a0a6:	2e00      	cmp	r6, #0
 800a0a8:	bfa2      	ittt	ge
 800a0aa:	6821      	ldrge	r1, [r4, #0]
 800a0ac:	f021 0104 	bicge.w	r1, r1, #4
 800a0b0:	6021      	strge	r1, [r4, #0]
 800a0b2:	b90d      	cbnz	r5, 800a0b8 <_printf_i+0x118>
 800a0b4:	2e00      	cmp	r6, #0
 800a0b6:	d04d      	beq.n	800a154 <_printf_i+0x1b4>
 800a0b8:	4616      	mov	r6, r2
 800a0ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0be:	fb03 5711 	mls	r7, r3, r1, r5
 800a0c2:	5dc7      	ldrb	r7, [r0, r7]
 800a0c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0c8:	462f      	mov	r7, r5
 800a0ca:	42bb      	cmp	r3, r7
 800a0cc:	460d      	mov	r5, r1
 800a0ce:	d9f4      	bls.n	800a0ba <_printf_i+0x11a>
 800a0d0:	2b08      	cmp	r3, #8
 800a0d2:	d10b      	bne.n	800a0ec <_printf_i+0x14c>
 800a0d4:	6823      	ldr	r3, [r4, #0]
 800a0d6:	07df      	lsls	r7, r3, #31
 800a0d8:	d508      	bpl.n	800a0ec <_printf_i+0x14c>
 800a0da:	6923      	ldr	r3, [r4, #16]
 800a0dc:	6861      	ldr	r1, [r4, #4]
 800a0de:	4299      	cmp	r1, r3
 800a0e0:	bfde      	ittt	le
 800a0e2:	2330      	movle	r3, #48	; 0x30
 800a0e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0ec:	1b92      	subs	r2, r2, r6
 800a0ee:	6122      	str	r2, [r4, #16]
 800a0f0:	f8cd a000 	str.w	sl, [sp]
 800a0f4:	464b      	mov	r3, r9
 800a0f6:	aa03      	add	r2, sp, #12
 800a0f8:	4621      	mov	r1, r4
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	f7ff fee2 	bl	8009ec4 <_printf_common>
 800a100:	3001      	adds	r0, #1
 800a102:	d14c      	bne.n	800a19e <_printf_i+0x1fe>
 800a104:	f04f 30ff 	mov.w	r0, #4294967295
 800a108:	b004      	add	sp, #16
 800a10a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10e:	4835      	ldr	r0, [pc, #212]	; (800a1e4 <_printf_i+0x244>)
 800a110:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	680e      	ldr	r6, [r1, #0]
 800a118:	061f      	lsls	r7, r3, #24
 800a11a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a11e:	600e      	str	r6, [r1, #0]
 800a120:	d514      	bpl.n	800a14c <_printf_i+0x1ac>
 800a122:	07d9      	lsls	r1, r3, #31
 800a124:	bf44      	itt	mi
 800a126:	f043 0320 	orrmi.w	r3, r3, #32
 800a12a:	6023      	strmi	r3, [r4, #0]
 800a12c:	b91d      	cbnz	r5, 800a136 <_printf_i+0x196>
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	f023 0320 	bic.w	r3, r3, #32
 800a134:	6023      	str	r3, [r4, #0]
 800a136:	2310      	movs	r3, #16
 800a138:	e7b0      	b.n	800a09c <_printf_i+0xfc>
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	f043 0320 	orr.w	r3, r3, #32
 800a140:	6023      	str	r3, [r4, #0]
 800a142:	2378      	movs	r3, #120	; 0x78
 800a144:	4828      	ldr	r0, [pc, #160]	; (800a1e8 <_printf_i+0x248>)
 800a146:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a14a:	e7e3      	b.n	800a114 <_printf_i+0x174>
 800a14c:	065e      	lsls	r6, r3, #25
 800a14e:	bf48      	it	mi
 800a150:	b2ad      	uxthmi	r5, r5
 800a152:	e7e6      	b.n	800a122 <_printf_i+0x182>
 800a154:	4616      	mov	r6, r2
 800a156:	e7bb      	b.n	800a0d0 <_printf_i+0x130>
 800a158:	680b      	ldr	r3, [r1, #0]
 800a15a:	6826      	ldr	r6, [r4, #0]
 800a15c:	6960      	ldr	r0, [r4, #20]
 800a15e:	1d1d      	adds	r5, r3, #4
 800a160:	600d      	str	r5, [r1, #0]
 800a162:	0635      	lsls	r5, r6, #24
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	d501      	bpl.n	800a16c <_printf_i+0x1cc>
 800a168:	6018      	str	r0, [r3, #0]
 800a16a:	e002      	b.n	800a172 <_printf_i+0x1d2>
 800a16c:	0671      	lsls	r1, r6, #25
 800a16e:	d5fb      	bpl.n	800a168 <_printf_i+0x1c8>
 800a170:	8018      	strh	r0, [r3, #0]
 800a172:	2300      	movs	r3, #0
 800a174:	6123      	str	r3, [r4, #16]
 800a176:	4616      	mov	r6, r2
 800a178:	e7ba      	b.n	800a0f0 <_printf_i+0x150>
 800a17a:	680b      	ldr	r3, [r1, #0]
 800a17c:	1d1a      	adds	r2, r3, #4
 800a17e:	600a      	str	r2, [r1, #0]
 800a180:	681e      	ldr	r6, [r3, #0]
 800a182:	6862      	ldr	r2, [r4, #4]
 800a184:	2100      	movs	r1, #0
 800a186:	4630      	mov	r0, r6
 800a188:	f7f6 f83a 	bl	8000200 <memchr>
 800a18c:	b108      	cbz	r0, 800a192 <_printf_i+0x1f2>
 800a18e:	1b80      	subs	r0, r0, r6
 800a190:	6060      	str	r0, [r4, #4]
 800a192:	6863      	ldr	r3, [r4, #4]
 800a194:	6123      	str	r3, [r4, #16]
 800a196:	2300      	movs	r3, #0
 800a198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a19c:	e7a8      	b.n	800a0f0 <_printf_i+0x150>
 800a19e:	6923      	ldr	r3, [r4, #16]
 800a1a0:	4632      	mov	r2, r6
 800a1a2:	4649      	mov	r1, r9
 800a1a4:	4640      	mov	r0, r8
 800a1a6:	47d0      	blx	sl
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d0ab      	beq.n	800a104 <_printf_i+0x164>
 800a1ac:	6823      	ldr	r3, [r4, #0]
 800a1ae:	079b      	lsls	r3, r3, #30
 800a1b0:	d413      	bmi.n	800a1da <_printf_i+0x23a>
 800a1b2:	68e0      	ldr	r0, [r4, #12]
 800a1b4:	9b03      	ldr	r3, [sp, #12]
 800a1b6:	4298      	cmp	r0, r3
 800a1b8:	bfb8      	it	lt
 800a1ba:	4618      	movlt	r0, r3
 800a1bc:	e7a4      	b.n	800a108 <_printf_i+0x168>
 800a1be:	2301      	movs	r3, #1
 800a1c0:	4632      	mov	r2, r6
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	4640      	mov	r0, r8
 800a1c6:	47d0      	blx	sl
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	d09b      	beq.n	800a104 <_printf_i+0x164>
 800a1cc:	3501      	adds	r5, #1
 800a1ce:	68e3      	ldr	r3, [r4, #12]
 800a1d0:	9903      	ldr	r1, [sp, #12]
 800a1d2:	1a5b      	subs	r3, r3, r1
 800a1d4:	42ab      	cmp	r3, r5
 800a1d6:	dcf2      	bgt.n	800a1be <_printf_i+0x21e>
 800a1d8:	e7eb      	b.n	800a1b2 <_printf_i+0x212>
 800a1da:	2500      	movs	r5, #0
 800a1dc:	f104 0619 	add.w	r6, r4, #25
 800a1e0:	e7f5      	b.n	800a1ce <_printf_i+0x22e>
 800a1e2:	bf00      	nop
 800a1e4:	0800cc9e 	.word	0x0800cc9e
 800a1e8:	0800ccaf 	.word	0x0800ccaf

0800a1ec <sniprintf>:
 800a1ec:	b40c      	push	{r2, r3}
 800a1ee:	b530      	push	{r4, r5, lr}
 800a1f0:	4b17      	ldr	r3, [pc, #92]	; (800a250 <sniprintf+0x64>)
 800a1f2:	1e0c      	subs	r4, r1, #0
 800a1f4:	681d      	ldr	r5, [r3, #0]
 800a1f6:	b09d      	sub	sp, #116	; 0x74
 800a1f8:	da08      	bge.n	800a20c <sniprintf+0x20>
 800a1fa:	238b      	movs	r3, #139	; 0x8b
 800a1fc:	602b      	str	r3, [r5, #0]
 800a1fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a202:	b01d      	add	sp, #116	; 0x74
 800a204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a208:	b002      	add	sp, #8
 800a20a:	4770      	bx	lr
 800a20c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a210:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a214:	bf14      	ite	ne
 800a216:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a21a:	4623      	moveq	r3, r4
 800a21c:	9304      	str	r3, [sp, #16]
 800a21e:	9307      	str	r3, [sp, #28]
 800a220:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a224:	9002      	str	r0, [sp, #8]
 800a226:	9006      	str	r0, [sp, #24]
 800a228:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a22c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a22e:	ab21      	add	r3, sp, #132	; 0x84
 800a230:	a902      	add	r1, sp, #8
 800a232:	4628      	mov	r0, r5
 800a234:	9301      	str	r3, [sp, #4]
 800a236:	f001 fb6d 	bl	800b914 <_svfiprintf_r>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	bfbc      	itt	lt
 800a23e:	238b      	movlt	r3, #139	; 0x8b
 800a240:	602b      	strlt	r3, [r5, #0]
 800a242:	2c00      	cmp	r4, #0
 800a244:	d0dd      	beq.n	800a202 <sniprintf+0x16>
 800a246:	9b02      	ldr	r3, [sp, #8]
 800a248:	2200      	movs	r2, #0
 800a24a:	701a      	strb	r2, [r3, #0]
 800a24c:	e7d9      	b.n	800a202 <sniprintf+0x16>
 800a24e:	bf00      	nop
 800a250:	2000001c 	.word	0x2000001c

0800a254 <_vsniprintf_r>:
 800a254:	b530      	push	{r4, r5, lr}
 800a256:	1e14      	subs	r4, r2, #0
 800a258:	4605      	mov	r5, r0
 800a25a:	b09b      	sub	sp, #108	; 0x6c
 800a25c:	4618      	mov	r0, r3
 800a25e:	da05      	bge.n	800a26c <_vsniprintf_r+0x18>
 800a260:	238b      	movs	r3, #139	; 0x8b
 800a262:	602b      	str	r3, [r5, #0]
 800a264:	f04f 30ff 	mov.w	r0, #4294967295
 800a268:	b01b      	add	sp, #108	; 0x6c
 800a26a:	bd30      	pop	{r4, r5, pc}
 800a26c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a270:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a274:	bf14      	ite	ne
 800a276:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a27a:	4623      	moveq	r3, r4
 800a27c:	9302      	str	r3, [sp, #8]
 800a27e:	9305      	str	r3, [sp, #20]
 800a280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a284:	9100      	str	r1, [sp, #0]
 800a286:	9104      	str	r1, [sp, #16]
 800a288:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a28c:	4602      	mov	r2, r0
 800a28e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a290:	4669      	mov	r1, sp
 800a292:	4628      	mov	r0, r5
 800a294:	f001 fb3e 	bl	800b914 <_svfiprintf_r>
 800a298:	1c43      	adds	r3, r0, #1
 800a29a:	bfbc      	itt	lt
 800a29c:	238b      	movlt	r3, #139	; 0x8b
 800a29e:	602b      	strlt	r3, [r5, #0]
 800a2a0:	2c00      	cmp	r4, #0
 800a2a2:	d0e1      	beq.n	800a268 <_vsniprintf_r+0x14>
 800a2a4:	9b00      	ldr	r3, [sp, #0]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	701a      	strb	r2, [r3, #0]
 800a2aa:	e7dd      	b.n	800a268 <_vsniprintf_r+0x14>

0800a2ac <vsniprintf>:
 800a2ac:	b507      	push	{r0, r1, r2, lr}
 800a2ae:	9300      	str	r3, [sp, #0]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	460a      	mov	r2, r1
 800a2b4:	4601      	mov	r1, r0
 800a2b6:	4803      	ldr	r0, [pc, #12]	; (800a2c4 <vsniprintf+0x18>)
 800a2b8:	6800      	ldr	r0, [r0, #0]
 800a2ba:	f7ff ffcb 	bl	800a254 <_vsniprintf_r>
 800a2be:	b003      	add	sp, #12
 800a2c0:	f85d fb04 	ldr.w	pc, [sp], #4
 800a2c4:	2000001c 	.word	0x2000001c

0800a2c8 <quorem>:
 800a2c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	6903      	ldr	r3, [r0, #16]
 800a2ce:	690c      	ldr	r4, [r1, #16]
 800a2d0:	42a3      	cmp	r3, r4
 800a2d2:	4607      	mov	r7, r0
 800a2d4:	f2c0 8081 	blt.w	800a3da <quorem+0x112>
 800a2d8:	3c01      	subs	r4, #1
 800a2da:	f101 0814 	add.w	r8, r1, #20
 800a2de:	f100 0514 	add.w	r5, r0, #20
 800a2e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2e6:	9301      	str	r3, [sp, #4]
 800a2e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a2f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2fc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a300:	d331      	bcc.n	800a366 <quorem+0x9e>
 800a302:	f04f 0e00 	mov.w	lr, #0
 800a306:	4640      	mov	r0, r8
 800a308:	46ac      	mov	ip, r5
 800a30a:	46f2      	mov	sl, lr
 800a30c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a310:	b293      	uxth	r3, r2
 800a312:	fb06 e303 	mla	r3, r6, r3, lr
 800a316:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	ebaa 0303 	sub.w	r3, sl, r3
 800a320:	0c12      	lsrs	r2, r2, #16
 800a322:	f8dc a000 	ldr.w	sl, [ip]
 800a326:	fb06 e202 	mla	r2, r6, r2, lr
 800a32a:	fa13 f38a 	uxtah	r3, r3, sl
 800a32e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a332:	fa1f fa82 	uxth.w	sl, r2
 800a336:	f8dc 2000 	ldr.w	r2, [ip]
 800a33a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a33e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a342:	b29b      	uxth	r3, r3
 800a344:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a348:	4581      	cmp	r9, r0
 800a34a:	f84c 3b04 	str.w	r3, [ip], #4
 800a34e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a352:	d2db      	bcs.n	800a30c <quorem+0x44>
 800a354:	f855 300b 	ldr.w	r3, [r5, fp]
 800a358:	b92b      	cbnz	r3, 800a366 <quorem+0x9e>
 800a35a:	9b01      	ldr	r3, [sp, #4]
 800a35c:	3b04      	subs	r3, #4
 800a35e:	429d      	cmp	r5, r3
 800a360:	461a      	mov	r2, r3
 800a362:	d32e      	bcc.n	800a3c2 <quorem+0xfa>
 800a364:	613c      	str	r4, [r7, #16]
 800a366:	4638      	mov	r0, r7
 800a368:	f001 f8be 	bl	800b4e8 <__mcmp>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	db24      	blt.n	800a3ba <quorem+0xf2>
 800a370:	3601      	adds	r6, #1
 800a372:	4628      	mov	r0, r5
 800a374:	f04f 0c00 	mov.w	ip, #0
 800a378:	f858 2b04 	ldr.w	r2, [r8], #4
 800a37c:	f8d0 e000 	ldr.w	lr, [r0]
 800a380:	b293      	uxth	r3, r2
 800a382:	ebac 0303 	sub.w	r3, ip, r3
 800a386:	0c12      	lsrs	r2, r2, #16
 800a388:	fa13 f38e 	uxtah	r3, r3, lr
 800a38c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a390:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a394:	b29b      	uxth	r3, r3
 800a396:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a39a:	45c1      	cmp	r9, r8
 800a39c:	f840 3b04 	str.w	r3, [r0], #4
 800a3a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a3a4:	d2e8      	bcs.n	800a378 <quorem+0xb0>
 800a3a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3ae:	b922      	cbnz	r2, 800a3ba <quorem+0xf2>
 800a3b0:	3b04      	subs	r3, #4
 800a3b2:	429d      	cmp	r5, r3
 800a3b4:	461a      	mov	r2, r3
 800a3b6:	d30a      	bcc.n	800a3ce <quorem+0x106>
 800a3b8:	613c      	str	r4, [r7, #16]
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	b003      	add	sp, #12
 800a3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c2:	6812      	ldr	r2, [r2, #0]
 800a3c4:	3b04      	subs	r3, #4
 800a3c6:	2a00      	cmp	r2, #0
 800a3c8:	d1cc      	bne.n	800a364 <quorem+0x9c>
 800a3ca:	3c01      	subs	r4, #1
 800a3cc:	e7c7      	b.n	800a35e <quorem+0x96>
 800a3ce:	6812      	ldr	r2, [r2, #0]
 800a3d0:	3b04      	subs	r3, #4
 800a3d2:	2a00      	cmp	r2, #0
 800a3d4:	d1f0      	bne.n	800a3b8 <quorem+0xf0>
 800a3d6:	3c01      	subs	r4, #1
 800a3d8:	e7eb      	b.n	800a3b2 <quorem+0xea>
 800a3da:	2000      	movs	r0, #0
 800a3dc:	e7ee      	b.n	800a3bc <quorem+0xf4>
	...

0800a3e0 <_dtoa_r>:
 800a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	ed2d 8b02 	vpush	{d8}
 800a3e8:	ec57 6b10 	vmov	r6, r7, d0
 800a3ec:	b095      	sub	sp, #84	; 0x54
 800a3ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a3f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a3f4:	9105      	str	r1, [sp, #20]
 800a3f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	9209      	str	r2, [sp, #36]	; 0x24
 800a3fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800a400:	b975      	cbnz	r5, 800a420 <_dtoa_r+0x40>
 800a402:	2010      	movs	r0, #16
 800a404:	f000 fddc 	bl	800afc0 <malloc>
 800a408:	4602      	mov	r2, r0
 800a40a:	6260      	str	r0, [r4, #36]	; 0x24
 800a40c:	b920      	cbnz	r0, 800a418 <_dtoa_r+0x38>
 800a40e:	4bb2      	ldr	r3, [pc, #712]	; (800a6d8 <_dtoa_r+0x2f8>)
 800a410:	21ea      	movs	r1, #234	; 0xea
 800a412:	48b2      	ldr	r0, [pc, #712]	; (800a6dc <_dtoa_r+0x2fc>)
 800a414:	f001 fb8e 	bl	800bb34 <__assert_func>
 800a418:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a41c:	6005      	str	r5, [r0, #0]
 800a41e:	60c5      	str	r5, [r0, #12]
 800a420:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a422:	6819      	ldr	r1, [r3, #0]
 800a424:	b151      	cbz	r1, 800a43c <_dtoa_r+0x5c>
 800a426:	685a      	ldr	r2, [r3, #4]
 800a428:	604a      	str	r2, [r1, #4]
 800a42a:	2301      	movs	r3, #1
 800a42c:	4093      	lsls	r3, r2
 800a42e:	608b      	str	r3, [r1, #8]
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fe1b 	bl	800b06c <_Bfree>
 800a436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a438:	2200      	movs	r2, #0
 800a43a:	601a      	str	r2, [r3, #0]
 800a43c:	1e3b      	subs	r3, r7, #0
 800a43e:	bfb9      	ittee	lt
 800a440:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a444:	9303      	strlt	r3, [sp, #12]
 800a446:	2300      	movge	r3, #0
 800a448:	f8c8 3000 	strge.w	r3, [r8]
 800a44c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a450:	4ba3      	ldr	r3, [pc, #652]	; (800a6e0 <_dtoa_r+0x300>)
 800a452:	bfbc      	itt	lt
 800a454:	2201      	movlt	r2, #1
 800a456:	f8c8 2000 	strlt.w	r2, [r8]
 800a45a:	ea33 0309 	bics.w	r3, r3, r9
 800a45e:	d11b      	bne.n	800a498 <_dtoa_r+0xb8>
 800a460:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a462:	f242 730f 	movw	r3, #9999	; 0x270f
 800a466:	6013      	str	r3, [r2, #0]
 800a468:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a46c:	4333      	orrs	r3, r6
 800a46e:	f000 857a 	beq.w	800af66 <_dtoa_r+0xb86>
 800a472:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a474:	b963      	cbnz	r3, 800a490 <_dtoa_r+0xb0>
 800a476:	4b9b      	ldr	r3, [pc, #620]	; (800a6e4 <_dtoa_r+0x304>)
 800a478:	e024      	b.n	800a4c4 <_dtoa_r+0xe4>
 800a47a:	4b9b      	ldr	r3, [pc, #620]	; (800a6e8 <_dtoa_r+0x308>)
 800a47c:	9300      	str	r3, [sp, #0]
 800a47e:	3308      	adds	r3, #8
 800a480:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a482:	6013      	str	r3, [r2, #0]
 800a484:	9800      	ldr	r0, [sp, #0]
 800a486:	b015      	add	sp, #84	; 0x54
 800a488:	ecbd 8b02 	vpop	{d8}
 800a48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a490:	4b94      	ldr	r3, [pc, #592]	; (800a6e4 <_dtoa_r+0x304>)
 800a492:	9300      	str	r3, [sp, #0]
 800a494:	3303      	adds	r3, #3
 800a496:	e7f3      	b.n	800a480 <_dtoa_r+0xa0>
 800a498:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a49c:	2200      	movs	r2, #0
 800a49e:	ec51 0b17 	vmov	r0, r1, d7
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a4a8:	f7f6 fb1e 	bl	8000ae8 <__aeabi_dcmpeq>
 800a4ac:	4680      	mov	r8, r0
 800a4ae:	b158      	cbz	r0, 800a4c8 <_dtoa_r+0xe8>
 800a4b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	6013      	str	r3, [r2, #0]
 800a4b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	f000 8551 	beq.w	800af60 <_dtoa_r+0xb80>
 800a4be:	488b      	ldr	r0, [pc, #556]	; (800a6ec <_dtoa_r+0x30c>)
 800a4c0:	6018      	str	r0, [r3, #0]
 800a4c2:	1e43      	subs	r3, r0, #1
 800a4c4:	9300      	str	r3, [sp, #0]
 800a4c6:	e7dd      	b.n	800a484 <_dtoa_r+0xa4>
 800a4c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a4cc:	aa12      	add	r2, sp, #72	; 0x48
 800a4ce:	a913      	add	r1, sp, #76	; 0x4c
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	f001 f8ad 	bl	800b630 <__d2b>
 800a4d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a4da:	4683      	mov	fp, r0
 800a4dc:	2d00      	cmp	r5, #0
 800a4de:	d07c      	beq.n	800a5da <_dtoa_r+0x1fa>
 800a4e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a4e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a4ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a4f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a4f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a4fa:	4b7d      	ldr	r3, [pc, #500]	; (800a6f0 <_dtoa_r+0x310>)
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	4630      	mov	r0, r6
 800a500:	4639      	mov	r1, r7
 800a502:	f7f5 fed1 	bl	80002a8 <__aeabi_dsub>
 800a506:	a36e      	add	r3, pc, #440	; (adr r3, 800a6c0 <_dtoa_r+0x2e0>)
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	f7f6 f884 	bl	8000618 <__aeabi_dmul>
 800a510:	a36d      	add	r3, pc, #436	; (adr r3, 800a6c8 <_dtoa_r+0x2e8>)
 800a512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a516:	f7f5 fec9 	bl	80002ac <__adddf3>
 800a51a:	4606      	mov	r6, r0
 800a51c:	4628      	mov	r0, r5
 800a51e:	460f      	mov	r7, r1
 800a520:	f7f6 f810 	bl	8000544 <__aeabi_i2d>
 800a524:	a36a      	add	r3, pc, #424	; (adr r3, 800a6d0 <_dtoa_r+0x2f0>)
 800a526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52a:	f7f6 f875 	bl	8000618 <__aeabi_dmul>
 800a52e:	4602      	mov	r2, r0
 800a530:	460b      	mov	r3, r1
 800a532:	4630      	mov	r0, r6
 800a534:	4639      	mov	r1, r7
 800a536:	f7f5 feb9 	bl	80002ac <__adddf3>
 800a53a:	4606      	mov	r6, r0
 800a53c:	460f      	mov	r7, r1
 800a53e:	f7f6 fb1b 	bl	8000b78 <__aeabi_d2iz>
 800a542:	2200      	movs	r2, #0
 800a544:	4682      	mov	sl, r0
 800a546:	2300      	movs	r3, #0
 800a548:	4630      	mov	r0, r6
 800a54a:	4639      	mov	r1, r7
 800a54c:	f7f6 fad6 	bl	8000afc <__aeabi_dcmplt>
 800a550:	b148      	cbz	r0, 800a566 <_dtoa_r+0x186>
 800a552:	4650      	mov	r0, sl
 800a554:	f7f5 fff6 	bl	8000544 <__aeabi_i2d>
 800a558:	4632      	mov	r2, r6
 800a55a:	463b      	mov	r3, r7
 800a55c:	f7f6 fac4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a560:	b908      	cbnz	r0, 800a566 <_dtoa_r+0x186>
 800a562:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a566:	f1ba 0f16 	cmp.w	sl, #22
 800a56a:	d854      	bhi.n	800a616 <_dtoa_r+0x236>
 800a56c:	4b61      	ldr	r3, [pc, #388]	; (800a6f4 <_dtoa_r+0x314>)
 800a56e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a57a:	f7f6 fabf 	bl	8000afc <__aeabi_dcmplt>
 800a57e:	2800      	cmp	r0, #0
 800a580:	d04b      	beq.n	800a61a <_dtoa_r+0x23a>
 800a582:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a586:	2300      	movs	r3, #0
 800a588:	930e      	str	r3, [sp, #56]	; 0x38
 800a58a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a58c:	1b5d      	subs	r5, r3, r5
 800a58e:	1e6b      	subs	r3, r5, #1
 800a590:	9304      	str	r3, [sp, #16]
 800a592:	bf43      	ittte	mi
 800a594:	2300      	movmi	r3, #0
 800a596:	f1c5 0801 	rsbmi	r8, r5, #1
 800a59a:	9304      	strmi	r3, [sp, #16]
 800a59c:	f04f 0800 	movpl.w	r8, #0
 800a5a0:	f1ba 0f00 	cmp.w	sl, #0
 800a5a4:	db3b      	blt.n	800a61e <_dtoa_r+0x23e>
 800a5a6:	9b04      	ldr	r3, [sp, #16]
 800a5a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a5ac:	4453      	add	r3, sl
 800a5ae:	9304      	str	r3, [sp, #16]
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	9306      	str	r3, [sp, #24]
 800a5b4:	9b05      	ldr	r3, [sp, #20]
 800a5b6:	2b09      	cmp	r3, #9
 800a5b8:	d869      	bhi.n	800a68e <_dtoa_r+0x2ae>
 800a5ba:	2b05      	cmp	r3, #5
 800a5bc:	bfc4      	itt	gt
 800a5be:	3b04      	subgt	r3, #4
 800a5c0:	9305      	strgt	r3, [sp, #20]
 800a5c2:	9b05      	ldr	r3, [sp, #20]
 800a5c4:	f1a3 0302 	sub.w	r3, r3, #2
 800a5c8:	bfcc      	ite	gt
 800a5ca:	2500      	movgt	r5, #0
 800a5cc:	2501      	movle	r5, #1
 800a5ce:	2b03      	cmp	r3, #3
 800a5d0:	d869      	bhi.n	800a6a6 <_dtoa_r+0x2c6>
 800a5d2:	e8df f003 	tbb	[pc, r3]
 800a5d6:	4e2c      	.short	0x4e2c
 800a5d8:	5a4c      	.short	0x5a4c
 800a5da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a5de:	441d      	add	r5, r3
 800a5e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a5e4:	2b20      	cmp	r3, #32
 800a5e6:	bfc1      	itttt	gt
 800a5e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a5ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a5f0:	fa09 f303 	lslgt.w	r3, r9, r3
 800a5f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a5f8:	bfda      	itte	le
 800a5fa:	f1c3 0320 	rsble	r3, r3, #32
 800a5fe:	fa06 f003 	lslle.w	r0, r6, r3
 800a602:	4318      	orrgt	r0, r3
 800a604:	f7f5 ff8e 	bl	8000524 <__aeabi_ui2d>
 800a608:	2301      	movs	r3, #1
 800a60a:	4606      	mov	r6, r0
 800a60c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a610:	3d01      	subs	r5, #1
 800a612:	9310      	str	r3, [sp, #64]	; 0x40
 800a614:	e771      	b.n	800a4fa <_dtoa_r+0x11a>
 800a616:	2301      	movs	r3, #1
 800a618:	e7b6      	b.n	800a588 <_dtoa_r+0x1a8>
 800a61a:	900e      	str	r0, [sp, #56]	; 0x38
 800a61c:	e7b5      	b.n	800a58a <_dtoa_r+0x1aa>
 800a61e:	f1ca 0300 	rsb	r3, sl, #0
 800a622:	9306      	str	r3, [sp, #24]
 800a624:	2300      	movs	r3, #0
 800a626:	eba8 080a 	sub.w	r8, r8, sl
 800a62a:	930d      	str	r3, [sp, #52]	; 0x34
 800a62c:	e7c2      	b.n	800a5b4 <_dtoa_r+0x1d4>
 800a62e:	2300      	movs	r3, #0
 800a630:	9308      	str	r3, [sp, #32]
 800a632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a634:	2b00      	cmp	r3, #0
 800a636:	dc39      	bgt.n	800a6ac <_dtoa_r+0x2cc>
 800a638:	f04f 0901 	mov.w	r9, #1
 800a63c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a640:	464b      	mov	r3, r9
 800a642:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a646:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a648:	2200      	movs	r2, #0
 800a64a:	6042      	str	r2, [r0, #4]
 800a64c:	2204      	movs	r2, #4
 800a64e:	f102 0614 	add.w	r6, r2, #20
 800a652:	429e      	cmp	r6, r3
 800a654:	6841      	ldr	r1, [r0, #4]
 800a656:	d92f      	bls.n	800a6b8 <_dtoa_r+0x2d8>
 800a658:	4620      	mov	r0, r4
 800a65a:	f000 fcc7 	bl	800afec <_Balloc>
 800a65e:	9000      	str	r0, [sp, #0]
 800a660:	2800      	cmp	r0, #0
 800a662:	d14b      	bne.n	800a6fc <_dtoa_r+0x31c>
 800a664:	4b24      	ldr	r3, [pc, #144]	; (800a6f8 <_dtoa_r+0x318>)
 800a666:	4602      	mov	r2, r0
 800a668:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a66c:	e6d1      	b.n	800a412 <_dtoa_r+0x32>
 800a66e:	2301      	movs	r3, #1
 800a670:	e7de      	b.n	800a630 <_dtoa_r+0x250>
 800a672:	2300      	movs	r3, #0
 800a674:	9308      	str	r3, [sp, #32]
 800a676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a678:	eb0a 0903 	add.w	r9, sl, r3
 800a67c:	f109 0301 	add.w	r3, r9, #1
 800a680:	2b01      	cmp	r3, #1
 800a682:	9301      	str	r3, [sp, #4]
 800a684:	bfb8      	it	lt
 800a686:	2301      	movlt	r3, #1
 800a688:	e7dd      	b.n	800a646 <_dtoa_r+0x266>
 800a68a:	2301      	movs	r3, #1
 800a68c:	e7f2      	b.n	800a674 <_dtoa_r+0x294>
 800a68e:	2501      	movs	r5, #1
 800a690:	2300      	movs	r3, #0
 800a692:	9305      	str	r3, [sp, #20]
 800a694:	9508      	str	r5, [sp, #32]
 800a696:	f04f 39ff 	mov.w	r9, #4294967295
 800a69a:	2200      	movs	r2, #0
 800a69c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a6a0:	2312      	movs	r3, #18
 800a6a2:	9209      	str	r2, [sp, #36]	; 0x24
 800a6a4:	e7cf      	b.n	800a646 <_dtoa_r+0x266>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	9308      	str	r3, [sp, #32]
 800a6aa:	e7f4      	b.n	800a696 <_dtoa_r+0x2b6>
 800a6ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a6b0:	f8cd 9004 	str.w	r9, [sp, #4]
 800a6b4:	464b      	mov	r3, r9
 800a6b6:	e7c6      	b.n	800a646 <_dtoa_r+0x266>
 800a6b8:	3101      	adds	r1, #1
 800a6ba:	6041      	str	r1, [r0, #4]
 800a6bc:	0052      	lsls	r2, r2, #1
 800a6be:	e7c6      	b.n	800a64e <_dtoa_r+0x26e>
 800a6c0:	636f4361 	.word	0x636f4361
 800a6c4:	3fd287a7 	.word	0x3fd287a7
 800a6c8:	8b60c8b3 	.word	0x8b60c8b3
 800a6cc:	3fc68a28 	.word	0x3fc68a28
 800a6d0:	509f79fb 	.word	0x509f79fb
 800a6d4:	3fd34413 	.word	0x3fd34413
 800a6d8:	0800cccd 	.word	0x0800cccd
 800a6dc:	0800cce4 	.word	0x0800cce4
 800a6e0:	7ff00000 	.word	0x7ff00000
 800a6e4:	0800ccc9 	.word	0x0800ccc9
 800a6e8:	0800ccc0 	.word	0x0800ccc0
 800a6ec:	0800cc9d 	.word	0x0800cc9d
 800a6f0:	3ff80000 	.word	0x3ff80000
 800a6f4:	0800cde0 	.word	0x0800cde0
 800a6f8:	0800cd43 	.word	0x0800cd43
 800a6fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6fe:	9a00      	ldr	r2, [sp, #0]
 800a700:	601a      	str	r2, [r3, #0]
 800a702:	9b01      	ldr	r3, [sp, #4]
 800a704:	2b0e      	cmp	r3, #14
 800a706:	f200 80ad 	bhi.w	800a864 <_dtoa_r+0x484>
 800a70a:	2d00      	cmp	r5, #0
 800a70c:	f000 80aa 	beq.w	800a864 <_dtoa_r+0x484>
 800a710:	f1ba 0f00 	cmp.w	sl, #0
 800a714:	dd36      	ble.n	800a784 <_dtoa_r+0x3a4>
 800a716:	4ac3      	ldr	r2, [pc, #780]	; (800aa24 <_dtoa_r+0x644>)
 800a718:	f00a 030f 	and.w	r3, sl, #15
 800a71c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a720:	ed93 7b00 	vldr	d7, [r3]
 800a724:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a728:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a72c:	eeb0 8a47 	vmov.f32	s16, s14
 800a730:	eef0 8a67 	vmov.f32	s17, s15
 800a734:	d016      	beq.n	800a764 <_dtoa_r+0x384>
 800a736:	4bbc      	ldr	r3, [pc, #752]	; (800aa28 <_dtoa_r+0x648>)
 800a738:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a73c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a740:	f7f6 f894 	bl	800086c <__aeabi_ddiv>
 800a744:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a748:	f007 070f 	and.w	r7, r7, #15
 800a74c:	2503      	movs	r5, #3
 800a74e:	4eb6      	ldr	r6, [pc, #728]	; (800aa28 <_dtoa_r+0x648>)
 800a750:	b957      	cbnz	r7, 800a768 <_dtoa_r+0x388>
 800a752:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a756:	ec53 2b18 	vmov	r2, r3, d8
 800a75a:	f7f6 f887 	bl	800086c <__aeabi_ddiv>
 800a75e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a762:	e029      	b.n	800a7b8 <_dtoa_r+0x3d8>
 800a764:	2502      	movs	r5, #2
 800a766:	e7f2      	b.n	800a74e <_dtoa_r+0x36e>
 800a768:	07f9      	lsls	r1, r7, #31
 800a76a:	d508      	bpl.n	800a77e <_dtoa_r+0x39e>
 800a76c:	ec51 0b18 	vmov	r0, r1, d8
 800a770:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a774:	f7f5 ff50 	bl	8000618 <__aeabi_dmul>
 800a778:	ec41 0b18 	vmov	d8, r0, r1
 800a77c:	3501      	adds	r5, #1
 800a77e:	107f      	asrs	r7, r7, #1
 800a780:	3608      	adds	r6, #8
 800a782:	e7e5      	b.n	800a750 <_dtoa_r+0x370>
 800a784:	f000 80a6 	beq.w	800a8d4 <_dtoa_r+0x4f4>
 800a788:	f1ca 0600 	rsb	r6, sl, #0
 800a78c:	4ba5      	ldr	r3, [pc, #660]	; (800aa24 <_dtoa_r+0x644>)
 800a78e:	4fa6      	ldr	r7, [pc, #664]	; (800aa28 <_dtoa_r+0x648>)
 800a790:	f006 020f 	and.w	r2, r6, #15
 800a794:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7a0:	f7f5 ff3a 	bl	8000618 <__aeabi_dmul>
 800a7a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7a8:	1136      	asrs	r6, r6, #4
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	2502      	movs	r5, #2
 800a7ae:	2e00      	cmp	r6, #0
 800a7b0:	f040 8085 	bne.w	800a8be <_dtoa_r+0x4de>
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d1d2      	bne.n	800a75e <_dtoa_r+0x37e>
 800a7b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 808c 	beq.w	800a8d8 <_dtoa_r+0x4f8>
 800a7c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a7c4:	4b99      	ldr	r3, [pc, #612]	; (800aa2c <_dtoa_r+0x64c>)
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	4639      	mov	r1, r7
 800a7cc:	f7f6 f996 	bl	8000afc <__aeabi_dcmplt>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	f000 8081 	beq.w	800a8d8 <_dtoa_r+0x4f8>
 800a7d6:	9b01      	ldr	r3, [sp, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d07d      	beq.n	800a8d8 <_dtoa_r+0x4f8>
 800a7dc:	f1b9 0f00 	cmp.w	r9, #0
 800a7e0:	dd3c      	ble.n	800a85c <_dtoa_r+0x47c>
 800a7e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a7e6:	9307      	str	r3, [sp, #28]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	4b91      	ldr	r3, [pc, #580]	; (800aa30 <_dtoa_r+0x650>)
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	4639      	mov	r1, r7
 800a7f0:	f7f5 ff12 	bl	8000618 <__aeabi_dmul>
 800a7f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7f8:	3501      	adds	r5, #1
 800a7fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a7fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a802:	4628      	mov	r0, r5
 800a804:	f7f5 fe9e 	bl	8000544 <__aeabi_i2d>
 800a808:	4632      	mov	r2, r6
 800a80a:	463b      	mov	r3, r7
 800a80c:	f7f5 ff04 	bl	8000618 <__aeabi_dmul>
 800a810:	4b88      	ldr	r3, [pc, #544]	; (800aa34 <_dtoa_r+0x654>)
 800a812:	2200      	movs	r2, #0
 800a814:	f7f5 fd4a 	bl	80002ac <__adddf3>
 800a818:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a81c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a820:	9303      	str	r3, [sp, #12]
 800a822:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a824:	2b00      	cmp	r3, #0
 800a826:	d15c      	bne.n	800a8e2 <_dtoa_r+0x502>
 800a828:	4b83      	ldr	r3, [pc, #524]	; (800aa38 <_dtoa_r+0x658>)
 800a82a:	2200      	movs	r2, #0
 800a82c:	4630      	mov	r0, r6
 800a82e:	4639      	mov	r1, r7
 800a830:	f7f5 fd3a 	bl	80002a8 <__aeabi_dsub>
 800a834:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a838:	4606      	mov	r6, r0
 800a83a:	460f      	mov	r7, r1
 800a83c:	f7f6 f97c 	bl	8000b38 <__aeabi_dcmpgt>
 800a840:	2800      	cmp	r0, #0
 800a842:	f040 8296 	bne.w	800ad72 <_dtoa_r+0x992>
 800a846:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a84a:	4630      	mov	r0, r6
 800a84c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a850:	4639      	mov	r1, r7
 800a852:	f7f6 f953 	bl	8000afc <__aeabi_dcmplt>
 800a856:	2800      	cmp	r0, #0
 800a858:	f040 8288 	bne.w	800ad6c <_dtoa_r+0x98c>
 800a85c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a860:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a864:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a866:	2b00      	cmp	r3, #0
 800a868:	f2c0 8158 	blt.w	800ab1c <_dtoa_r+0x73c>
 800a86c:	f1ba 0f0e 	cmp.w	sl, #14
 800a870:	f300 8154 	bgt.w	800ab1c <_dtoa_r+0x73c>
 800a874:	4b6b      	ldr	r3, [pc, #428]	; (800aa24 <_dtoa_r+0x644>)
 800a876:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a87a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a87e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a880:	2b00      	cmp	r3, #0
 800a882:	f280 80e3 	bge.w	800aa4c <_dtoa_r+0x66c>
 800a886:	9b01      	ldr	r3, [sp, #4]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f300 80df 	bgt.w	800aa4c <_dtoa_r+0x66c>
 800a88e:	f040 826d 	bne.w	800ad6c <_dtoa_r+0x98c>
 800a892:	4b69      	ldr	r3, [pc, #420]	; (800aa38 <_dtoa_r+0x658>)
 800a894:	2200      	movs	r2, #0
 800a896:	4640      	mov	r0, r8
 800a898:	4649      	mov	r1, r9
 800a89a:	f7f5 febd 	bl	8000618 <__aeabi_dmul>
 800a89e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a8a2:	f7f6 f93f 	bl	8000b24 <__aeabi_dcmpge>
 800a8a6:	9e01      	ldr	r6, [sp, #4]
 800a8a8:	4637      	mov	r7, r6
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	f040 8243 	bne.w	800ad36 <_dtoa_r+0x956>
 800a8b0:	9d00      	ldr	r5, [sp, #0]
 800a8b2:	2331      	movs	r3, #49	; 0x31
 800a8b4:	f805 3b01 	strb.w	r3, [r5], #1
 800a8b8:	f10a 0a01 	add.w	sl, sl, #1
 800a8bc:	e23f      	b.n	800ad3e <_dtoa_r+0x95e>
 800a8be:	07f2      	lsls	r2, r6, #31
 800a8c0:	d505      	bpl.n	800a8ce <_dtoa_r+0x4ee>
 800a8c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8c6:	f7f5 fea7 	bl	8000618 <__aeabi_dmul>
 800a8ca:	3501      	adds	r5, #1
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	1076      	asrs	r6, r6, #1
 800a8d0:	3708      	adds	r7, #8
 800a8d2:	e76c      	b.n	800a7ae <_dtoa_r+0x3ce>
 800a8d4:	2502      	movs	r5, #2
 800a8d6:	e76f      	b.n	800a7b8 <_dtoa_r+0x3d8>
 800a8d8:	9b01      	ldr	r3, [sp, #4]
 800a8da:	f8cd a01c 	str.w	sl, [sp, #28]
 800a8de:	930c      	str	r3, [sp, #48]	; 0x30
 800a8e0:	e78d      	b.n	800a7fe <_dtoa_r+0x41e>
 800a8e2:	9900      	ldr	r1, [sp, #0]
 800a8e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a8e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8e8:	4b4e      	ldr	r3, [pc, #312]	; (800aa24 <_dtoa_r+0x644>)
 800a8ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8ee:	4401      	add	r1, r0
 800a8f0:	9102      	str	r1, [sp, #8]
 800a8f2:	9908      	ldr	r1, [sp, #32]
 800a8f4:	eeb0 8a47 	vmov.f32	s16, s14
 800a8f8:	eef0 8a67 	vmov.f32	s17, s15
 800a8fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a900:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a904:	2900      	cmp	r1, #0
 800a906:	d045      	beq.n	800a994 <_dtoa_r+0x5b4>
 800a908:	494c      	ldr	r1, [pc, #304]	; (800aa3c <_dtoa_r+0x65c>)
 800a90a:	2000      	movs	r0, #0
 800a90c:	f7f5 ffae 	bl	800086c <__aeabi_ddiv>
 800a910:	ec53 2b18 	vmov	r2, r3, d8
 800a914:	f7f5 fcc8 	bl	80002a8 <__aeabi_dsub>
 800a918:	9d00      	ldr	r5, [sp, #0]
 800a91a:	ec41 0b18 	vmov	d8, r0, r1
 800a91e:	4639      	mov	r1, r7
 800a920:	4630      	mov	r0, r6
 800a922:	f7f6 f929 	bl	8000b78 <__aeabi_d2iz>
 800a926:	900c      	str	r0, [sp, #48]	; 0x30
 800a928:	f7f5 fe0c 	bl	8000544 <__aeabi_i2d>
 800a92c:	4602      	mov	r2, r0
 800a92e:	460b      	mov	r3, r1
 800a930:	4630      	mov	r0, r6
 800a932:	4639      	mov	r1, r7
 800a934:	f7f5 fcb8 	bl	80002a8 <__aeabi_dsub>
 800a938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a93a:	3330      	adds	r3, #48	; 0x30
 800a93c:	f805 3b01 	strb.w	r3, [r5], #1
 800a940:	ec53 2b18 	vmov	r2, r3, d8
 800a944:	4606      	mov	r6, r0
 800a946:	460f      	mov	r7, r1
 800a948:	f7f6 f8d8 	bl	8000afc <__aeabi_dcmplt>
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d165      	bne.n	800aa1c <_dtoa_r+0x63c>
 800a950:	4632      	mov	r2, r6
 800a952:	463b      	mov	r3, r7
 800a954:	4935      	ldr	r1, [pc, #212]	; (800aa2c <_dtoa_r+0x64c>)
 800a956:	2000      	movs	r0, #0
 800a958:	f7f5 fca6 	bl	80002a8 <__aeabi_dsub>
 800a95c:	ec53 2b18 	vmov	r2, r3, d8
 800a960:	f7f6 f8cc 	bl	8000afc <__aeabi_dcmplt>
 800a964:	2800      	cmp	r0, #0
 800a966:	f040 80b9 	bne.w	800aadc <_dtoa_r+0x6fc>
 800a96a:	9b02      	ldr	r3, [sp, #8]
 800a96c:	429d      	cmp	r5, r3
 800a96e:	f43f af75 	beq.w	800a85c <_dtoa_r+0x47c>
 800a972:	4b2f      	ldr	r3, [pc, #188]	; (800aa30 <_dtoa_r+0x650>)
 800a974:	ec51 0b18 	vmov	r0, r1, d8
 800a978:	2200      	movs	r2, #0
 800a97a:	f7f5 fe4d 	bl	8000618 <__aeabi_dmul>
 800a97e:	4b2c      	ldr	r3, [pc, #176]	; (800aa30 <_dtoa_r+0x650>)
 800a980:	ec41 0b18 	vmov	d8, r0, r1
 800a984:	2200      	movs	r2, #0
 800a986:	4630      	mov	r0, r6
 800a988:	4639      	mov	r1, r7
 800a98a:	f7f5 fe45 	bl	8000618 <__aeabi_dmul>
 800a98e:	4606      	mov	r6, r0
 800a990:	460f      	mov	r7, r1
 800a992:	e7c4      	b.n	800a91e <_dtoa_r+0x53e>
 800a994:	ec51 0b17 	vmov	r0, r1, d7
 800a998:	f7f5 fe3e 	bl	8000618 <__aeabi_dmul>
 800a99c:	9b02      	ldr	r3, [sp, #8]
 800a99e:	9d00      	ldr	r5, [sp, #0]
 800a9a0:	930c      	str	r3, [sp, #48]	; 0x30
 800a9a2:	ec41 0b18 	vmov	d8, r0, r1
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	f7f6 f8e5 	bl	8000b78 <__aeabi_d2iz>
 800a9ae:	9011      	str	r0, [sp, #68]	; 0x44
 800a9b0:	f7f5 fdc8 	bl	8000544 <__aeabi_i2d>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	4639      	mov	r1, r7
 800a9bc:	f7f5 fc74 	bl	80002a8 <__aeabi_dsub>
 800a9c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9c2:	3330      	adds	r3, #48	; 0x30
 800a9c4:	f805 3b01 	strb.w	r3, [r5], #1
 800a9c8:	9b02      	ldr	r3, [sp, #8]
 800a9ca:	429d      	cmp	r5, r3
 800a9cc:	4606      	mov	r6, r0
 800a9ce:	460f      	mov	r7, r1
 800a9d0:	f04f 0200 	mov.w	r2, #0
 800a9d4:	d134      	bne.n	800aa40 <_dtoa_r+0x660>
 800a9d6:	4b19      	ldr	r3, [pc, #100]	; (800aa3c <_dtoa_r+0x65c>)
 800a9d8:	ec51 0b18 	vmov	r0, r1, d8
 800a9dc:	f7f5 fc66 	bl	80002ac <__adddf3>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	4630      	mov	r0, r6
 800a9e6:	4639      	mov	r1, r7
 800a9e8:	f7f6 f8a6 	bl	8000b38 <__aeabi_dcmpgt>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d175      	bne.n	800aadc <_dtoa_r+0x6fc>
 800a9f0:	ec53 2b18 	vmov	r2, r3, d8
 800a9f4:	4911      	ldr	r1, [pc, #68]	; (800aa3c <_dtoa_r+0x65c>)
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	f7f5 fc56 	bl	80002a8 <__aeabi_dsub>
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	460b      	mov	r3, r1
 800aa00:	4630      	mov	r0, r6
 800aa02:	4639      	mov	r1, r7
 800aa04:	f7f6 f87a 	bl	8000afc <__aeabi_dcmplt>
 800aa08:	2800      	cmp	r0, #0
 800aa0a:	f43f af27 	beq.w	800a85c <_dtoa_r+0x47c>
 800aa0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aa10:	1e6b      	subs	r3, r5, #1
 800aa12:	930c      	str	r3, [sp, #48]	; 0x30
 800aa14:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa18:	2b30      	cmp	r3, #48	; 0x30
 800aa1a:	d0f8      	beq.n	800aa0e <_dtoa_r+0x62e>
 800aa1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aa20:	e04a      	b.n	800aab8 <_dtoa_r+0x6d8>
 800aa22:	bf00      	nop
 800aa24:	0800cde0 	.word	0x0800cde0
 800aa28:	0800cdb8 	.word	0x0800cdb8
 800aa2c:	3ff00000 	.word	0x3ff00000
 800aa30:	40240000 	.word	0x40240000
 800aa34:	401c0000 	.word	0x401c0000
 800aa38:	40140000 	.word	0x40140000
 800aa3c:	3fe00000 	.word	0x3fe00000
 800aa40:	4baf      	ldr	r3, [pc, #700]	; (800ad00 <_dtoa_r+0x920>)
 800aa42:	f7f5 fde9 	bl	8000618 <__aeabi_dmul>
 800aa46:	4606      	mov	r6, r0
 800aa48:	460f      	mov	r7, r1
 800aa4a:	e7ac      	b.n	800a9a6 <_dtoa_r+0x5c6>
 800aa4c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aa50:	9d00      	ldr	r5, [sp, #0]
 800aa52:	4642      	mov	r2, r8
 800aa54:	464b      	mov	r3, r9
 800aa56:	4630      	mov	r0, r6
 800aa58:	4639      	mov	r1, r7
 800aa5a:	f7f5 ff07 	bl	800086c <__aeabi_ddiv>
 800aa5e:	f7f6 f88b 	bl	8000b78 <__aeabi_d2iz>
 800aa62:	9002      	str	r0, [sp, #8]
 800aa64:	f7f5 fd6e 	bl	8000544 <__aeabi_i2d>
 800aa68:	4642      	mov	r2, r8
 800aa6a:	464b      	mov	r3, r9
 800aa6c:	f7f5 fdd4 	bl	8000618 <__aeabi_dmul>
 800aa70:	4602      	mov	r2, r0
 800aa72:	460b      	mov	r3, r1
 800aa74:	4630      	mov	r0, r6
 800aa76:	4639      	mov	r1, r7
 800aa78:	f7f5 fc16 	bl	80002a8 <__aeabi_dsub>
 800aa7c:	9e02      	ldr	r6, [sp, #8]
 800aa7e:	9f01      	ldr	r7, [sp, #4]
 800aa80:	3630      	adds	r6, #48	; 0x30
 800aa82:	f805 6b01 	strb.w	r6, [r5], #1
 800aa86:	9e00      	ldr	r6, [sp, #0]
 800aa88:	1bae      	subs	r6, r5, r6
 800aa8a:	42b7      	cmp	r7, r6
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	460b      	mov	r3, r1
 800aa90:	d137      	bne.n	800ab02 <_dtoa_r+0x722>
 800aa92:	f7f5 fc0b 	bl	80002ac <__adddf3>
 800aa96:	4642      	mov	r2, r8
 800aa98:	464b      	mov	r3, r9
 800aa9a:	4606      	mov	r6, r0
 800aa9c:	460f      	mov	r7, r1
 800aa9e:	f7f6 f84b 	bl	8000b38 <__aeabi_dcmpgt>
 800aaa2:	b9c8      	cbnz	r0, 800aad8 <_dtoa_r+0x6f8>
 800aaa4:	4642      	mov	r2, r8
 800aaa6:	464b      	mov	r3, r9
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	4639      	mov	r1, r7
 800aaac:	f7f6 f81c 	bl	8000ae8 <__aeabi_dcmpeq>
 800aab0:	b110      	cbz	r0, 800aab8 <_dtoa_r+0x6d8>
 800aab2:	9b02      	ldr	r3, [sp, #8]
 800aab4:	07d9      	lsls	r1, r3, #31
 800aab6:	d40f      	bmi.n	800aad8 <_dtoa_r+0x6f8>
 800aab8:	4620      	mov	r0, r4
 800aaba:	4659      	mov	r1, fp
 800aabc:	f000 fad6 	bl	800b06c <_Bfree>
 800aac0:	2300      	movs	r3, #0
 800aac2:	702b      	strb	r3, [r5, #0]
 800aac4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aac6:	f10a 0001 	add.w	r0, sl, #1
 800aaca:	6018      	str	r0, [r3, #0]
 800aacc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f43f acd8 	beq.w	800a484 <_dtoa_r+0xa4>
 800aad4:	601d      	str	r5, [r3, #0]
 800aad6:	e4d5      	b.n	800a484 <_dtoa_r+0xa4>
 800aad8:	f8cd a01c 	str.w	sl, [sp, #28]
 800aadc:	462b      	mov	r3, r5
 800aade:	461d      	mov	r5, r3
 800aae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aae4:	2a39      	cmp	r2, #57	; 0x39
 800aae6:	d108      	bne.n	800aafa <_dtoa_r+0x71a>
 800aae8:	9a00      	ldr	r2, [sp, #0]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d1f7      	bne.n	800aade <_dtoa_r+0x6fe>
 800aaee:	9a07      	ldr	r2, [sp, #28]
 800aaf0:	9900      	ldr	r1, [sp, #0]
 800aaf2:	3201      	adds	r2, #1
 800aaf4:	9207      	str	r2, [sp, #28]
 800aaf6:	2230      	movs	r2, #48	; 0x30
 800aaf8:	700a      	strb	r2, [r1, #0]
 800aafa:	781a      	ldrb	r2, [r3, #0]
 800aafc:	3201      	adds	r2, #1
 800aafe:	701a      	strb	r2, [r3, #0]
 800ab00:	e78c      	b.n	800aa1c <_dtoa_r+0x63c>
 800ab02:	4b7f      	ldr	r3, [pc, #508]	; (800ad00 <_dtoa_r+0x920>)
 800ab04:	2200      	movs	r2, #0
 800ab06:	f7f5 fd87 	bl	8000618 <__aeabi_dmul>
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	4606      	mov	r6, r0
 800ab10:	460f      	mov	r7, r1
 800ab12:	f7f5 ffe9 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d09b      	beq.n	800aa52 <_dtoa_r+0x672>
 800ab1a:	e7cd      	b.n	800aab8 <_dtoa_r+0x6d8>
 800ab1c:	9a08      	ldr	r2, [sp, #32]
 800ab1e:	2a00      	cmp	r2, #0
 800ab20:	f000 80c4 	beq.w	800acac <_dtoa_r+0x8cc>
 800ab24:	9a05      	ldr	r2, [sp, #20]
 800ab26:	2a01      	cmp	r2, #1
 800ab28:	f300 80a8 	bgt.w	800ac7c <_dtoa_r+0x89c>
 800ab2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab2e:	2a00      	cmp	r2, #0
 800ab30:	f000 80a0 	beq.w	800ac74 <_dtoa_r+0x894>
 800ab34:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab38:	9e06      	ldr	r6, [sp, #24]
 800ab3a:	4645      	mov	r5, r8
 800ab3c:	9a04      	ldr	r2, [sp, #16]
 800ab3e:	2101      	movs	r1, #1
 800ab40:	441a      	add	r2, r3
 800ab42:	4620      	mov	r0, r4
 800ab44:	4498      	add	r8, r3
 800ab46:	9204      	str	r2, [sp, #16]
 800ab48:	f000 fb4c 	bl	800b1e4 <__i2b>
 800ab4c:	4607      	mov	r7, r0
 800ab4e:	2d00      	cmp	r5, #0
 800ab50:	dd0b      	ble.n	800ab6a <_dtoa_r+0x78a>
 800ab52:	9b04      	ldr	r3, [sp, #16]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	dd08      	ble.n	800ab6a <_dtoa_r+0x78a>
 800ab58:	42ab      	cmp	r3, r5
 800ab5a:	9a04      	ldr	r2, [sp, #16]
 800ab5c:	bfa8      	it	ge
 800ab5e:	462b      	movge	r3, r5
 800ab60:	eba8 0803 	sub.w	r8, r8, r3
 800ab64:	1aed      	subs	r5, r5, r3
 800ab66:	1ad3      	subs	r3, r2, r3
 800ab68:	9304      	str	r3, [sp, #16]
 800ab6a:	9b06      	ldr	r3, [sp, #24]
 800ab6c:	b1fb      	cbz	r3, 800abae <_dtoa_r+0x7ce>
 800ab6e:	9b08      	ldr	r3, [sp, #32]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f000 809f 	beq.w	800acb4 <_dtoa_r+0x8d4>
 800ab76:	2e00      	cmp	r6, #0
 800ab78:	dd11      	ble.n	800ab9e <_dtoa_r+0x7be>
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	4620      	mov	r0, r4
 800ab80:	f000 fbec 	bl	800b35c <__pow5mult>
 800ab84:	465a      	mov	r2, fp
 800ab86:	4601      	mov	r1, r0
 800ab88:	4607      	mov	r7, r0
 800ab8a:	4620      	mov	r0, r4
 800ab8c:	f000 fb40 	bl	800b210 <__multiply>
 800ab90:	4659      	mov	r1, fp
 800ab92:	9007      	str	r0, [sp, #28]
 800ab94:	4620      	mov	r0, r4
 800ab96:	f000 fa69 	bl	800b06c <_Bfree>
 800ab9a:	9b07      	ldr	r3, [sp, #28]
 800ab9c:	469b      	mov	fp, r3
 800ab9e:	9b06      	ldr	r3, [sp, #24]
 800aba0:	1b9a      	subs	r2, r3, r6
 800aba2:	d004      	beq.n	800abae <_dtoa_r+0x7ce>
 800aba4:	4659      	mov	r1, fp
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 fbd8 	bl	800b35c <__pow5mult>
 800abac:	4683      	mov	fp, r0
 800abae:	2101      	movs	r1, #1
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 fb17 	bl	800b1e4 <__i2b>
 800abb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abb8:	2b00      	cmp	r3, #0
 800abba:	4606      	mov	r6, r0
 800abbc:	dd7c      	ble.n	800acb8 <_dtoa_r+0x8d8>
 800abbe:	461a      	mov	r2, r3
 800abc0:	4601      	mov	r1, r0
 800abc2:	4620      	mov	r0, r4
 800abc4:	f000 fbca 	bl	800b35c <__pow5mult>
 800abc8:	9b05      	ldr	r3, [sp, #20]
 800abca:	2b01      	cmp	r3, #1
 800abcc:	4606      	mov	r6, r0
 800abce:	dd76      	ble.n	800acbe <_dtoa_r+0x8de>
 800abd0:	2300      	movs	r3, #0
 800abd2:	9306      	str	r3, [sp, #24]
 800abd4:	6933      	ldr	r3, [r6, #16]
 800abd6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800abda:	6918      	ldr	r0, [r3, #16]
 800abdc:	f000 fab2 	bl	800b144 <__hi0bits>
 800abe0:	f1c0 0020 	rsb	r0, r0, #32
 800abe4:	9b04      	ldr	r3, [sp, #16]
 800abe6:	4418      	add	r0, r3
 800abe8:	f010 001f 	ands.w	r0, r0, #31
 800abec:	f000 8086 	beq.w	800acfc <_dtoa_r+0x91c>
 800abf0:	f1c0 0320 	rsb	r3, r0, #32
 800abf4:	2b04      	cmp	r3, #4
 800abf6:	dd7f      	ble.n	800acf8 <_dtoa_r+0x918>
 800abf8:	f1c0 001c 	rsb	r0, r0, #28
 800abfc:	9b04      	ldr	r3, [sp, #16]
 800abfe:	4403      	add	r3, r0
 800ac00:	4480      	add	r8, r0
 800ac02:	4405      	add	r5, r0
 800ac04:	9304      	str	r3, [sp, #16]
 800ac06:	f1b8 0f00 	cmp.w	r8, #0
 800ac0a:	dd05      	ble.n	800ac18 <_dtoa_r+0x838>
 800ac0c:	4659      	mov	r1, fp
 800ac0e:	4642      	mov	r2, r8
 800ac10:	4620      	mov	r0, r4
 800ac12:	f000 fbfd 	bl	800b410 <__lshift>
 800ac16:	4683      	mov	fp, r0
 800ac18:	9b04      	ldr	r3, [sp, #16]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	dd05      	ble.n	800ac2a <_dtoa_r+0x84a>
 800ac1e:	4631      	mov	r1, r6
 800ac20:	461a      	mov	r2, r3
 800ac22:	4620      	mov	r0, r4
 800ac24:	f000 fbf4 	bl	800b410 <__lshift>
 800ac28:	4606      	mov	r6, r0
 800ac2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d069      	beq.n	800ad04 <_dtoa_r+0x924>
 800ac30:	4631      	mov	r1, r6
 800ac32:	4658      	mov	r0, fp
 800ac34:	f000 fc58 	bl	800b4e8 <__mcmp>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	da63      	bge.n	800ad04 <_dtoa_r+0x924>
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	4659      	mov	r1, fp
 800ac40:	220a      	movs	r2, #10
 800ac42:	4620      	mov	r0, r4
 800ac44:	f000 fa34 	bl	800b0b0 <__multadd>
 800ac48:	9b08      	ldr	r3, [sp, #32]
 800ac4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac4e:	4683      	mov	fp, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f000 818f 	beq.w	800af74 <_dtoa_r+0xb94>
 800ac56:	4639      	mov	r1, r7
 800ac58:	2300      	movs	r3, #0
 800ac5a:	220a      	movs	r2, #10
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 fa27 	bl	800b0b0 <__multadd>
 800ac62:	f1b9 0f00 	cmp.w	r9, #0
 800ac66:	4607      	mov	r7, r0
 800ac68:	f300 808e 	bgt.w	800ad88 <_dtoa_r+0x9a8>
 800ac6c:	9b05      	ldr	r3, [sp, #20]
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	dc50      	bgt.n	800ad14 <_dtoa_r+0x934>
 800ac72:	e089      	b.n	800ad88 <_dtoa_r+0x9a8>
 800ac74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac7a:	e75d      	b.n	800ab38 <_dtoa_r+0x758>
 800ac7c:	9b01      	ldr	r3, [sp, #4]
 800ac7e:	1e5e      	subs	r6, r3, #1
 800ac80:	9b06      	ldr	r3, [sp, #24]
 800ac82:	42b3      	cmp	r3, r6
 800ac84:	bfbf      	itttt	lt
 800ac86:	9b06      	ldrlt	r3, [sp, #24]
 800ac88:	9606      	strlt	r6, [sp, #24]
 800ac8a:	1af2      	sublt	r2, r6, r3
 800ac8c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800ac8e:	bfb6      	itet	lt
 800ac90:	189b      	addlt	r3, r3, r2
 800ac92:	1b9e      	subge	r6, r3, r6
 800ac94:	930d      	strlt	r3, [sp, #52]	; 0x34
 800ac96:	9b01      	ldr	r3, [sp, #4]
 800ac98:	bfb8      	it	lt
 800ac9a:	2600      	movlt	r6, #0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	bfb5      	itete	lt
 800aca0:	eba8 0503 	sublt.w	r5, r8, r3
 800aca4:	9b01      	ldrge	r3, [sp, #4]
 800aca6:	2300      	movlt	r3, #0
 800aca8:	4645      	movge	r5, r8
 800acaa:	e747      	b.n	800ab3c <_dtoa_r+0x75c>
 800acac:	9e06      	ldr	r6, [sp, #24]
 800acae:	9f08      	ldr	r7, [sp, #32]
 800acb0:	4645      	mov	r5, r8
 800acb2:	e74c      	b.n	800ab4e <_dtoa_r+0x76e>
 800acb4:	9a06      	ldr	r2, [sp, #24]
 800acb6:	e775      	b.n	800aba4 <_dtoa_r+0x7c4>
 800acb8:	9b05      	ldr	r3, [sp, #20]
 800acba:	2b01      	cmp	r3, #1
 800acbc:	dc18      	bgt.n	800acf0 <_dtoa_r+0x910>
 800acbe:	9b02      	ldr	r3, [sp, #8]
 800acc0:	b9b3      	cbnz	r3, 800acf0 <_dtoa_r+0x910>
 800acc2:	9b03      	ldr	r3, [sp, #12]
 800acc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acc8:	b9a3      	cbnz	r3, 800acf4 <_dtoa_r+0x914>
 800acca:	9b03      	ldr	r3, [sp, #12]
 800accc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800acd0:	0d1b      	lsrs	r3, r3, #20
 800acd2:	051b      	lsls	r3, r3, #20
 800acd4:	b12b      	cbz	r3, 800ace2 <_dtoa_r+0x902>
 800acd6:	9b04      	ldr	r3, [sp, #16]
 800acd8:	3301      	adds	r3, #1
 800acda:	9304      	str	r3, [sp, #16]
 800acdc:	f108 0801 	add.w	r8, r8, #1
 800ace0:	2301      	movs	r3, #1
 800ace2:	9306      	str	r3, [sp, #24]
 800ace4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f47f af74 	bne.w	800abd4 <_dtoa_r+0x7f4>
 800acec:	2001      	movs	r0, #1
 800acee:	e779      	b.n	800abe4 <_dtoa_r+0x804>
 800acf0:	2300      	movs	r3, #0
 800acf2:	e7f6      	b.n	800ace2 <_dtoa_r+0x902>
 800acf4:	9b02      	ldr	r3, [sp, #8]
 800acf6:	e7f4      	b.n	800ace2 <_dtoa_r+0x902>
 800acf8:	d085      	beq.n	800ac06 <_dtoa_r+0x826>
 800acfa:	4618      	mov	r0, r3
 800acfc:	301c      	adds	r0, #28
 800acfe:	e77d      	b.n	800abfc <_dtoa_r+0x81c>
 800ad00:	40240000 	.word	0x40240000
 800ad04:	9b01      	ldr	r3, [sp, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	dc38      	bgt.n	800ad7c <_dtoa_r+0x99c>
 800ad0a:	9b05      	ldr	r3, [sp, #20]
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	dd35      	ble.n	800ad7c <_dtoa_r+0x99c>
 800ad10:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ad14:	f1b9 0f00 	cmp.w	r9, #0
 800ad18:	d10d      	bne.n	800ad36 <_dtoa_r+0x956>
 800ad1a:	4631      	mov	r1, r6
 800ad1c:	464b      	mov	r3, r9
 800ad1e:	2205      	movs	r2, #5
 800ad20:	4620      	mov	r0, r4
 800ad22:	f000 f9c5 	bl	800b0b0 <__multadd>
 800ad26:	4601      	mov	r1, r0
 800ad28:	4606      	mov	r6, r0
 800ad2a:	4658      	mov	r0, fp
 800ad2c:	f000 fbdc 	bl	800b4e8 <__mcmp>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	f73f adbd 	bgt.w	800a8b0 <_dtoa_r+0x4d0>
 800ad36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad38:	9d00      	ldr	r5, [sp, #0]
 800ad3a:	ea6f 0a03 	mvn.w	sl, r3
 800ad3e:	f04f 0800 	mov.w	r8, #0
 800ad42:	4631      	mov	r1, r6
 800ad44:	4620      	mov	r0, r4
 800ad46:	f000 f991 	bl	800b06c <_Bfree>
 800ad4a:	2f00      	cmp	r7, #0
 800ad4c:	f43f aeb4 	beq.w	800aab8 <_dtoa_r+0x6d8>
 800ad50:	f1b8 0f00 	cmp.w	r8, #0
 800ad54:	d005      	beq.n	800ad62 <_dtoa_r+0x982>
 800ad56:	45b8      	cmp	r8, r7
 800ad58:	d003      	beq.n	800ad62 <_dtoa_r+0x982>
 800ad5a:	4641      	mov	r1, r8
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	f000 f985 	bl	800b06c <_Bfree>
 800ad62:	4639      	mov	r1, r7
 800ad64:	4620      	mov	r0, r4
 800ad66:	f000 f981 	bl	800b06c <_Bfree>
 800ad6a:	e6a5      	b.n	800aab8 <_dtoa_r+0x6d8>
 800ad6c:	2600      	movs	r6, #0
 800ad6e:	4637      	mov	r7, r6
 800ad70:	e7e1      	b.n	800ad36 <_dtoa_r+0x956>
 800ad72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ad74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ad78:	4637      	mov	r7, r6
 800ad7a:	e599      	b.n	800a8b0 <_dtoa_r+0x4d0>
 800ad7c:	9b08      	ldr	r3, [sp, #32]
 800ad7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f000 80fd 	beq.w	800af82 <_dtoa_r+0xba2>
 800ad88:	2d00      	cmp	r5, #0
 800ad8a:	dd05      	ble.n	800ad98 <_dtoa_r+0x9b8>
 800ad8c:	4639      	mov	r1, r7
 800ad8e:	462a      	mov	r2, r5
 800ad90:	4620      	mov	r0, r4
 800ad92:	f000 fb3d 	bl	800b410 <__lshift>
 800ad96:	4607      	mov	r7, r0
 800ad98:	9b06      	ldr	r3, [sp, #24]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d05c      	beq.n	800ae58 <_dtoa_r+0xa78>
 800ad9e:	6879      	ldr	r1, [r7, #4]
 800ada0:	4620      	mov	r0, r4
 800ada2:	f000 f923 	bl	800afec <_Balloc>
 800ada6:	4605      	mov	r5, r0
 800ada8:	b928      	cbnz	r0, 800adb6 <_dtoa_r+0x9d6>
 800adaa:	4b80      	ldr	r3, [pc, #512]	; (800afac <_dtoa_r+0xbcc>)
 800adac:	4602      	mov	r2, r0
 800adae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800adb2:	f7ff bb2e 	b.w	800a412 <_dtoa_r+0x32>
 800adb6:	693a      	ldr	r2, [r7, #16]
 800adb8:	3202      	adds	r2, #2
 800adba:	0092      	lsls	r2, r2, #2
 800adbc:	f107 010c 	add.w	r1, r7, #12
 800adc0:	300c      	adds	r0, #12
 800adc2:	f000 f905 	bl	800afd0 <memcpy>
 800adc6:	2201      	movs	r2, #1
 800adc8:	4629      	mov	r1, r5
 800adca:	4620      	mov	r0, r4
 800adcc:	f000 fb20 	bl	800b410 <__lshift>
 800add0:	9b00      	ldr	r3, [sp, #0]
 800add2:	3301      	adds	r3, #1
 800add4:	9301      	str	r3, [sp, #4]
 800add6:	9b00      	ldr	r3, [sp, #0]
 800add8:	444b      	add	r3, r9
 800adda:	9307      	str	r3, [sp, #28]
 800addc:	9b02      	ldr	r3, [sp, #8]
 800adde:	f003 0301 	and.w	r3, r3, #1
 800ade2:	46b8      	mov	r8, r7
 800ade4:	9306      	str	r3, [sp, #24]
 800ade6:	4607      	mov	r7, r0
 800ade8:	9b01      	ldr	r3, [sp, #4]
 800adea:	4631      	mov	r1, r6
 800adec:	3b01      	subs	r3, #1
 800adee:	4658      	mov	r0, fp
 800adf0:	9302      	str	r3, [sp, #8]
 800adf2:	f7ff fa69 	bl	800a2c8 <quorem>
 800adf6:	4603      	mov	r3, r0
 800adf8:	3330      	adds	r3, #48	; 0x30
 800adfa:	9004      	str	r0, [sp, #16]
 800adfc:	4641      	mov	r1, r8
 800adfe:	4658      	mov	r0, fp
 800ae00:	9308      	str	r3, [sp, #32]
 800ae02:	f000 fb71 	bl	800b4e8 <__mcmp>
 800ae06:	463a      	mov	r2, r7
 800ae08:	4681      	mov	r9, r0
 800ae0a:	4631      	mov	r1, r6
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	f000 fb87 	bl	800b520 <__mdiff>
 800ae12:	68c2      	ldr	r2, [r0, #12]
 800ae14:	9b08      	ldr	r3, [sp, #32]
 800ae16:	4605      	mov	r5, r0
 800ae18:	bb02      	cbnz	r2, 800ae5c <_dtoa_r+0xa7c>
 800ae1a:	4601      	mov	r1, r0
 800ae1c:	4658      	mov	r0, fp
 800ae1e:	f000 fb63 	bl	800b4e8 <__mcmp>
 800ae22:	9b08      	ldr	r3, [sp, #32]
 800ae24:	4602      	mov	r2, r0
 800ae26:	4629      	mov	r1, r5
 800ae28:	4620      	mov	r0, r4
 800ae2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800ae2e:	f000 f91d 	bl	800b06c <_Bfree>
 800ae32:	9b05      	ldr	r3, [sp, #20]
 800ae34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae36:	9d01      	ldr	r5, [sp, #4]
 800ae38:	ea43 0102 	orr.w	r1, r3, r2
 800ae3c:	9b06      	ldr	r3, [sp, #24]
 800ae3e:	430b      	orrs	r3, r1
 800ae40:	9b08      	ldr	r3, [sp, #32]
 800ae42:	d10d      	bne.n	800ae60 <_dtoa_r+0xa80>
 800ae44:	2b39      	cmp	r3, #57	; 0x39
 800ae46:	d029      	beq.n	800ae9c <_dtoa_r+0xabc>
 800ae48:	f1b9 0f00 	cmp.w	r9, #0
 800ae4c:	dd01      	ble.n	800ae52 <_dtoa_r+0xa72>
 800ae4e:	9b04      	ldr	r3, [sp, #16]
 800ae50:	3331      	adds	r3, #49	; 0x31
 800ae52:	9a02      	ldr	r2, [sp, #8]
 800ae54:	7013      	strb	r3, [r2, #0]
 800ae56:	e774      	b.n	800ad42 <_dtoa_r+0x962>
 800ae58:	4638      	mov	r0, r7
 800ae5a:	e7b9      	b.n	800add0 <_dtoa_r+0x9f0>
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	e7e2      	b.n	800ae26 <_dtoa_r+0xa46>
 800ae60:	f1b9 0f00 	cmp.w	r9, #0
 800ae64:	db06      	blt.n	800ae74 <_dtoa_r+0xa94>
 800ae66:	9905      	ldr	r1, [sp, #20]
 800ae68:	ea41 0909 	orr.w	r9, r1, r9
 800ae6c:	9906      	ldr	r1, [sp, #24]
 800ae6e:	ea59 0101 	orrs.w	r1, r9, r1
 800ae72:	d120      	bne.n	800aeb6 <_dtoa_r+0xad6>
 800ae74:	2a00      	cmp	r2, #0
 800ae76:	ddec      	ble.n	800ae52 <_dtoa_r+0xa72>
 800ae78:	4659      	mov	r1, fp
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4620      	mov	r0, r4
 800ae7e:	9301      	str	r3, [sp, #4]
 800ae80:	f000 fac6 	bl	800b410 <__lshift>
 800ae84:	4631      	mov	r1, r6
 800ae86:	4683      	mov	fp, r0
 800ae88:	f000 fb2e 	bl	800b4e8 <__mcmp>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	9b01      	ldr	r3, [sp, #4]
 800ae90:	dc02      	bgt.n	800ae98 <_dtoa_r+0xab8>
 800ae92:	d1de      	bne.n	800ae52 <_dtoa_r+0xa72>
 800ae94:	07da      	lsls	r2, r3, #31
 800ae96:	d5dc      	bpl.n	800ae52 <_dtoa_r+0xa72>
 800ae98:	2b39      	cmp	r3, #57	; 0x39
 800ae9a:	d1d8      	bne.n	800ae4e <_dtoa_r+0xa6e>
 800ae9c:	9a02      	ldr	r2, [sp, #8]
 800ae9e:	2339      	movs	r3, #57	; 0x39
 800aea0:	7013      	strb	r3, [r2, #0]
 800aea2:	462b      	mov	r3, r5
 800aea4:	461d      	mov	r5, r3
 800aea6:	3b01      	subs	r3, #1
 800aea8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aeac:	2a39      	cmp	r2, #57	; 0x39
 800aeae:	d050      	beq.n	800af52 <_dtoa_r+0xb72>
 800aeb0:	3201      	adds	r2, #1
 800aeb2:	701a      	strb	r2, [r3, #0]
 800aeb4:	e745      	b.n	800ad42 <_dtoa_r+0x962>
 800aeb6:	2a00      	cmp	r2, #0
 800aeb8:	dd03      	ble.n	800aec2 <_dtoa_r+0xae2>
 800aeba:	2b39      	cmp	r3, #57	; 0x39
 800aebc:	d0ee      	beq.n	800ae9c <_dtoa_r+0xabc>
 800aebe:	3301      	adds	r3, #1
 800aec0:	e7c7      	b.n	800ae52 <_dtoa_r+0xa72>
 800aec2:	9a01      	ldr	r2, [sp, #4]
 800aec4:	9907      	ldr	r1, [sp, #28]
 800aec6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aeca:	428a      	cmp	r2, r1
 800aecc:	d02a      	beq.n	800af24 <_dtoa_r+0xb44>
 800aece:	4659      	mov	r1, fp
 800aed0:	2300      	movs	r3, #0
 800aed2:	220a      	movs	r2, #10
 800aed4:	4620      	mov	r0, r4
 800aed6:	f000 f8eb 	bl	800b0b0 <__multadd>
 800aeda:	45b8      	cmp	r8, r7
 800aedc:	4683      	mov	fp, r0
 800aede:	f04f 0300 	mov.w	r3, #0
 800aee2:	f04f 020a 	mov.w	r2, #10
 800aee6:	4641      	mov	r1, r8
 800aee8:	4620      	mov	r0, r4
 800aeea:	d107      	bne.n	800aefc <_dtoa_r+0xb1c>
 800aeec:	f000 f8e0 	bl	800b0b0 <__multadd>
 800aef0:	4680      	mov	r8, r0
 800aef2:	4607      	mov	r7, r0
 800aef4:	9b01      	ldr	r3, [sp, #4]
 800aef6:	3301      	adds	r3, #1
 800aef8:	9301      	str	r3, [sp, #4]
 800aefa:	e775      	b.n	800ade8 <_dtoa_r+0xa08>
 800aefc:	f000 f8d8 	bl	800b0b0 <__multadd>
 800af00:	4639      	mov	r1, r7
 800af02:	4680      	mov	r8, r0
 800af04:	2300      	movs	r3, #0
 800af06:	220a      	movs	r2, #10
 800af08:	4620      	mov	r0, r4
 800af0a:	f000 f8d1 	bl	800b0b0 <__multadd>
 800af0e:	4607      	mov	r7, r0
 800af10:	e7f0      	b.n	800aef4 <_dtoa_r+0xb14>
 800af12:	f1b9 0f00 	cmp.w	r9, #0
 800af16:	9a00      	ldr	r2, [sp, #0]
 800af18:	bfcc      	ite	gt
 800af1a:	464d      	movgt	r5, r9
 800af1c:	2501      	movle	r5, #1
 800af1e:	4415      	add	r5, r2
 800af20:	f04f 0800 	mov.w	r8, #0
 800af24:	4659      	mov	r1, fp
 800af26:	2201      	movs	r2, #1
 800af28:	4620      	mov	r0, r4
 800af2a:	9301      	str	r3, [sp, #4]
 800af2c:	f000 fa70 	bl	800b410 <__lshift>
 800af30:	4631      	mov	r1, r6
 800af32:	4683      	mov	fp, r0
 800af34:	f000 fad8 	bl	800b4e8 <__mcmp>
 800af38:	2800      	cmp	r0, #0
 800af3a:	dcb2      	bgt.n	800aea2 <_dtoa_r+0xac2>
 800af3c:	d102      	bne.n	800af44 <_dtoa_r+0xb64>
 800af3e:	9b01      	ldr	r3, [sp, #4]
 800af40:	07db      	lsls	r3, r3, #31
 800af42:	d4ae      	bmi.n	800aea2 <_dtoa_r+0xac2>
 800af44:	462b      	mov	r3, r5
 800af46:	461d      	mov	r5, r3
 800af48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af4c:	2a30      	cmp	r2, #48	; 0x30
 800af4e:	d0fa      	beq.n	800af46 <_dtoa_r+0xb66>
 800af50:	e6f7      	b.n	800ad42 <_dtoa_r+0x962>
 800af52:	9a00      	ldr	r2, [sp, #0]
 800af54:	429a      	cmp	r2, r3
 800af56:	d1a5      	bne.n	800aea4 <_dtoa_r+0xac4>
 800af58:	f10a 0a01 	add.w	sl, sl, #1
 800af5c:	2331      	movs	r3, #49	; 0x31
 800af5e:	e779      	b.n	800ae54 <_dtoa_r+0xa74>
 800af60:	4b13      	ldr	r3, [pc, #76]	; (800afb0 <_dtoa_r+0xbd0>)
 800af62:	f7ff baaf 	b.w	800a4c4 <_dtoa_r+0xe4>
 800af66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af68:	2b00      	cmp	r3, #0
 800af6a:	f47f aa86 	bne.w	800a47a <_dtoa_r+0x9a>
 800af6e:	4b11      	ldr	r3, [pc, #68]	; (800afb4 <_dtoa_r+0xbd4>)
 800af70:	f7ff baa8 	b.w	800a4c4 <_dtoa_r+0xe4>
 800af74:	f1b9 0f00 	cmp.w	r9, #0
 800af78:	dc03      	bgt.n	800af82 <_dtoa_r+0xba2>
 800af7a:	9b05      	ldr	r3, [sp, #20]
 800af7c:	2b02      	cmp	r3, #2
 800af7e:	f73f aec9 	bgt.w	800ad14 <_dtoa_r+0x934>
 800af82:	9d00      	ldr	r5, [sp, #0]
 800af84:	4631      	mov	r1, r6
 800af86:	4658      	mov	r0, fp
 800af88:	f7ff f99e 	bl	800a2c8 <quorem>
 800af8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800af90:	f805 3b01 	strb.w	r3, [r5], #1
 800af94:	9a00      	ldr	r2, [sp, #0]
 800af96:	1aaa      	subs	r2, r5, r2
 800af98:	4591      	cmp	r9, r2
 800af9a:	ddba      	ble.n	800af12 <_dtoa_r+0xb32>
 800af9c:	4659      	mov	r1, fp
 800af9e:	2300      	movs	r3, #0
 800afa0:	220a      	movs	r2, #10
 800afa2:	4620      	mov	r0, r4
 800afa4:	f000 f884 	bl	800b0b0 <__multadd>
 800afa8:	4683      	mov	fp, r0
 800afaa:	e7eb      	b.n	800af84 <_dtoa_r+0xba4>
 800afac:	0800cd43 	.word	0x0800cd43
 800afb0:	0800cc9c 	.word	0x0800cc9c
 800afb4:	0800ccc0 	.word	0x0800ccc0

0800afb8 <_localeconv_r>:
 800afb8:	4800      	ldr	r0, [pc, #0]	; (800afbc <_localeconv_r+0x4>)
 800afba:	4770      	bx	lr
 800afbc:	20000170 	.word	0x20000170

0800afc0 <malloc>:
 800afc0:	4b02      	ldr	r3, [pc, #8]	; (800afcc <malloc+0xc>)
 800afc2:	4601      	mov	r1, r0
 800afc4:	6818      	ldr	r0, [r3, #0]
 800afc6:	f000 bbef 	b.w	800b7a8 <_malloc_r>
 800afca:	bf00      	nop
 800afcc:	2000001c 	.word	0x2000001c

0800afd0 <memcpy>:
 800afd0:	440a      	add	r2, r1
 800afd2:	4291      	cmp	r1, r2
 800afd4:	f100 33ff 	add.w	r3, r0, #4294967295
 800afd8:	d100      	bne.n	800afdc <memcpy+0xc>
 800afda:	4770      	bx	lr
 800afdc:	b510      	push	{r4, lr}
 800afde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800afe6:	4291      	cmp	r1, r2
 800afe8:	d1f9      	bne.n	800afde <memcpy+0xe>
 800afea:	bd10      	pop	{r4, pc}

0800afec <_Balloc>:
 800afec:	b570      	push	{r4, r5, r6, lr}
 800afee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aff0:	4604      	mov	r4, r0
 800aff2:	460d      	mov	r5, r1
 800aff4:	b976      	cbnz	r6, 800b014 <_Balloc+0x28>
 800aff6:	2010      	movs	r0, #16
 800aff8:	f7ff ffe2 	bl	800afc0 <malloc>
 800affc:	4602      	mov	r2, r0
 800affe:	6260      	str	r0, [r4, #36]	; 0x24
 800b000:	b920      	cbnz	r0, 800b00c <_Balloc+0x20>
 800b002:	4b18      	ldr	r3, [pc, #96]	; (800b064 <_Balloc+0x78>)
 800b004:	4818      	ldr	r0, [pc, #96]	; (800b068 <_Balloc+0x7c>)
 800b006:	2166      	movs	r1, #102	; 0x66
 800b008:	f000 fd94 	bl	800bb34 <__assert_func>
 800b00c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b010:	6006      	str	r6, [r0, #0]
 800b012:	60c6      	str	r6, [r0, #12]
 800b014:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b016:	68f3      	ldr	r3, [r6, #12]
 800b018:	b183      	cbz	r3, 800b03c <_Balloc+0x50>
 800b01a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b01c:	68db      	ldr	r3, [r3, #12]
 800b01e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b022:	b9b8      	cbnz	r0, 800b054 <_Balloc+0x68>
 800b024:	2101      	movs	r1, #1
 800b026:	fa01 f605 	lsl.w	r6, r1, r5
 800b02a:	1d72      	adds	r2, r6, #5
 800b02c:	0092      	lsls	r2, r2, #2
 800b02e:	4620      	mov	r0, r4
 800b030:	f000 fb5a 	bl	800b6e8 <_calloc_r>
 800b034:	b160      	cbz	r0, 800b050 <_Balloc+0x64>
 800b036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b03a:	e00e      	b.n	800b05a <_Balloc+0x6e>
 800b03c:	2221      	movs	r2, #33	; 0x21
 800b03e:	2104      	movs	r1, #4
 800b040:	4620      	mov	r0, r4
 800b042:	f000 fb51 	bl	800b6e8 <_calloc_r>
 800b046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b048:	60f0      	str	r0, [r6, #12]
 800b04a:	68db      	ldr	r3, [r3, #12]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d1e4      	bne.n	800b01a <_Balloc+0x2e>
 800b050:	2000      	movs	r0, #0
 800b052:	bd70      	pop	{r4, r5, r6, pc}
 800b054:	6802      	ldr	r2, [r0, #0]
 800b056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b05a:	2300      	movs	r3, #0
 800b05c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b060:	e7f7      	b.n	800b052 <_Balloc+0x66>
 800b062:	bf00      	nop
 800b064:	0800cccd 	.word	0x0800cccd
 800b068:	0800cd54 	.word	0x0800cd54

0800b06c <_Bfree>:
 800b06c:	b570      	push	{r4, r5, r6, lr}
 800b06e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b070:	4605      	mov	r5, r0
 800b072:	460c      	mov	r4, r1
 800b074:	b976      	cbnz	r6, 800b094 <_Bfree+0x28>
 800b076:	2010      	movs	r0, #16
 800b078:	f7ff ffa2 	bl	800afc0 <malloc>
 800b07c:	4602      	mov	r2, r0
 800b07e:	6268      	str	r0, [r5, #36]	; 0x24
 800b080:	b920      	cbnz	r0, 800b08c <_Bfree+0x20>
 800b082:	4b09      	ldr	r3, [pc, #36]	; (800b0a8 <_Bfree+0x3c>)
 800b084:	4809      	ldr	r0, [pc, #36]	; (800b0ac <_Bfree+0x40>)
 800b086:	218a      	movs	r1, #138	; 0x8a
 800b088:	f000 fd54 	bl	800bb34 <__assert_func>
 800b08c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b090:	6006      	str	r6, [r0, #0]
 800b092:	60c6      	str	r6, [r0, #12]
 800b094:	b13c      	cbz	r4, 800b0a6 <_Bfree+0x3a>
 800b096:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b098:	6862      	ldr	r2, [r4, #4]
 800b09a:	68db      	ldr	r3, [r3, #12]
 800b09c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0a0:	6021      	str	r1, [r4, #0]
 800b0a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0a6:	bd70      	pop	{r4, r5, r6, pc}
 800b0a8:	0800cccd 	.word	0x0800cccd
 800b0ac:	0800cd54 	.word	0x0800cd54

0800b0b0 <__multadd>:
 800b0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b4:	690e      	ldr	r6, [r1, #16]
 800b0b6:	4607      	mov	r7, r0
 800b0b8:	4698      	mov	r8, r3
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	f101 0014 	add.w	r0, r1, #20
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	6805      	ldr	r5, [r0, #0]
 800b0c4:	b2a9      	uxth	r1, r5
 800b0c6:	fb02 8101 	mla	r1, r2, r1, r8
 800b0ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b0ce:	0c2d      	lsrs	r5, r5, #16
 800b0d0:	fb02 c505 	mla	r5, r2, r5, ip
 800b0d4:	b289      	uxth	r1, r1
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b0dc:	429e      	cmp	r6, r3
 800b0de:	f840 1b04 	str.w	r1, [r0], #4
 800b0e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b0e6:	dcec      	bgt.n	800b0c2 <__multadd+0x12>
 800b0e8:	f1b8 0f00 	cmp.w	r8, #0
 800b0ec:	d022      	beq.n	800b134 <__multadd+0x84>
 800b0ee:	68a3      	ldr	r3, [r4, #8]
 800b0f0:	42b3      	cmp	r3, r6
 800b0f2:	dc19      	bgt.n	800b128 <__multadd+0x78>
 800b0f4:	6861      	ldr	r1, [r4, #4]
 800b0f6:	4638      	mov	r0, r7
 800b0f8:	3101      	adds	r1, #1
 800b0fa:	f7ff ff77 	bl	800afec <_Balloc>
 800b0fe:	4605      	mov	r5, r0
 800b100:	b928      	cbnz	r0, 800b10e <__multadd+0x5e>
 800b102:	4602      	mov	r2, r0
 800b104:	4b0d      	ldr	r3, [pc, #52]	; (800b13c <__multadd+0x8c>)
 800b106:	480e      	ldr	r0, [pc, #56]	; (800b140 <__multadd+0x90>)
 800b108:	21b5      	movs	r1, #181	; 0xb5
 800b10a:	f000 fd13 	bl	800bb34 <__assert_func>
 800b10e:	6922      	ldr	r2, [r4, #16]
 800b110:	3202      	adds	r2, #2
 800b112:	f104 010c 	add.w	r1, r4, #12
 800b116:	0092      	lsls	r2, r2, #2
 800b118:	300c      	adds	r0, #12
 800b11a:	f7ff ff59 	bl	800afd0 <memcpy>
 800b11e:	4621      	mov	r1, r4
 800b120:	4638      	mov	r0, r7
 800b122:	f7ff ffa3 	bl	800b06c <_Bfree>
 800b126:	462c      	mov	r4, r5
 800b128:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b12c:	3601      	adds	r6, #1
 800b12e:	f8c3 8014 	str.w	r8, [r3, #20]
 800b132:	6126      	str	r6, [r4, #16]
 800b134:	4620      	mov	r0, r4
 800b136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b13a:	bf00      	nop
 800b13c:	0800cd43 	.word	0x0800cd43
 800b140:	0800cd54 	.word	0x0800cd54

0800b144 <__hi0bits>:
 800b144:	0c03      	lsrs	r3, r0, #16
 800b146:	041b      	lsls	r3, r3, #16
 800b148:	b9d3      	cbnz	r3, 800b180 <__hi0bits+0x3c>
 800b14a:	0400      	lsls	r0, r0, #16
 800b14c:	2310      	movs	r3, #16
 800b14e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b152:	bf04      	itt	eq
 800b154:	0200      	lsleq	r0, r0, #8
 800b156:	3308      	addeq	r3, #8
 800b158:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b15c:	bf04      	itt	eq
 800b15e:	0100      	lsleq	r0, r0, #4
 800b160:	3304      	addeq	r3, #4
 800b162:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b166:	bf04      	itt	eq
 800b168:	0080      	lsleq	r0, r0, #2
 800b16a:	3302      	addeq	r3, #2
 800b16c:	2800      	cmp	r0, #0
 800b16e:	db05      	blt.n	800b17c <__hi0bits+0x38>
 800b170:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b174:	f103 0301 	add.w	r3, r3, #1
 800b178:	bf08      	it	eq
 800b17a:	2320      	moveq	r3, #32
 800b17c:	4618      	mov	r0, r3
 800b17e:	4770      	bx	lr
 800b180:	2300      	movs	r3, #0
 800b182:	e7e4      	b.n	800b14e <__hi0bits+0xa>

0800b184 <__lo0bits>:
 800b184:	6803      	ldr	r3, [r0, #0]
 800b186:	f013 0207 	ands.w	r2, r3, #7
 800b18a:	4601      	mov	r1, r0
 800b18c:	d00b      	beq.n	800b1a6 <__lo0bits+0x22>
 800b18e:	07da      	lsls	r2, r3, #31
 800b190:	d424      	bmi.n	800b1dc <__lo0bits+0x58>
 800b192:	0798      	lsls	r0, r3, #30
 800b194:	bf49      	itett	mi
 800b196:	085b      	lsrmi	r3, r3, #1
 800b198:	089b      	lsrpl	r3, r3, #2
 800b19a:	2001      	movmi	r0, #1
 800b19c:	600b      	strmi	r3, [r1, #0]
 800b19e:	bf5c      	itt	pl
 800b1a0:	600b      	strpl	r3, [r1, #0]
 800b1a2:	2002      	movpl	r0, #2
 800b1a4:	4770      	bx	lr
 800b1a6:	b298      	uxth	r0, r3
 800b1a8:	b9b0      	cbnz	r0, 800b1d8 <__lo0bits+0x54>
 800b1aa:	0c1b      	lsrs	r3, r3, #16
 800b1ac:	2010      	movs	r0, #16
 800b1ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b1b2:	bf04      	itt	eq
 800b1b4:	0a1b      	lsreq	r3, r3, #8
 800b1b6:	3008      	addeq	r0, #8
 800b1b8:	071a      	lsls	r2, r3, #28
 800b1ba:	bf04      	itt	eq
 800b1bc:	091b      	lsreq	r3, r3, #4
 800b1be:	3004      	addeq	r0, #4
 800b1c0:	079a      	lsls	r2, r3, #30
 800b1c2:	bf04      	itt	eq
 800b1c4:	089b      	lsreq	r3, r3, #2
 800b1c6:	3002      	addeq	r0, #2
 800b1c8:	07da      	lsls	r2, r3, #31
 800b1ca:	d403      	bmi.n	800b1d4 <__lo0bits+0x50>
 800b1cc:	085b      	lsrs	r3, r3, #1
 800b1ce:	f100 0001 	add.w	r0, r0, #1
 800b1d2:	d005      	beq.n	800b1e0 <__lo0bits+0x5c>
 800b1d4:	600b      	str	r3, [r1, #0]
 800b1d6:	4770      	bx	lr
 800b1d8:	4610      	mov	r0, r2
 800b1da:	e7e8      	b.n	800b1ae <__lo0bits+0x2a>
 800b1dc:	2000      	movs	r0, #0
 800b1de:	4770      	bx	lr
 800b1e0:	2020      	movs	r0, #32
 800b1e2:	4770      	bx	lr

0800b1e4 <__i2b>:
 800b1e4:	b510      	push	{r4, lr}
 800b1e6:	460c      	mov	r4, r1
 800b1e8:	2101      	movs	r1, #1
 800b1ea:	f7ff feff 	bl	800afec <_Balloc>
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	b928      	cbnz	r0, 800b1fe <__i2b+0x1a>
 800b1f2:	4b05      	ldr	r3, [pc, #20]	; (800b208 <__i2b+0x24>)
 800b1f4:	4805      	ldr	r0, [pc, #20]	; (800b20c <__i2b+0x28>)
 800b1f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b1fa:	f000 fc9b 	bl	800bb34 <__assert_func>
 800b1fe:	2301      	movs	r3, #1
 800b200:	6144      	str	r4, [r0, #20]
 800b202:	6103      	str	r3, [r0, #16]
 800b204:	bd10      	pop	{r4, pc}
 800b206:	bf00      	nop
 800b208:	0800cd43 	.word	0x0800cd43
 800b20c:	0800cd54 	.word	0x0800cd54

0800b210 <__multiply>:
 800b210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b214:	4614      	mov	r4, r2
 800b216:	690a      	ldr	r2, [r1, #16]
 800b218:	6923      	ldr	r3, [r4, #16]
 800b21a:	429a      	cmp	r2, r3
 800b21c:	bfb8      	it	lt
 800b21e:	460b      	movlt	r3, r1
 800b220:	460d      	mov	r5, r1
 800b222:	bfbc      	itt	lt
 800b224:	4625      	movlt	r5, r4
 800b226:	461c      	movlt	r4, r3
 800b228:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b22c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b230:	68ab      	ldr	r3, [r5, #8]
 800b232:	6869      	ldr	r1, [r5, #4]
 800b234:	eb0a 0709 	add.w	r7, sl, r9
 800b238:	42bb      	cmp	r3, r7
 800b23a:	b085      	sub	sp, #20
 800b23c:	bfb8      	it	lt
 800b23e:	3101      	addlt	r1, #1
 800b240:	f7ff fed4 	bl	800afec <_Balloc>
 800b244:	b930      	cbnz	r0, 800b254 <__multiply+0x44>
 800b246:	4602      	mov	r2, r0
 800b248:	4b42      	ldr	r3, [pc, #264]	; (800b354 <__multiply+0x144>)
 800b24a:	4843      	ldr	r0, [pc, #268]	; (800b358 <__multiply+0x148>)
 800b24c:	f240 115d 	movw	r1, #349	; 0x15d
 800b250:	f000 fc70 	bl	800bb34 <__assert_func>
 800b254:	f100 0614 	add.w	r6, r0, #20
 800b258:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b25c:	4633      	mov	r3, r6
 800b25e:	2200      	movs	r2, #0
 800b260:	4543      	cmp	r3, r8
 800b262:	d31e      	bcc.n	800b2a2 <__multiply+0x92>
 800b264:	f105 0c14 	add.w	ip, r5, #20
 800b268:	f104 0314 	add.w	r3, r4, #20
 800b26c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b270:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b274:	9202      	str	r2, [sp, #8]
 800b276:	ebac 0205 	sub.w	r2, ip, r5
 800b27a:	3a15      	subs	r2, #21
 800b27c:	f022 0203 	bic.w	r2, r2, #3
 800b280:	3204      	adds	r2, #4
 800b282:	f105 0115 	add.w	r1, r5, #21
 800b286:	458c      	cmp	ip, r1
 800b288:	bf38      	it	cc
 800b28a:	2204      	movcc	r2, #4
 800b28c:	9201      	str	r2, [sp, #4]
 800b28e:	9a02      	ldr	r2, [sp, #8]
 800b290:	9303      	str	r3, [sp, #12]
 800b292:	429a      	cmp	r2, r3
 800b294:	d808      	bhi.n	800b2a8 <__multiply+0x98>
 800b296:	2f00      	cmp	r7, #0
 800b298:	dc55      	bgt.n	800b346 <__multiply+0x136>
 800b29a:	6107      	str	r7, [r0, #16]
 800b29c:	b005      	add	sp, #20
 800b29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2a2:	f843 2b04 	str.w	r2, [r3], #4
 800b2a6:	e7db      	b.n	800b260 <__multiply+0x50>
 800b2a8:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2ac:	f1ba 0f00 	cmp.w	sl, #0
 800b2b0:	d020      	beq.n	800b2f4 <__multiply+0xe4>
 800b2b2:	f105 0e14 	add.w	lr, r5, #20
 800b2b6:	46b1      	mov	r9, r6
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b2be:	f8d9 b000 	ldr.w	fp, [r9]
 800b2c2:	b2a1      	uxth	r1, r4
 800b2c4:	fa1f fb8b 	uxth.w	fp, fp
 800b2c8:	fb0a b101 	mla	r1, sl, r1, fp
 800b2cc:	4411      	add	r1, r2
 800b2ce:	f8d9 2000 	ldr.w	r2, [r9]
 800b2d2:	0c24      	lsrs	r4, r4, #16
 800b2d4:	0c12      	lsrs	r2, r2, #16
 800b2d6:	fb0a 2404 	mla	r4, sl, r4, r2
 800b2da:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b2de:	b289      	uxth	r1, r1
 800b2e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b2e4:	45f4      	cmp	ip, lr
 800b2e6:	f849 1b04 	str.w	r1, [r9], #4
 800b2ea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b2ee:	d8e4      	bhi.n	800b2ba <__multiply+0xaa>
 800b2f0:	9901      	ldr	r1, [sp, #4]
 800b2f2:	5072      	str	r2, [r6, r1]
 800b2f4:	9a03      	ldr	r2, [sp, #12]
 800b2f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b2fa:	3304      	adds	r3, #4
 800b2fc:	f1b9 0f00 	cmp.w	r9, #0
 800b300:	d01f      	beq.n	800b342 <__multiply+0x132>
 800b302:	6834      	ldr	r4, [r6, #0]
 800b304:	f105 0114 	add.w	r1, r5, #20
 800b308:	46b6      	mov	lr, r6
 800b30a:	f04f 0a00 	mov.w	sl, #0
 800b30e:	880a      	ldrh	r2, [r1, #0]
 800b310:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b314:	fb09 b202 	mla	r2, r9, r2, fp
 800b318:	4492      	add	sl, r2
 800b31a:	b2a4      	uxth	r4, r4
 800b31c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b320:	f84e 4b04 	str.w	r4, [lr], #4
 800b324:	f851 4b04 	ldr.w	r4, [r1], #4
 800b328:	f8be 2000 	ldrh.w	r2, [lr]
 800b32c:	0c24      	lsrs	r4, r4, #16
 800b32e:	fb09 2404 	mla	r4, r9, r4, r2
 800b332:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b336:	458c      	cmp	ip, r1
 800b338:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b33c:	d8e7      	bhi.n	800b30e <__multiply+0xfe>
 800b33e:	9a01      	ldr	r2, [sp, #4]
 800b340:	50b4      	str	r4, [r6, r2]
 800b342:	3604      	adds	r6, #4
 800b344:	e7a3      	b.n	800b28e <__multiply+0x7e>
 800b346:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d1a5      	bne.n	800b29a <__multiply+0x8a>
 800b34e:	3f01      	subs	r7, #1
 800b350:	e7a1      	b.n	800b296 <__multiply+0x86>
 800b352:	bf00      	nop
 800b354:	0800cd43 	.word	0x0800cd43
 800b358:	0800cd54 	.word	0x0800cd54

0800b35c <__pow5mult>:
 800b35c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b360:	4615      	mov	r5, r2
 800b362:	f012 0203 	ands.w	r2, r2, #3
 800b366:	4606      	mov	r6, r0
 800b368:	460f      	mov	r7, r1
 800b36a:	d007      	beq.n	800b37c <__pow5mult+0x20>
 800b36c:	4c25      	ldr	r4, [pc, #148]	; (800b404 <__pow5mult+0xa8>)
 800b36e:	3a01      	subs	r2, #1
 800b370:	2300      	movs	r3, #0
 800b372:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b376:	f7ff fe9b 	bl	800b0b0 <__multadd>
 800b37a:	4607      	mov	r7, r0
 800b37c:	10ad      	asrs	r5, r5, #2
 800b37e:	d03d      	beq.n	800b3fc <__pow5mult+0xa0>
 800b380:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b382:	b97c      	cbnz	r4, 800b3a4 <__pow5mult+0x48>
 800b384:	2010      	movs	r0, #16
 800b386:	f7ff fe1b 	bl	800afc0 <malloc>
 800b38a:	4602      	mov	r2, r0
 800b38c:	6270      	str	r0, [r6, #36]	; 0x24
 800b38e:	b928      	cbnz	r0, 800b39c <__pow5mult+0x40>
 800b390:	4b1d      	ldr	r3, [pc, #116]	; (800b408 <__pow5mult+0xac>)
 800b392:	481e      	ldr	r0, [pc, #120]	; (800b40c <__pow5mult+0xb0>)
 800b394:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b398:	f000 fbcc 	bl	800bb34 <__assert_func>
 800b39c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3a0:	6004      	str	r4, [r0, #0]
 800b3a2:	60c4      	str	r4, [r0, #12]
 800b3a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b3a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3ac:	b94c      	cbnz	r4, 800b3c2 <__pow5mult+0x66>
 800b3ae:	f240 2171 	movw	r1, #625	; 0x271
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	f7ff ff16 	bl	800b1e4 <__i2b>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3be:	4604      	mov	r4, r0
 800b3c0:	6003      	str	r3, [r0, #0]
 800b3c2:	f04f 0900 	mov.w	r9, #0
 800b3c6:	07eb      	lsls	r3, r5, #31
 800b3c8:	d50a      	bpl.n	800b3e0 <__pow5mult+0x84>
 800b3ca:	4639      	mov	r1, r7
 800b3cc:	4622      	mov	r2, r4
 800b3ce:	4630      	mov	r0, r6
 800b3d0:	f7ff ff1e 	bl	800b210 <__multiply>
 800b3d4:	4639      	mov	r1, r7
 800b3d6:	4680      	mov	r8, r0
 800b3d8:	4630      	mov	r0, r6
 800b3da:	f7ff fe47 	bl	800b06c <_Bfree>
 800b3de:	4647      	mov	r7, r8
 800b3e0:	106d      	asrs	r5, r5, #1
 800b3e2:	d00b      	beq.n	800b3fc <__pow5mult+0xa0>
 800b3e4:	6820      	ldr	r0, [r4, #0]
 800b3e6:	b938      	cbnz	r0, 800b3f8 <__pow5mult+0x9c>
 800b3e8:	4622      	mov	r2, r4
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	f7ff ff0f 	bl	800b210 <__multiply>
 800b3f2:	6020      	str	r0, [r4, #0]
 800b3f4:	f8c0 9000 	str.w	r9, [r0]
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	e7e4      	b.n	800b3c6 <__pow5mult+0x6a>
 800b3fc:	4638      	mov	r0, r7
 800b3fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b402:	bf00      	nop
 800b404:	0800cea8 	.word	0x0800cea8
 800b408:	0800cccd 	.word	0x0800cccd
 800b40c:	0800cd54 	.word	0x0800cd54

0800b410 <__lshift>:
 800b410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b414:	460c      	mov	r4, r1
 800b416:	6849      	ldr	r1, [r1, #4]
 800b418:	6923      	ldr	r3, [r4, #16]
 800b41a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b41e:	68a3      	ldr	r3, [r4, #8]
 800b420:	4607      	mov	r7, r0
 800b422:	4691      	mov	r9, r2
 800b424:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b428:	f108 0601 	add.w	r6, r8, #1
 800b42c:	42b3      	cmp	r3, r6
 800b42e:	db0b      	blt.n	800b448 <__lshift+0x38>
 800b430:	4638      	mov	r0, r7
 800b432:	f7ff fddb 	bl	800afec <_Balloc>
 800b436:	4605      	mov	r5, r0
 800b438:	b948      	cbnz	r0, 800b44e <__lshift+0x3e>
 800b43a:	4602      	mov	r2, r0
 800b43c:	4b28      	ldr	r3, [pc, #160]	; (800b4e0 <__lshift+0xd0>)
 800b43e:	4829      	ldr	r0, [pc, #164]	; (800b4e4 <__lshift+0xd4>)
 800b440:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b444:	f000 fb76 	bl	800bb34 <__assert_func>
 800b448:	3101      	adds	r1, #1
 800b44a:	005b      	lsls	r3, r3, #1
 800b44c:	e7ee      	b.n	800b42c <__lshift+0x1c>
 800b44e:	2300      	movs	r3, #0
 800b450:	f100 0114 	add.w	r1, r0, #20
 800b454:	f100 0210 	add.w	r2, r0, #16
 800b458:	4618      	mov	r0, r3
 800b45a:	4553      	cmp	r3, sl
 800b45c:	db33      	blt.n	800b4c6 <__lshift+0xb6>
 800b45e:	6920      	ldr	r0, [r4, #16]
 800b460:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b464:	f104 0314 	add.w	r3, r4, #20
 800b468:	f019 091f 	ands.w	r9, r9, #31
 800b46c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b470:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b474:	d02b      	beq.n	800b4ce <__lshift+0xbe>
 800b476:	f1c9 0e20 	rsb	lr, r9, #32
 800b47a:	468a      	mov	sl, r1
 800b47c:	2200      	movs	r2, #0
 800b47e:	6818      	ldr	r0, [r3, #0]
 800b480:	fa00 f009 	lsl.w	r0, r0, r9
 800b484:	4302      	orrs	r2, r0
 800b486:	f84a 2b04 	str.w	r2, [sl], #4
 800b48a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b48e:	459c      	cmp	ip, r3
 800b490:	fa22 f20e 	lsr.w	r2, r2, lr
 800b494:	d8f3      	bhi.n	800b47e <__lshift+0x6e>
 800b496:	ebac 0304 	sub.w	r3, ip, r4
 800b49a:	3b15      	subs	r3, #21
 800b49c:	f023 0303 	bic.w	r3, r3, #3
 800b4a0:	3304      	adds	r3, #4
 800b4a2:	f104 0015 	add.w	r0, r4, #21
 800b4a6:	4584      	cmp	ip, r0
 800b4a8:	bf38      	it	cc
 800b4aa:	2304      	movcc	r3, #4
 800b4ac:	50ca      	str	r2, [r1, r3]
 800b4ae:	b10a      	cbz	r2, 800b4b4 <__lshift+0xa4>
 800b4b0:	f108 0602 	add.w	r6, r8, #2
 800b4b4:	3e01      	subs	r6, #1
 800b4b6:	4638      	mov	r0, r7
 800b4b8:	612e      	str	r6, [r5, #16]
 800b4ba:	4621      	mov	r1, r4
 800b4bc:	f7ff fdd6 	bl	800b06c <_Bfree>
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	e7c5      	b.n	800b45a <__lshift+0x4a>
 800b4ce:	3904      	subs	r1, #4
 800b4d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4d4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4d8:	459c      	cmp	ip, r3
 800b4da:	d8f9      	bhi.n	800b4d0 <__lshift+0xc0>
 800b4dc:	e7ea      	b.n	800b4b4 <__lshift+0xa4>
 800b4de:	bf00      	nop
 800b4e0:	0800cd43 	.word	0x0800cd43
 800b4e4:	0800cd54 	.word	0x0800cd54

0800b4e8 <__mcmp>:
 800b4e8:	b530      	push	{r4, r5, lr}
 800b4ea:	6902      	ldr	r2, [r0, #16]
 800b4ec:	690c      	ldr	r4, [r1, #16]
 800b4ee:	1b12      	subs	r2, r2, r4
 800b4f0:	d10e      	bne.n	800b510 <__mcmp+0x28>
 800b4f2:	f100 0314 	add.w	r3, r0, #20
 800b4f6:	3114      	adds	r1, #20
 800b4f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b4fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b500:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b504:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b508:	42a5      	cmp	r5, r4
 800b50a:	d003      	beq.n	800b514 <__mcmp+0x2c>
 800b50c:	d305      	bcc.n	800b51a <__mcmp+0x32>
 800b50e:	2201      	movs	r2, #1
 800b510:	4610      	mov	r0, r2
 800b512:	bd30      	pop	{r4, r5, pc}
 800b514:	4283      	cmp	r3, r0
 800b516:	d3f3      	bcc.n	800b500 <__mcmp+0x18>
 800b518:	e7fa      	b.n	800b510 <__mcmp+0x28>
 800b51a:	f04f 32ff 	mov.w	r2, #4294967295
 800b51e:	e7f7      	b.n	800b510 <__mcmp+0x28>

0800b520 <__mdiff>:
 800b520:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b524:	460c      	mov	r4, r1
 800b526:	4606      	mov	r6, r0
 800b528:	4611      	mov	r1, r2
 800b52a:	4620      	mov	r0, r4
 800b52c:	4617      	mov	r7, r2
 800b52e:	f7ff ffdb 	bl	800b4e8 <__mcmp>
 800b532:	1e05      	subs	r5, r0, #0
 800b534:	d110      	bne.n	800b558 <__mdiff+0x38>
 800b536:	4629      	mov	r1, r5
 800b538:	4630      	mov	r0, r6
 800b53a:	f7ff fd57 	bl	800afec <_Balloc>
 800b53e:	b930      	cbnz	r0, 800b54e <__mdiff+0x2e>
 800b540:	4b39      	ldr	r3, [pc, #228]	; (800b628 <__mdiff+0x108>)
 800b542:	4602      	mov	r2, r0
 800b544:	f240 2132 	movw	r1, #562	; 0x232
 800b548:	4838      	ldr	r0, [pc, #224]	; (800b62c <__mdiff+0x10c>)
 800b54a:	f000 faf3 	bl	800bb34 <__assert_func>
 800b54e:	2301      	movs	r3, #1
 800b550:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b554:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b558:	bfa4      	itt	ge
 800b55a:	463b      	movge	r3, r7
 800b55c:	4627      	movge	r7, r4
 800b55e:	4630      	mov	r0, r6
 800b560:	6879      	ldr	r1, [r7, #4]
 800b562:	bfa6      	itte	ge
 800b564:	461c      	movge	r4, r3
 800b566:	2500      	movge	r5, #0
 800b568:	2501      	movlt	r5, #1
 800b56a:	f7ff fd3f 	bl	800afec <_Balloc>
 800b56e:	b920      	cbnz	r0, 800b57a <__mdiff+0x5a>
 800b570:	4b2d      	ldr	r3, [pc, #180]	; (800b628 <__mdiff+0x108>)
 800b572:	4602      	mov	r2, r0
 800b574:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b578:	e7e6      	b.n	800b548 <__mdiff+0x28>
 800b57a:	693e      	ldr	r6, [r7, #16]
 800b57c:	60c5      	str	r5, [r0, #12]
 800b57e:	6925      	ldr	r5, [r4, #16]
 800b580:	f107 0114 	add.w	r1, r7, #20
 800b584:	f104 0914 	add.w	r9, r4, #20
 800b588:	f100 0e14 	add.w	lr, r0, #20
 800b58c:	f107 0210 	add.w	r2, r7, #16
 800b590:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b594:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b598:	46f2      	mov	sl, lr
 800b59a:	2700      	movs	r7, #0
 800b59c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b5a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b5a4:	fa1f f883 	uxth.w	r8, r3
 800b5a8:	fa17 f78b 	uxtah	r7, r7, fp
 800b5ac:	0c1b      	lsrs	r3, r3, #16
 800b5ae:	eba7 0808 	sub.w	r8, r7, r8
 800b5b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5ba:	fa1f f888 	uxth.w	r8, r8
 800b5be:	141f      	asrs	r7, r3, #16
 800b5c0:	454d      	cmp	r5, r9
 800b5c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5c6:	f84a 3b04 	str.w	r3, [sl], #4
 800b5ca:	d8e7      	bhi.n	800b59c <__mdiff+0x7c>
 800b5cc:	1b2b      	subs	r3, r5, r4
 800b5ce:	3b15      	subs	r3, #21
 800b5d0:	f023 0303 	bic.w	r3, r3, #3
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	3415      	adds	r4, #21
 800b5d8:	42a5      	cmp	r5, r4
 800b5da:	bf38      	it	cc
 800b5dc:	2304      	movcc	r3, #4
 800b5de:	4419      	add	r1, r3
 800b5e0:	4473      	add	r3, lr
 800b5e2:	469e      	mov	lr, r3
 800b5e4:	460d      	mov	r5, r1
 800b5e6:	4565      	cmp	r5, ip
 800b5e8:	d30e      	bcc.n	800b608 <__mdiff+0xe8>
 800b5ea:	f10c 0203 	add.w	r2, ip, #3
 800b5ee:	1a52      	subs	r2, r2, r1
 800b5f0:	f022 0203 	bic.w	r2, r2, #3
 800b5f4:	3903      	subs	r1, #3
 800b5f6:	458c      	cmp	ip, r1
 800b5f8:	bf38      	it	cc
 800b5fa:	2200      	movcc	r2, #0
 800b5fc:	441a      	add	r2, r3
 800b5fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b602:	b17b      	cbz	r3, 800b624 <__mdiff+0x104>
 800b604:	6106      	str	r6, [r0, #16]
 800b606:	e7a5      	b.n	800b554 <__mdiff+0x34>
 800b608:	f855 8b04 	ldr.w	r8, [r5], #4
 800b60c:	fa17 f488 	uxtah	r4, r7, r8
 800b610:	1422      	asrs	r2, r4, #16
 800b612:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b616:	b2a4      	uxth	r4, r4
 800b618:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b61c:	f84e 4b04 	str.w	r4, [lr], #4
 800b620:	1417      	asrs	r7, r2, #16
 800b622:	e7e0      	b.n	800b5e6 <__mdiff+0xc6>
 800b624:	3e01      	subs	r6, #1
 800b626:	e7ea      	b.n	800b5fe <__mdiff+0xde>
 800b628:	0800cd43 	.word	0x0800cd43
 800b62c:	0800cd54 	.word	0x0800cd54

0800b630 <__d2b>:
 800b630:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b634:	4689      	mov	r9, r1
 800b636:	2101      	movs	r1, #1
 800b638:	ec57 6b10 	vmov	r6, r7, d0
 800b63c:	4690      	mov	r8, r2
 800b63e:	f7ff fcd5 	bl	800afec <_Balloc>
 800b642:	4604      	mov	r4, r0
 800b644:	b930      	cbnz	r0, 800b654 <__d2b+0x24>
 800b646:	4602      	mov	r2, r0
 800b648:	4b25      	ldr	r3, [pc, #148]	; (800b6e0 <__d2b+0xb0>)
 800b64a:	4826      	ldr	r0, [pc, #152]	; (800b6e4 <__d2b+0xb4>)
 800b64c:	f240 310a 	movw	r1, #778	; 0x30a
 800b650:	f000 fa70 	bl	800bb34 <__assert_func>
 800b654:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b65c:	bb35      	cbnz	r5, 800b6ac <__d2b+0x7c>
 800b65e:	2e00      	cmp	r6, #0
 800b660:	9301      	str	r3, [sp, #4]
 800b662:	d028      	beq.n	800b6b6 <__d2b+0x86>
 800b664:	4668      	mov	r0, sp
 800b666:	9600      	str	r6, [sp, #0]
 800b668:	f7ff fd8c 	bl	800b184 <__lo0bits>
 800b66c:	9900      	ldr	r1, [sp, #0]
 800b66e:	b300      	cbz	r0, 800b6b2 <__d2b+0x82>
 800b670:	9a01      	ldr	r2, [sp, #4]
 800b672:	f1c0 0320 	rsb	r3, r0, #32
 800b676:	fa02 f303 	lsl.w	r3, r2, r3
 800b67a:	430b      	orrs	r3, r1
 800b67c:	40c2      	lsrs	r2, r0
 800b67e:	6163      	str	r3, [r4, #20]
 800b680:	9201      	str	r2, [sp, #4]
 800b682:	9b01      	ldr	r3, [sp, #4]
 800b684:	61a3      	str	r3, [r4, #24]
 800b686:	2b00      	cmp	r3, #0
 800b688:	bf14      	ite	ne
 800b68a:	2202      	movne	r2, #2
 800b68c:	2201      	moveq	r2, #1
 800b68e:	6122      	str	r2, [r4, #16]
 800b690:	b1d5      	cbz	r5, 800b6c8 <__d2b+0x98>
 800b692:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b696:	4405      	add	r5, r0
 800b698:	f8c9 5000 	str.w	r5, [r9]
 800b69c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6a0:	f8c8 0000 	str.w	r0, [r8]
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	b003      	add	sp, #12
 800b6a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6b0:	e7d5      	b.n	800b65e <__d2b+0x2e>
 800b6b2:	6161      	str	r1, [r4, #20]
 800b6b4:	e7e5      	b.n	800b682 <__d2b+0x52>
 800b6b6:	a801      	add	r0, sp, #4
 800b6b8:	f7ff fd64 	bl	800b184 <__lo0bits>
 800b6bc:	9b01      	ldr	r3, [sp, #4]
 800b6be:	6163      	str	r3, [r4, #20]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	6122      	str	r2, [r4, #16]
 800b6c4:	3020      	adds	r0, #32
 800b6c6:	e7e3      	b.n	800b690 <__d2b+0x60>
 800b6c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6d0:	f8c9 0000 	str.w	r0, [r9]
 800b6d4:	6918      	ldr	r0, [r3, #16]
 800b6d6:	f7ff fd35 	bl	800b144 <__hi0bits>
 800b6da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6de:	e7df      	b.n	800b6a0 <__d2b+0x70>
 800b6e0:	0800cd43 	.word	0x0800cd43
 800b6e4:	0800cd54 	.word	0x0800cd54

0800b6e8 <_calloc_r>:
 800b6e8:	b513      	push	{r0, r1, r4, lr}
 800b6ea:	434a      	muls	r2, r1
 800b6ec:	4611      	mov	r1, r2
 800b6ee:	9201      	str	r2, [sp, #4]
 800b6f0:	f000 f85a 	bl	800b7a8 <_malloc_r>
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	b118      	cbz	r0, 800b700 <_calloc_r+0x18>
 800b6f8:	9a01      	ldr	r2, [sp, #4]
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	f7fe f904 	bl	8009908 <memset>
 800b700:	4620      	mov	r0, r4
 800b702:	b002      	add	sp, #8
 800b704:	bd10      	pop	{r4, pc}
	...

0800b708 <_free_r>:
 800b708:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b70a:	2900      	cmp	r1, #0
 800b70c:	d048      	beq.n	800b7a0 <_free_r+0x98>
 800b70e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b712:	9001      	str	r0, [sp, #4]
 800b714:	2b00      	cmp	r3, #0
 800b716:	f1a1 0404 	sub.w	r4, r1, #4
 800b71a:	bfb8      	it	lt
 800b71c:	18e4      	addlt	r4, r4, r3
 800b71e:	f000 fa65 	bl	800bbec <__malloc_lock>
 800b722:	4a20      	ldr	r2, [pc, #128]	; (800b7a4 <_free_r+0x9c>)
 800b724:	9801      	ldr	r0, [sp, #4]
 800b726:	6813      	ldr	r3, [r2, #0]
 800b728:	4615      	mov	r5, r2
 800b72a:	b933      	cbnz	r3, 800b73a <_free_r+0x32>
 800b72c:	6063      	str	r3, [r4, #4]
 800b72e:	6014      	str	r4, [r2, #0]
 800b730:	b003      	add	sp, #12
 800b732:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b736:	f000 ba5f 	b.w	800bbf8 <__malloc_unlock>
 800b73a:	42a3      	cmp	r3, r4
 800b73c:	d90b      	bls.n	800b756 <_free_r+0x4e>
 800b73e:	6821      	ldr	r1, [r4, #0]
 800b740:	1862      	adds	r2, r4, r1
 800b742:	4293      	cmp	r3, r2
 800b744:	bf04      	itt	eq
 800b746:	681a      	ldreq	r2, [r3, #0]
 800b748:	685b      	ldreq	r3, [r3, #4]
 800b74a:	6063      	str	r3, [r4, #4]
 800b74c:	bf04      	itt	eq
 800b74e:	1852      	addeq	r2, r2, r1
 800b750:	6022      	streq	r2, [r4, #0]
 800b752:	602c      	str	r4, [r5, #0]
 800b754:	e7ec      	b.n	800b730 <_free_r+0x28>
 800b756:	461a      	mov	r2, r3
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	b10b      	cbz	r3, 800b760 <_free_r+0x58>
 800b75c:	42a3      	cmp	r3, r4
 800b75e:	d9fa      	bls.n	800b756 <_free_r+0x4e>
 800b760:	6811      	ldr	r1, [r2, #0]
 800b762:	1855      	adds	r5, r2, r1
 800b764:	42a5      	cmp	r5, r4
 800b766:	d10b      	bne.n	800b780 <_free_r+0x78>
 800b768:	6824      	ldr	r4, [r4, #0]
 800b76a:	4421      	add	r1, r4
 800b76c:	1854      	adds	r4, r2, r1
 800b76e:	42a3      	cmp	r3, r4
 800b770:	6011      	str	r1, [r2, #0]
 800b772:	d1dd      	bne.n	800b730 <_free_r+0x28>
 800b774:	681c      	ldr	r4, [r3, #0]
 800b776:	685b      	ldr	r3, [r3, #4]
 800b778:	6053      	str	r3, [r2, #4]
 800b77a:	4421      	add	r1, r4
 800b77c:	6011      	str	r1, [r2, #0]
 800b77e:	e7d7      	b.n	800b730 <_free_r+0x28>
 800b780:	d902      	bls.n	800b788 <_free_r+0x80>
 800b782:	230c      	movs	r3, #12
 800b784:	6003      	str	r3, [r0, #0]
 800b786:	e7d3      	b.n	800b730 <_free_r+0x28>
 800b788:	6825      	ldr	r5, [r4, #0]
 800b78a:	1961      	adds	r1, r4, r5
 800b78c:	428b      	cmp	r3, r1
 800b78e:	bf04      	itt	eq
 800b790:	6819      	ldreq	r1, [r3, #0]
 800b792:	685b      	ldreq	r3, [r3, #4]
 800b794:	6063      	str	r3, [r4, #4]
 800b796:	bf04      	itt	eq
 800b798:	1949      	addeq	r1, r1, r5
 800b79a:	6021      	streq	r1, [r4, #0]
 800b79c:	6054      	str	r4, [r2, #4]
 800b79e:	e7c7      	b.n	800b730 <_free_r+0x28>
 800b7a0:	b003      	add	sp, #12
 800b7a2:	bd30      	pop	{r4, r5, pc}
 800b7a4:	20000238 	.word	0x20000238

0800b7a8 <_malloc_r>:
 800b7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7aa:	1ccd      	adds	r5, r1, #3
 800b7ac:	f025 0503 	bic.w	r5, r5, #3
 800b7b0:	3508      	adds	r5, #8
 800b7b2:	2d0c      	cmp	r5, #12
 800b7b4:	bf38      	it	cc
 800b7b6:	250c      	movcc	r5, #12
 800b7b8:	2d00      	cmp	r5, #0
 800b7ba:	4606      	mov	r6, r0
 800b7bc:	db01      	blt.n	800b7c2 <_malloc_r+0x1a>
 800b7be:	42a9      	cmp	r1, r5
 800b7c0:	d903      	bls.n	800b7ca <_malloc_r+0x22>
 800b7c2:	230c      	movs	r3, #12
 800b7c4:	6033      	str	r3, [r6, #0]
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7ca:	f000 fa0f 	bl	800bbec <__malloc_lock>
 800b7ce:	4921      	ldr	r1, [pc, #132]	; (800b854 <_malloc_r+0xac>)
 800b7d0:	680a      	ldr	r2, [r1, #0]
 800b7d2:	4614      	mov	r4, r2
 800b7d4:	b99c      	cbnz	r4, 800b7fe <_malloc_r+0x56>
 800b7d6:	4f20      	ldr	r7, [pc, #128]	; (800b858 <_malloc_r+0xb0>)
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	b923      	cbnz	r3, 800b7e6 <_malloc_r+0x3e>
 800b7dc:	4621      	mov	r1, r4
 800b7de:	4630      	mov	r0, r6
 800b7e0:	f000 f998 	bl	800bb14 <_sbrk_r>
 800b7e4:	6038      	str	r0, [r7, #0]
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f000 f993 	bl	800bb14 <_sbrk_r>
 800b7ee:	1c43      	adds	r3, r0, #1
 800b7f0:	d123      	bne.n	800b83a <_malloc_r+0x92>
 800b7f2:	230c      	movs	r3, #12
 800b7f4:	6033      	str	r3, [r6, #0]
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f000 f9fe 	bl	800bbf8 <__malloc_unlock>
 800b7fc:	e7e3      	b.n	800b7c6 <_malloc_r+0x1e>
 800b7fe:	6823      	ldr	r3, [r4, #0]
 800b800:	1b5b      	subs	r3, r3, r5
 800b802:	d417      	bmi.n	800b834 <_malloc_r+0x8c>
 800b804:	2b0b      	cmp	r3, #11
 800b806:	d903      	bls.n	800b810 <_malloc_r+0x68>
 800b808:	6023      	str	r3, [r4, #0]
 800b80a:	441c      	add	r4, r3
 800b80c:	6025      	str	r5, [r4, #0]
 800b80e:	e004      	b.n	800b81a <_malloc_r+0x72>
 800b810:	6863      	ldr	r3, [r4, #4]
 800b812:	42a2      	cmp	r2, r4
 800b814:	bf0c      	ite	eq
 800b816:	600b      	streq	r3, [r1, #0]
 800b818:	6053      	strne	r3, [r2, #4]
 800b81a:	4630      	mov	r0, r6
 800b81c:	f000 f9ec 	bl	800bbf8 <__malloc_unlock>
 800b820:	f104 000b 	add.w	r0, r4, #11
 800b824:	1d23      	adds	r3, r4, #4
 800b826:	f020 0007 	bic.w	r0, r0, #7
 800b82a:	1ac2      	subs	r2, r0, r3
 800b82c:	d0cc      	beq.n	800b7c8 <_malloc_r+0x20>
 800b82e:	1a1b      	subs	r3, r3, r0
 800b830:	50a3      	str	r3, [r4, r2]
 800b832:	e7c9      	b.n	800b7c8 <_malloc_r+0x20>
 800b834:	4622      	mov	r2, r4
 800b836:	6864      	ldr	r4, [r4, #4]
 800b838:	e7cc      	b.n	800b7d4 <_malloc_r+0x2c>
 800b83a:	1cc4      	adds	r4, r0, #3
 800b83c:	f024 0403 	bic.w	r4, r4, #3
 800b840:	42a0      	cmp	r0, r4
 800b842:	d0e3      	beq.n	800b80c <_malloc_r+0x64>
 800b844:	1a21      	subs	r1, r4, r0
 800b846:	4630      	mov	r0, r6
 800b848:	f000 f964 	bl	800bb14 <_sbrk_r>
 800b84c:	3001      	adds	r0, #1
 800b84e:	d1dd      	bne.n	800b80c <_malloc_r+0x64>
 800b850:	e7cf      	b.n	800b7f2 <_malloc_r+0x4a>
 800b852:	bf00      	nop
 800b854:	20000238 	.word	0x20000238
 800b858:	2000023c 	.word	0x2000023c

0800b85c <__ssputs_r>:
 800b85c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b860:	688e      	ldr	r6, [r1, #8]
 800b862:	429e      	cmp	r6, r3
 800b864:	4682      	mov	sl, r0
 800b866:	460c      	mov	r4, r1
 800b868:	4690      	mov	r8, r2
 800b86a:	461f      	mov	r7, r3
 800b86c:	d838      	bhi.n	800b8e0 <__ssputs_r+0x84>
 800b86e:	898a      	ldrh	r2, [r1, #12]
 800b870:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b874:	d032      	beq.n	800b8dc <__ssputs_r+0x80>
 800b876:	6825      	ldr	r5, [r4, #0]
 800b878:	6909      	ldr	r1, [r1, #16]
 800b87a:	eba5 0901 	sub.w	r9, r5, r1
 800b87e:	6965      	ldr	r5, [r4, #20]
 800b880:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b884:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b888:	3301      	adds	r3, #1
 800b88a:	444b      	add	r3, r9
 800b88c:	106d      	asrs	r5, r5, #1
 800b88e:	429d      	cmp	r5, r3
 800b890:	bf38      	it	cc
 800b892:	461d      	movcc	r5, r3
 800b894:	0553      	lsls	r3, r2, #21
 800b896:	d531      	bpl.n	800b8fc <__ssputs_r+0xa0>
 800b898:	4629      	mov	r1, r5
 800b89a:	f7ff ff85 	bl	800b7a8 <_malloc_r>
 800b89e:	4606      	mov	r6, r0
 800b8a0:	b950      	cbnz	r0, 800b8b8 <__ssputs_r+0x5c>
 800b8a2:	230c      	movs	r3, #12
 800b8a4:	f8ca 3000 	str.w	r3, [sl]
 800b8a8:	89a3      	ldrh	r3, [r4, #12]
 800b8aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8ae:	81a3      	strh	r3, [r4, #12]
 800b8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b8:	6921      	ldr	r1, [r4, #16]
 800b8ba:	464a      	mov	r2, r9
 800b8bc:	f7ff fb88 	bl	800afd0 <memcpy>
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b8c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8ca:	81a3      	strh	r3, [r4, #12]
 800b8cc:	6126      	str	r6, [r4, #16]
 800b8ce:	6165      	str	r5, [r4, #20]
 800b8d0:	444e      	add	r6, r9
 800b8d2:	eba5 0509 	sub.w	r5, r5, r9
 800b8d6:	6026      	str	r6, [r4, #0]
 800b8d8:	60a5      	str	r5, [r4, #8]
 800b8da:	463e      	mov	r6, r7
 800b8dc:	42be      	cmp	r6, r7
 800b8de:	d900      	bls.n	800b8e2 <__ssputs_r+0x86>
 800b8e0:	463e      	mov	r6, r7
 800b8e2:	4632      	mov	r2, r6
 800b8e4:	6820      	ldr	r0, [r4, #0]
 800b8e6:	4641      	mov	r1, r8
 800b8e8:	f000 f966 	bl	800bbb8 <memmove>
 800b8ec:	68a3      	ldr	r3, [r4, #8]
 800b8ee:	6822      	ldr	r2, [r4, #0]
 800b8f0:	1b9b      	subs	r3, r3, r6
 800b8f2:	4432      	add	r2, r6
 800b8f4:	60a3      	str	r3, [r4, #8]
 800b8f6:	6022      	str	r2, [r4, #0]
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	e7db      	b.n	800b8b4 <__ssputs_r+0x58>
 800b8fc:	462a      	mov	r2, r5
 800b8fe:	f000 f981 	bl	800bc04 <_realloc_r>
 800b902:	4606      	mov	r6, r0
 800b904:	2800      	cmp	r0, #0
 800b906:	d1e1      	bne.n	800b8cc <__ssputs_r+0x70>
 800b908:	6921      	ldr	r1, [r4, #16]
 800b90a:	4650      	mov	r0, sl
 800b90c:	f7ff fefc 	bl	800b708 <_free_r>
 800b910:	e7c7      	b.n	800b8a2 <__ssputs_r+0x46>
	...

0800b914 <_svfiprintf_r>:
 800b914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b918:	4698      	mov	r8, r3
 800b91a:	898b      	ldrh	r3, [r1, #12]
 800b91c:	061b      	lsls	r3, r3, #24
 800b91e:	b09d      	sub	sp, #116	; 0x74
 800b920:	4607      	mov	r7, r0
 800b922:	460d      	mov	r5, r1
 800b924:	4614      	mov	r4, r2
 800b926:	d50e      	bpl.n	800b946 <_svfiprintf_r+0x32>
 800b928:	690b      	ldr	r3, [r1, #16]
 800b92a:	b963      	cbnz	r3, 800b946 <_svfiprintf_r+0x32>
 800b92c:	2140      	movs	r1, #64	; 0x40
 800b92e:	f7ff ff3b 	bl	800b7a8 <_malloc_r>
 800b932:	6028      	str	r0, [r5, #0]
 800b934:	6128      	str	r0, [r5, #16]
 800b936:	b920      	cbnz	r0, 800b942 <_svfiprintf_r+0x2e>
 800b938:	230c      	movs	r3, #12
 800b93a:	603b      	str	r3, [r7, #0]
 800b93c:	f04f 30ff 	mov.w	r0, #4294967295
 800b940:	e0d1      	b.n	800bae6 <_svfiprintf_r+0x1d2>
 800b942:	2340      	movs	r3, #64	; 0x40
 800b944:	616b      	str	r3, [r5, #20]
 800b946:	2300      	movs	r3, #0
 800b948:	9309      	str	r3, [sp, #36]	; 0x24
 800b94a:	2320      	movs	r3, #32
 800b94c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b950:	f8cd 800c 	str.w	r8, [sp, #12]
 800b954:	2330      	movs	r3, #48	; 0x30
 800b956:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bb00 <_svfiprintf_r+0x1ec>
 800b95a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b95e:	f04f 0901 	mov.w	r9, #1
 800b962:	4623      	mov	r3, r4
 800b964:	469a      	mov	sl, r3
 800b966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b96a:	b10a      	cbz	r2, 800b970 <_svfiprintf_r+0x5c>
 800b96c:	2a25      	cmp	r2, #37	; 0x25
 800b96e:	d1f9      	bne.n	800b964 <_svfiprintf_r+0x50>
 800b970:	ebba 0b04 	subs.w	fp, sl, r4
 800b974:	d00b      	beq.n	800b98e <_svfiprintf_r+0x7a>
 800b976:	465b      	mov	r3, fp
 800b978:	4622      	mov	r2, r4
 800b97a:	4629      	mov	r1, r5
 800b97c:	4638      	mov	r0, r7
 800b97e:	f7ff ff6d 	bl	800b85c <__ssputs_r>
 800b982:	3001      	adds	r0, #1
 800b984:	f000 80aa 	beq.w	800badc <_svfiprintf_r+0x1c8>
 800b988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b98a:	445a      	add	r2, fp
 800b98c:	9209      	str	r2, [sp, #36]	; 0x24
 800b98e:	f89a 3000 	ldrb.w	r3, [sl]
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 80a2 	beq.w	800badc <_svfiprintf_r+0x1c8>
 800b998:	2300      	movs	r3, #0
 800b99a:	f04f 32ff 	mov.w	r2, #4294967295
 800b99e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9a2:	f10a 0a01 	add.w	sl, sl, #1
 800b9a6:	9304      	str	r3, [sp, #16]
 800b9a8:	9307      	str	r3, [sp, #28]
 800b9aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9ae:	931a      	str	r3, [sp, #104]	; 0x68
 800b9b0:	4654      	mov	r4, sl
 800b9b2:	2205      	movs	r2, #5
 800b9b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9b8:	4851      	ldr	r0, [pc, #324]	; (800bb00 <_svfiprintf_r+0x1ec>)
 800b9ba:	f7f4 fc21 	bl	8000200 <memchr>
 800b9be:	9a04      	ldr	r2, [sp, #16]
 800b9c0:	b9d8      	cbnz	r0, 800b9fa <_svfiprintf_r+0xe6>
 800b9c2:	06d0      	lsls	r0, r2, #27
 800b9c4:	bf44      	itt	mi
 800b9c6:	2320      	movmi	r3, #32
 800b9c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9cc:	0711      	lsls	r1, r2, #28
 800b9ce:	bf44      	itt	mi
 800b9d0:	232b      	movmi	r3, #43	; 0x2b
 800b9d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9d6:	f89a 3000 	ldrb.w	r3, [sl]
 800b9da:	2b2a      	cmp	r3, #42	; 0x2a
 800b9dc:	d015      	beq.n	800ba0a <_svfiprintf_r+0xf6>
 800b9de:	9a07      	ldr	r2, [sp, #28]
 800b9e0:	4654      	mov	r4, sl
 800b9e2:	2000      	movs	r0, #0
 800b9e4:	f04f 0c0a 	mov.w	ip, #10
 800b9e8:	4621      	mov	r1, r4
 800b9ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9ee:	3b30      	subs	r3, #48	; 0x30
 800b9f0:	2b09      	cmp	r3, #9
 800b9f2:	d94e      	bls.n	800ba92 <_svfiprintf_r+0x17e>
 800b9f4:	b1b0      	cbz	r0, 800ba24 <_svfiprintf_r+0x110>
 800b9f6:	9207      	str	r2, [sp, #28]
 800b9f8:	e014      	b.n	800ba24 <_svfiprintf_r+0x110>
 800b9fa:	eba0 0308 	sub.w	r3, r0, r8
 800b9fe:	fa09 f303 	lsl.w	r3, r9, r3
 800ba02:	4313      	orrs	r3, r2
 800ba04:	9304      	str	r3, [sp, #16]
 800ba06:	46a2      	mov	sl, r4
 800ba08:	e7d2      	b.n	800b9b0 <_svfiprintf_r+0x9c>
 800ba0a:	9b03      	ldr	r3, [sp, #12]
 800ba0c:	1d19      	adds	r1, r3, #4
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	9103      	str	r1, [sp, #12]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	bfbb      	ittet	lt
 800ba16:	425b      	neglt	r3, r3
 800ba18:	f042 0202 	orrlt.w	r2, r2, #2
 800ba1c:	9307      	strge	r3, [sp, #28]
 800ba1e:	9307      	strlt	r3, [sp, #28]
 800ba20:	bfb8      	it	lt
 800ba22:	9204      	strlt	r2, [sp, #16]
 800ba24:	7823      	ldrb	r3, [r4, #0]
 800ba26:	2b2e      	cmp	r3, #46	; 0x2e
 800ba28:	d10c      	bne.n	800ba44 <_svfiprintf_r+0x130>
 800ba2a:	7863      	ldrb	r3, [r4, #1]
 800ba2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ba2e:	d135      	bne.n	800ba9c <_svfiprintf_r+0x188>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	1d1a      	adds	r2, r3, #4
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	9203      	str	r2, [sp, #12]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfb8      	it	lt
 800ba3c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba40:	3402      	adds	r4, #2
 800ba42:	9305      	str	r3, [sp, #20]
 800ba44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bb10 <_svfiprintf_r+0x1fc>
 800ba48:	7821      	ldrb	r1, [r4, #0]
 800ba4a:	2203      	movs	r2, #3
 800ba4c:	4650      	mov	r0, sl
 800ba4e:	f7f4 fbd7 	bl	8000200 <memchr>
 800ba52:	b140      	cbz	r0, 800ba66 <_svfiprintf_r+0x152>
 800ba54:	2340      	movs	r3, #64	; 0x40
 800ba56:	eba0 000a 	sub.w	r0, r0, sl
 800ba5a:	fa03 f000 	lsl.w	r0, r3, r0
 800ba5e:	9b04      	ldr	r3, [sp, #16]
 800ba60:	4303      	orrs	r3, r0
 800ba62:	3401      	adds	r4, #1
 800ba64:	9304      	str	r3, [sp, #16]
 800ba66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba6a:	4826      	ldr	r0, [pc, #152]	; (800bb04 <_svfiprintf_r+0x1f0>)
 800ba6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba70:	2206      	movs	r2, #6
 800ba72:	f7f4 fbc5 	bl	8000200 <memchr>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d038      	beq.n	800baec <_svfiprintf_r+0x1d8>
 800ba7a:	4b23      	ldr	r3, [pc, #140]	; (800bb08 <_svfiprintf_r+0x1f4>)
 800ba7c:	bb1b      	cbnz	r3, 800bac6 <_svfiprintf_r+0x1b2>
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	3307      	adds	r3, #7
 800ba82:	f023 0307 	bic.w	r3, r3, #7
 800ba86:	3308      	adds	r3, #8
 800ba88:	9303      	str	r3, [sp, #12]
 800ba8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba8c:	4433      	add	r3, r6
 800ba8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba90:	e767      	b.n	800b962 <_svfiprintf_r+0x4e>
 800ba92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba96:	460c      	mov	r4, r1
 800ba98:	2001      	movs	r0, #1
 800ba9a:	e7a5      	b.n	800b9e8 <_svfiprintf_r+0xd4>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	3401      	adds	r4, #1
 800baa0:	9305      	str	r3, [sp, #20]
 800baa2:	4619      	mov	r1, r3
 800baa4:	f04f 0c0a 	mov.w	ip, #10
 800baa8:	4620      	mov	r0, r4
 800baaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800baae:	3a30      	subs	r2, #48	; 0x30
 800bab0:	2a09      	cmp	r2, #9
 800bab2:	d903      	bls.n	800babc <_svfiprintf_r+0x1a8>
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0c5      	beq.n	800ba44 <_svfiprintf_r+0x130>
 800bab8:	9105      	str	r1, [sp, #20]
 800baba:	e7c3      	b.n	800ba44 <_svfiprintf_r+0x130>
 800babc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bac0:	4604      	mov	r4, r0
 800bac2:	2301      	movs	r3, #1
 800bac4:	e7f0      	b.n	800baa8 <_svfiprintf_r+0x194>
 800bac6:	ab03      	add	r3, sp, #12
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	462a      	mov	r2, r5
 800bacc:	4b0f      	ldr	r3, [pc, #60]	; (800bb0c <_svfiprintf_r+0x1f8>)
 800bace:	a904      	add	r1, sp, #16
 800bad0:	4638      	mov	r0, r7
 800bad2:	f7fd ffc1 	bl	8009a58 <_printf_float>
 800bad6:	1c42      	adds	r2, r0, #1
 800bad8:	4606      	mov	r6, r0
 800bada:	d1d6      	bne.n	800ba8a <_svfiprintf_r+0x176>
 800badc:	89ab      	ldrh	r3, [r5, #12]
 800bade:	065b      	lsls	r3, r3, #25
 800bae0:	f53f af2c 	bmi.w	800b93c <_svfiprintf_r+0x28>
 800bae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bae6:	b01d      	add	sp, #116	; 0x74
 800bae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baec:	ab03      	add	r3, sp, #12
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	462a      	mov	r2, r5
 800baf2:	4b06      	ldr	r3, [pc, #24]	; (800bb0c <_svfiprintf_r+0x1f8>)
 800baf4:	a904      	add	r1, sp, #16
 800baf6:	4638      	mov	r0, r7
 800baf8:	f7fe fa52 	bl	8009fa0 <_printf_i>
 800bafc:	e7eb      	b.n	800bad6 <_svfiprintf_r+0x1c2>
 800bafe:	bf00      	nop
 800bb00:	0800ceb4 	.word	0x0800ceb4
 800bb04:	0800cebe 	.word	0x0800cebe
 800bb08:	08009a59 	.word	0x08009a59
 800bb0c:	0800b85d 	.word	0x0800b85d
 800bb10:	0800ceba 	.word	0x0800ceba

0800bb14 <_sbrk_r>:
 800bb14:	b538      	push	{r3, r4, r5, lr}
 800bb16:	4d06      	ldr	r5, [pc, #24]	; (800bb30 <_sbrk_r+0x1c>)
 800bb18:	2300      	movs	r3, #0
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	4608      	mov	r0, r1
 800bb1e:	602b      	str	r3, [r5, #0]
 800bb20:	f7f7 fc8c 	bl	800343c <_sbrk>
 800bb24:	1c43      	adds	r3, r0, #1
 800bb26:	d102      	bne.n	800bb2e <_sbrk_r+0x1a>
 800bb28:	682b      	ldr	r3, [r5, #0]
 800bb2a:	b103      	cbz	r3, 800bb2e <_sbrk_r+0x1a>
 800bb2c:	6023      	str	r3, [r4, #0]
 800bb2e:	bd38      	pop	{r3, r4, r5, pc}
 800bb30:	20000e84 	.word	0x20000e84

0800bb34 <__assert_func>:
 800bb34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb36:	4614      	mov	r4, r2
 800bb38:	461a      	mov	r2, r3
 800bb3a:	4b09      	ldr	r3, [pc, #36]	; (800bb60 <__assert_func+0x2c>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	4605      	mov	r5, r0
 800bb40:	68d8      	ldr	r0, [r3, #12]
 800bb42:	b14c      	cbz	r4, 800bb58 <__assert_func+0x24>
 800bb44:	4b07      	ldr	r3, [pc, #28]	; (800bb64 <__assert_func+0x30>)
 800bb46:	9100      	str	r1, [sp, #0]
 800bb48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb4c:	4906      	ldr	r1, [pc, #24]	; (800bb68 <__assert_func+0x34>)
 800bb4e:	462b      	mov	r3, r5
 800bb50:	f000 f80e 	bl	800bb70 <fiprintf>
 800bb54:	f000 faa4 	bl	800c0a0 <abort>
 800bb58:	4b04      	ldr	r3, [pc, #16]	; (800bb6c <__assert_func+0x38>)
 800bb5a:	461c      	mov	r4, r3
 800bb5c:	e7f3      	b.n	800bb46 <__assert_func+0x12>
 800bb5e:	bf00      	nop
 800bb60:	2000001c 	.word	0x2000001c
 800bb64:	0800cec5 	.word	0x0800cec5
 800bb68:	0800ced2 	.word	0x0800ced2
 800bb6c:	0800cf00 	.word	0x0800cf00

0800bb70 <fiprintf>:
 800bb70:	b40e      	push	{r1, r2, r3}
 800bb72:	b503      	push	{r0, r1, lr}
 800bb74:	4601      	mov	r1, r0
 800bb76:	ab03      	add	r3, sp, #12
 800bb78:	4805      	ldr	r0, [pc, #20]	; (800bb90 <fiprintf+0x20>)
 800bb7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb7e:	6800      	ldr	r0, [r0, #0]
 800bb80:	9301      	str	r3, [sp, #4]
 800bb82:	f000 f88f 	bl	800bca4 <_vfiprintf_r>
 800bb86:	b002      	add	sp, #8
 800bb88:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb8c:	b003      	add	sp, #12
 800bb8e:	4770      	bx	lr
 800bb90:	2000001c 	.word	0x2000001c

0800bb94 <__ascii_mbtowc>:
 800bb94:	b082      	sub	sp, #8
 800bb96:	b901      	cbnz	r1, 800bb9a <__ascii_mbtowc+0x6>
 800bb98:	a901      	add	r1, sp, #4
 800bb9a:	b142      	cbz	r2, 800bbae <__ascii_mbtowc+0x1a>
 800bb9c:	b14b      	cbz	r3, 800bbb2 <__ascii_mbtowc+0x1e>
 800bb9e:	7813      	ldrb	r3, [r2, #0]
 800bba0:	600b      	str	r3, [r1, #0]
 800bba2:	7812      	ldrb	r2, [r2, #0]
 800bba4:	1e10      	subs	r0, r2, #0
 800bba6:	bf18      	it	ne
 800bba8:	2001      	movne	r0, #1
 800bbaa:	b002      	add	sp, #8
 800bbac:	4770      	bx	lr
 800bbae:	4610      	mov	r0, r2
 800bbb0:	e7fb      	b.n	800bbaa <__ascii_mbtowc+0x16>
 800bbb2:	f06f 0001 	mvn.w	r0, #1
 800bbb6:	e7f8      	b.n	800bbaa <__ascii_mbtowc+0x16>

0800bbb8 <memmove>:
 800bbb8:	4288      	cmp	r0, r1
 800bbba:	b510      	push	{r4, lr}
 800bbbc:	eb01 0402 	add.w	r4, r1, r2
 800bbc0:	d902      	bls.n	800bbc8 <memmove+0x10>
 800bbc2:	4284      	cmp	r4, r0
 800bbc4:	4623      	mov	r3, r4
 800bbc6:	d807      	bhi.n	800bbd8 <memmove+0x20>
 800bbc8:	1e43      	subs	r3, r0, #1
 800bbca:	42a1      	cmp	r1, r4
 800bbcc:	d008      	beq.n	800bbe0 <memmove+0x28>
 800bbce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbd6:	e7f8      	b.n	800bbca <memmove+0x12>
 800bbd8:	4402      	add	r2, r0
 800bbda:	4601      	mov	r1, r0
 800bbdc:	428a      	cmp	r2, r1
 800bbde:	d100      	bne.n	800bbe2 <memmove+0x2a>
 800bbe0:	bd10      	pop	{r4, pc}
 800bbe2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbe6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbea:	e7f7      	b.n	800bbdc <memmove+0x24>

0800bbec <__malloc_lock>:
 800bbec:	4801      	ldr	r0, [pc, #4]	; (800bbf4 <__malloc_lock+0x8>)
 800bbee:	f000 bc17 	b.w	800c420 <__retarget_lock_acquire_recursive>
 800bbf2:	bf00      	nop
 800bbf4:	20000e8c 	.word	0x20000e8c

0800bbf8 <__malloc_unlock>:
 800bbf8:	4801      	ldr	r0, [pc, #4]	; (800bc00 <__malloc_unlock+0x8>)
 800bbfa:	f000 bc12 	b.w	800c422 <__retarget_lock_release_recursive>
 800bbfe:	bf00      	nop
 800bc00:	20000e8c 	.word	0x20000e8c

0800bc04 <_realloc_r>:
 800bc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc06:	4607      	mov	r7, r0
 800bc08:	4614      	mov	r4, r2
 800bc0a:	460e      	mov	r6, r1
 800bc0c:	b921      	cbnz	r1, 800bc18 <_realloc_r+0x14>
 800bc0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bc12:	4611      	mov	r1, r2
 800bc14:	f7ff bdc8 	b.w	800b7a8 <_malloc_r>
 800bc18:	b922      	cbnz	r2, 800bc24 <_realloc_r+0x20>
 800bc1a:	f7ff fd75 	bl	800b708 <_free_r>
 800bc1e:	4625      	mov	r5, r4
 800bc20:	4628      	mov	r0, r5
 800bc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc24:	f000 fc62 	bl	800c4ec <_malloc_usable_size_r>
 800bc28:	42a0      	cmp	r0, r4
 800bc2a:	d20f      	bcs.n	800bc4c <_realloc_r+0x48>
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	4638      	mov	r0, r7
 800bc30:	f7ff fdba 	bl	800b7a8 <_malloc_r>
 800bc34:	4605      	mov	r5, r0
 800bc36:	2800      	cmp	r0, #0
 800bc38:	d0f2      	beq.n	800bc20 <_realloc_r+0x1c>
 800bc3a:	4631      	mov	r1, r6
 800bc3c:	4622      	mov	r2, r4
 800bc3e:	f7ff f9c7 	bl	800afd0 <memcpy>
 800bc42:	4631      	mov	r1, r6
 800bc44:	4638      	mov	r0, r7
 800bc46:	f7ff fd5f 	bl	800b708 <_free_r>
 800bc4a:	e7e9      	b.n	800bc20 <_realloc_r+0x1c>
 800bc4c:	4635      	mov	r5, r6
 800bc4e:	e7e7      	b.n	800bc20 <_realloc_r+0x1c>

0800bc50 <__sfputc_r>:
 800bc50:	6893      	ldr	r3, [r2, #8]
 800bc52:	3b01      	subs	r3, #1
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	b410      	push	{r4}
 800bc58:	6093      	str	r3, [r2, #8]
 800bc5a:	da08      	bge.n	800bc6e <__sfputc_r+0x1e>
 800bc5c:	6994      	ldr	r4, [r2, #24]
 800bc5e:	42a3      	cmp	r3, r4
 800bc60:	db01      	blt.n	800bc66 <__sfputc_r+0x16>
 800bc62:	290a      	cmp	r1, #10
 800bc64:	d103      	bne.n	800bc6e <__sfputc_r+0x1e>
 800bc66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc6a:	f000 b94b 	b.w	800bf04 <__swbuf_r>
 800bc6e:	6813      	ldr	r3, [r2, #0]
 800bc70:	1c58      	adds	r0, r3, #1
 800bc72:	6010      	str	r0, [r2, #0]
 800bc74:	7019      	strb	r1, [r3, #0]
 800bc76:	4608      	mov	r0, r1
 800bc78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc7c:	4770      	bx	lr

0800bc7e <__sfputs_r>:
 800bc7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc80:	4606      	mov	r6, r0
 800bc82:	460f      	mov	r7, r1
 800bc84:	4614      	mov	r4, r2
 800bc86:	18d5      	adds	r5, r2, r3
 800bc88:	42ac      	cmp	r4, r5
 800bc8a:	d101      	bne.n	800bc90 <__sfputs_r+0x12>
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	e007      	b.n	800bca0 <__sfputs_r+0x22>
 800bc90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc94:	463a      	mov	r2, r7
 800bc96:	4630      	mov	r0, r6
 800bc98:	f7ff ffda 	bl	800bc50 <__sfputc_r>
 800bc9c:	1c43      	adds	r3, r0, #1
 800bc9e:	d1f3      	bne.n	800bc88 <__sfputs_r+0xa>
 800bca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bca4 <_vfiprintf_r>:
 800bca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bca8:	460d      	mov	r5, r1
 800bcaa:	b09d      	sub	sp, #116	; 0x74
 800bcac:	4614      	mov	r4, r2
 800bcae:	4698      	mov	r8, r3
 800bcb0:	4606      	mov	r6, r0
 800bcb2:	b118      	cbz	r0, 800bcbc <_vfiprintf_r+0x18>
 800bcb4:	6983      	ldr	r3, [r0, #24]
 800bcb6:	b90b      	cbnz	r3, 800bcbc <_vfiprintf_r+0x18>
 800bcb8:	f000 fb14 	bl	800c2e4 <__sinit>
 800bcbc:	4b89      	ldr	r3, [pc, #548]	; (800bee4 <_vfiprintf_r+0x240>)
 800bcbe:	429d      	cmp	r5, r3
 800bcc0:	d11b      	bne.n	800bcfa <_vfiprintf_r+0x56>
 800bcc2:	6875      	ldr	r5, [r6, #4]
 800bcc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcc6:	07d9      	lsls	r1, r3, #31
 800bcc8:	d405      	bmi.n	800bcd6 <_vfiprintf_r+0x32>
 800bcca:	89ab      	ldrh	r3, [r5, #12]
 800bccc:	059a      	lsls	r2, r3, #22
 800bcce:	d402      	bmi.n	800bcd6 <_vfiprintf_r+0x32>
 800bcd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bcd2:	f000 fba5 	bl	800c420 <__retarget_lock_acquire_recursive>
 800bcd6:	89ab      	ldrh	r3, [r5, #12]
 800bcd8:	071b      	lsls	r3, r3, #28
 800bcda:	d501      	bpl.n	800bce0 <_vfiprintf_r+0x3c>
 800bcdc:	692b      	ldr	r3, [r5, #16]
 800bcde:	b9eb      	cbnz	r3, 800bd1c <_vfiprintf_r+0x78>
 800bce0:	4629      	mov	r1, r5
 800bce2:	4630      	mov	r0, r6
 800bce4:	f000 f96e 	bl	800bfc4 <__swsetup_r>
 800bce8:	b1c0      	cbz	r0, 800bd1c <_vfiprintf_r+0x78>
 800bcea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcec:	07dc      	lsls	r4, r3, #31
 800bcee:	d50e      	bpl.n	800bd0e <_vfiprintf_r+0x6a>
 800bcf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcf4:	b01d      	add	sp, #116	; 0x74
 800bcf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcfa:	4b7b      	ldr	r3, [pc, #492]	; (800bee8 <_vfiprintf_r+0x244>)
 800bcfc:	429d      	cmp	r5, r3
 800bcfe:	d101      	bne.n	800bd04 <_vfiprintf_r+0x60>
 800bd00:	68b5      	ldr	r5, [r6, #8]
 800bd02:	e7df      	b.n	800bcc4 <_vfiprintf_r+0x20>
 800bd04:	4b79      	ldr	r3, [pc, #484]	; (800beec <_vfiprintf_r+0x248>)
 800bd06:	429d      	cmp	r5, r3
 800bd08:	bf08      	it	eq
 800bd0a:	68f5      	ldreq	r5, [r6, #12]
 800bd0c:	e7da      	b.n	800bcc4 <_vfiprintf_r+0x20>
 800bd0e:	89ab      	ldrh	r3, [r5, #12]
 800bd10:	0598      	lsls	r0, r3, #22
 800bd12:	d4ed      	bmi.n	800bcf0 <_vfiprintf_r+0x4c>
 800bd14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd16:	f000 fb84 	bl	800c422 <__retarget_lock_release_recursive>
 800bd1a:	e7e9      	b.n	800bcf0 <_vfiprintf_r+0x4c>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd20:	2320      	movs	r3, #32
 800bd22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd26:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd2a:	2330      	movs	r3, #48	; 0x30
 800bd2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bef0 <_vfiprintf_r+0x24c>
 800bd30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd34:	f04f 0901 	mov.w	r9, #1
 800bd38:	4623      	mov	r3, r4
 800bd3a:	469a      	mov	sl, r3
 800bd3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd40:	b10a      	cbz	r2, 800bd46 <_vfiprintf_r+0xa2>
 800bd42:	2a25      	cmp	r2, #37	; 0x25
 800bd44:	d1f9      	bne.n	800bd3a <_vfiprintf_r+0x96>
 800bd46:	ebba 0b04 	subs.w	fp, sl, r4
 800bd4a:	d00b      	beq.n	800bd64 <_vfiprintf_r+0xc0>
 800bd4c:	465b      	mov	r3, fp
 800bd4e:	4622      	mov	r2, r4
 800bd50:	4629      	mov	r1, r5
 800bd52:	4630      	mov	r0, r6
 800bd54:	f7ff ff93 	bl	800bc7e <__sfputs_r>
 800bd58:	3001      	adds	r0, #1
 800bd5a:	f000 80aa 	beq.w	800beb2 <_vfiprintf_r+0x20e>
 800bd5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd60:	445a      	add	r2, fp
 800bd62:	9209      	str	r2, [sp, #36]	; 0x24
 800bd64:	f89a 3000 	ldrb.w	r3, [sl]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f000 80a2 	beq.w	800beb2 <_vfiprintf_r+0x20e>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f04f 32ff 	mov.w	r2, #4294967295
 800bd74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd78:	f10a 0a01 	add.w	sl, sl, #1
 800bd7c:	9304      	str	r3, [sp, #16]
 800bd7e:	9307      	str	r3, [sp, #28]
 800bd80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd84:	931a      	str	r3, [sp, #104]	; 0x68
 800bd86:	4654      	mov	r4, sl
 800bd88:	2205      	movs	r2, #5
 800bd8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd8e:	4858      	ldr	r0, [pc, #352]	; (800bef0 <_vfiprintf_r+0x24c>)
 800bd90:	f7f4 fa36 	bl	8000200 <memchr>
 800bd94:	9a04      	ldr	r2, [sp, #16]
 800bd96:	b9d8      	cbnz	r0, 800bdd0 <_vfiprintf_r+0x12c>
 800bd98:	06d1      	lsls	r1, r2, #27
 800bd9a:	bf44      	itt	mi
 800bd9c:	2320      	movmi	r3, #32
 800bd9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bda2:	0713      	lsls	r3, r2, #28
 800bda4:	bf44      	itt	mi
 800bda6:	232b      	movmi	r3, #43	; 0x2b
 800bda8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdac:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb0:	2b2a      	cmp	r3, #42	; 0x2a
 800bdb2:	d015      	beq.n	800bde0 <_vfiprintf_r+0x13c>
 800bdb4:	9a07      	ldr	r2, [sp, #28]
 800bdb6:	4654      	mov	r4, sl
 800bdb8:	2000      	movs	r0, #0
 800bdba:	f04f 0c0a 	mov.w	ip, #10
 800bdbe:	4621      	mov	r1, r4
 800bdc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdc4:	3b30      	subs	r3, #48	; 0x30
 800bdc6:	2b09      	cmp	r3, #9
 800bdc8:	d94e      	bls.n	800be68 <_vfiprintf_r+0x1c4>
 800bdca:	b1b0      	cbz	r0, 800bdfa <_vfiprintf_r+0x156>
 800bdcc:	9207      	str	r2, [sp, #28]
 800bdce:	e014      	b.n	800bdfa <_vfiprintf_r+0x156>
 800bdd0:	eba0 0308 	sub.w	r3, r0, r8
 800bdd4:	fa09 f303 	lsl.w	r3, r9, r3
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	9304      	str	r3, [sp, #16]
 800bddc:	46a2      	mov	sl, r4
 800bdde:	e7d2      	b.n	800bd86 <_vfiprintf_r+0xe2>
 800bde0:	9b03      	ldr	r3, [sp, #12]
 800bde2:	1d19      	adds	r1, r3, #4
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	9103      	str	r1, [sp, #12]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	bfbb      	ittet	lt
 800bdec:	425b      	neglt	r3, r3
 800bdee:	f042 0202 	orrlt.w	r2, r2, #2
 800bdf2:	9307      	strge	r3, [sp, #28]
 800bdf4:	9307      	strlt	r3, [sp, #28]
 800bdf6:	bfb8      	it	lt
 800bdf8:	9204      	strlt	r2, [sp, #16]
 800bdfa:	7823      	ldrb	r3, [r4, #0]
 800bdfc:	2b2e      	cmp	r3, #46	; 0x2e
 800bdfe:	d10c      	bne.n	800be1a <_vfiprintf_r+0x176>
 800be00:	7863      	ldrb	r3, [r4, #1]
 800be02:	2b2a      	cmp	r3, #42	; 0x2a
 800be04:	d135      	bne.n	800be72 <_vfiprintf_r+0x1ce>
 800be06:	9b03      	ldr	r3, [sp, #12]
 800be08:	1d1a      	adds	r2, r3, #4
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	9203      	str	r2, [sp, #12]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	bfb8      	it	lt
 800be12:	f04f 33ff 	movlt.w	r3, #4294967295
 800be16:	3402      	adds	r4, #2
 800be18:	9305      	str	r3, [sp, #20]
 800be1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf00 <_vfiprintf_r+0x25c>
 800be1e:	7821      	ldrb	r1, [r4, #0]
 800be20:	2203      	movs	r2, #3
 800be22:	4650      	mov	r0, sl
 800be24:	f7f4 f9ec 	bl	8000200 <memchr>
 800be28:	b140      	cbz	r0, 800be3c <_vfiprintf_r+0x198>
 800be2a:	2340      	movs	r3, #64	; 0x40
 800be2c:	eba0 000a 	sub.w	r0, r0, sl
 800be30:	fa03 f000 	lsl.w	r0, r3, r0
 800be34:	9b04      	ldr	r3, [sp, #16]
 800be36:	4303      	orrs	r3, r0
 800be38:	3401      	adds	r4, #1
 800be3a:	9304      	str	r3, [sp, #16]
 800be3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be40:	482c      	ldr	r0, [pc, #176]	; (800bef4 <_vfiprintf_r+0x250>)
 800be42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be46:	2206      	movs	r2, #6
 800be48:	f7f4 f9da 	bl	8000200 <memchr>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	d03f      	beq.n	800bed0 <_vfiprintf_r+0x22c>
 800be50:	4b29      	ldr	r3, [pc, #164]	; (800bef8 <_vfiprintf_r+0x254>)
 800be52:	bb1b      	cbnz	r3, 800be9c <_vfiprintf_r+0x1f8>
 800be54:	9b03      	ldr	r3, [sp, #12]
 800be56:	3307      	adds	r3, #7
 800be58:	f023 0307 	bic.w	r3, r3, #7
 800be5c:	3308      	adds	r3, #8
 800be5e:	9303      	str	r3, [sp, #12]
 800be60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be62:	443b      	add	r3, r7
 800be64:	9309      	str	r3, [sp, #36]	; 0x24
 800be66:	e767      	b.n	800bd38 <_vfiprintf_r+0x94>
 800be68:	fb0c 3202 	mla	r2, ip, r2, r3
 800be6c:	460c      	mov	r4, r1
 800be6e:	2001      	movs	r0, #1
 800be70:	e7a5      	b.n	800bdbe <_vfiprintf_r+0x11a>
 800be72:	2300      	movs	r3, #0
 800be74:	3401      	adds	r4, #1
 800be76:	9305      	str	r3, [sp, #20]
 800be78:	4619      	mov	r1, r3
 800be7a:	f04f 0c0a 	mov.w	ip, #10
 800be7e:	4620      	mov	r0, r4
 800be80:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be84:	3a30      	subs	r2, #48	; 0x30
 800be86:	2a09      	cmp	r2, #9
 800be88:	d903      	bls.n	800be92 <_vfiprintf_r+0x1ee>
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d0c5      	beq.n	800be1a <_vfiprintf_r+0x176>
 800be8e:	9105      	str	r1, [sp, #20]
 800be90:	e7c3      	b.n	800be1a <_vfiprintf_r+0x176>
 800be92:	fb0c 2101 	mla	r1, ip, r1, r2
 800be96:	4604      	mov	r4, r0
 800be98:	2301      	movs	r3, #1
 800be9a:	e7f0      	b.n	800be7e <_vfiprintf_r+0x1da>
 800be9c:	ab03      	add	r3, sp, #12
 800be9e:	9300      	str	r3, [sp, #0]
 800bea0:	462a      	mov	r2, r5
 800bea2:	4b16      	ldr	r3, [pc, #88]	; (800befc <_vfiprintf_r+0x258>)
 800bea4:	a904      	add	r1, sp, #16
 800bea6:	4630      	mov	r0, r6
 800bea8:	f7fd fdd6 	bl	8009a58 <_printf_float>
 800beac:	4607      	mov	r7, r0
 800beae:	1c78      	adds	r0, r7, #1
 800beb0:	d1d6      	bne.n	800be60 <_vfiprintf_r+0x1bc>
 800beb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800beb4:	07d9      	lsls	r1, r3, #31
 800beb6:	d405      	bmi.n	800bec4 <_vfiprintf_r+0x220>
 800beb8:	89ab      	ldrh	r3, [r5, #12]
 800beba:	059a      	lsls	r2, r3, #22
 800bebc:	d402      	bmi.n	800bec4 <_vfiprintf_r+0x220>
 800bebe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bec0:	f000 faaf 	bl	800c422 <__retarget_lock_release_recursive>
 800bec4:	89ab      	ldrh	r3, [r5, #12]
 800bec6:	065b      	lsls	r3, r3, #25
 800bec8:	f53f af12 	bmi.w	800bcf0 <_vfiprintf_r+0x4c>
 800becc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bece:	e711      	b.n	800bcf4 <_vfiprintf_r+0x50>
 800bed0:	ab03      	add	r3, sp, #12
 800bed2:	9300      	str	r3, [sp, #0]
 800bed4:	462a      	mov	r2, r5
 800bed6:	4b09      	ldr	r3, [pc, #36]	; (800befc <_vfiprintf_r+0x258>)
 800bed8:	a904      	add	r1, sp, #16
 800beda:	4630      	mov	r0, r6
 800bedc:	f7fe f860 	bl	8009fa0 <_printf_i>
 800bee0:	e7e4      	b.n	800beac <_vfiprintf_r+0x208>
 800bee2:	bf00      	nop
 800bee4:	0800d02c 	.word	0x0800d02c
 800bee8:	0800d04c 	.word	0x0800d04c
 800beec:	0800d00c 	.word	0x0800d00c
 800bef0:	0800ceb4 	.word	0x0800ceb4
 800bef4:	0800cebe 	.word	0x0800cebe
 800bef8:	08009a59 	.word	0x08009a59
 800befc:	0800bc7f 	.word	0x0800bc7f
 800bf00:	0800ceba 	.word	0x0800ceba

0800bf04 <__swbuf_r>:
 800bf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf06:	460e      	mov	r6, r1
 800bf08:	4614      	mov	r4, r2
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	b118      	cbz	r0, 800bf16 <__swbuf_r+0x12>
 800bf0e:	6983      	ldr	r3, [r0, #24]
 800bf10:	b90b      	cbnz	r3, 800bf16 <__swbuf_r+0x12>
 800bf12:	f000 f9e7 	bl	800c2e4 <__sinit>
 800bf16:	4b21      	ldr	r3, [pc, #132]	; (800bf9c <__swbuf_r+0x98>)
 800bf18:	429c      	cmp	r4, r3
 800bf1a:	d12b      	bne.n	800bf74 <__swbuf_r+0x70>
 800bf1c:	686c      	ldr	r4, [r5, #4]
 800bf1e:	69a3      	ldr	r3, [r4, #24]
 800bf20:	60a3      	str	r3, [r4, #8]
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	071a      	lsls	r2, r3, #28
 800bf26:	d52f      	bpl.n	800bf88 <__swbuf_r+0x84>
 800bf28:	6923      	ldr	r3, [r4, #16]
 800bf2a:	b36b      	cbz	r3, 800bf88 <__swbuf_r+0x84>
 800bf2c:	6923      	ldr	r3, [r4, #16]
 800bf2e:	6820      	ldr	r0, [r4, #0]
 800bf30:	1ac0      	subs	r0, r0, r3
 800bf32:	6963      	ldr	r3, [r4, #20]
 800bf34:	b2f6      	uxtb	r6, r6
 800bf36:	4283      	cmp	r3, r0
 800bf38:	4637      	mov	r7, r6
 800bf3a:	dc04      	bgt.n	800bf46 <__swbuf_r+0x42>
 800bf3c:	4621      	mov	r1, r4
 800bf3e:	4628      	mov	r0, r5
 800bf40:	f000 f93c 	bl	800c1bc <_fflush_r>
 800bf44:	bb30      	cbnz	r0, 800bf94 <__swbuf_r+0x90>
 800bf46:	68a3      	ldr	r3, [r4, #8]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	60a3      	str	r3, [r4, #8]
 800bf4c:	6823      	ldr	r3, [r4, #0]
 800bf4e:	1c5a      	adds	r2, r3, #1
 800bf50:	6022      	str	r2, [r4, #0]
 800bf52:	701e      	strb	r6, [r3, #0]
 800bf54:	6963      	ldr	r3, [r4, #20]
 800bf56:	3001      	adds	r0, #1
 800bf58:	4283      	cmp	r3, r0
 800bf5a:	d004      	beq.n	800bf66 <__swbuf_r+0x62>
 800bf5c:	89a3      	ldrh	r3, [r4, #12]
 800bf5e:	07db      	lsls	r3, r3, #31
 800bf60:	d506      	bpl.n	800bf70 <__swbuf_r+0x6c>
 800bf62:	2e0a      	cmp	r6, #10
 800bf64:	d104      	bne.n	800bf70 <__swbuf_r+0x6c>
 800bf66:	4621      	mov	r1, r4
 800bf68:	4628      	mov	r0, r5
 800bf6a:	f000 f927 	bl	800c1bc <_fflush_r>
 800bf6e:	b988      	cbnz	r0, 800bf94 <__swbuf_r+0x90>
 800bf70:	4638      	mov	r0, r7
 800bf72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf74:	4b0a      	ldr	r3, [pc, #40]	; (800bfa0 <__swbuf_r+0x9c>)
 800bf76:	429c      	cmp	r4, r3
 800bf78:	d101      	bne.n	800bf7e <__swbuf_r+0x7a>
 800bf7a:	68ac      	ldr	r4, [r5, #8]
 800bf7c:	e7cf      	b.n	800bf1e <__swbuf_r+0x1a>
 800bf7e:	4b09      	ldr	r3, [pc, #36]	; (800bfa4 <__swbuf_r+0xa0>)
 800bf80:	429c      	cmp	r4, r3
 800bf82:	bf08      	it	eq
 800bf84:	68ec      	ldreq	r4, [r5, #12]
 800bf86:	e7ca      	b.n	800bf1e <__swbuf_r+0x1a>
 800bf88:	4621      	mov	r1, r4
 800bf8a:	4628      	mov	r0, r5
 800bf8c:	f000 f81a 	bl	800bfc4 <__swsetup_r>
 800bf90:	2800      	cmp	r0, #0
 800bf92:	d0cb      	beq.n	800bf2c <__swbuf_r+0x28>
 800bf94:	f04f 37ff 	mov.w	r7, #4294967295
 800bf98:	e7ea      	b.n	800bf70 <__swbuf_r+0x6c>
 800bf9a:	bf00      	nop
 800bf9c:	0800d02c 	.word	0x0800d02c
 800bfa0:	0800d04c 	.word	0x0800d04c
 800bfa4:	0800d00c 	.word	0x0800d00c

0800bfa8 <__ascii_wctomb>:
 800bfa8:	b149      	cbz	r1, 800bfbe <__ascii_wctomb+0x16>
 800bfaa:	2aff      	cmp	r2, #255	; 0xff
 800bfac:	bf85      	ittet	hi
 800bfae:	238a      	movhi	r3, #138	; 0x8a
 800bfb0:	6003      	strhi	r3, [r0, #0]
 800bfb2:	700a      	strbls	r2, [r1, #0]
 800bfb4:	f04f 30ff 	movhi.w	r0, #4294967295
 800bfb8:	bf98      	it	ls
 800bfba:	2001      	movls	r0, #1
 800bfbc:	4770      	bx	lr
 800bfbe:	4608      	mov	r0, r1
 800bfc0:	4770      	bx	lr
	...

0800bfc4 <__swsetup_r>:
 800bfc4:	4b32      	ldr	r3, [pc, #200]	; (800c090 <__swsetup_r+0xcc>)
 800bfc6:	b570      	push	{r4, r5, r6, lr}
 800bfc8:	681d      	ldr	r5, [r3, #0]
 800bfca:	4606      	mov	r6, r0
 800bfcc:	460c      	mov	r4, r1
 800bfce:	b125      	cbz	r5, 800bfda <__swsetup_r+0x16>
 800bfd0:	69ab      	ldr	r3, [r5, #24]
 800bfd2:	b913      	cbnz	r3, 800bfda <__swsetup_r+0x16>
 800bfd4:	4628      	mov	r0, r5
 800bfd6:	f000 f985 	bl	800c2e4 <__sinit>
 800bfda:	4b2e      	ldr	r3, [pc, #184]	; (800c094 <__swsetup_r+0xd0>)
 800bfdc:	429c      	cmp	r4, r3
 800bfde:	d10f      	bne.n	800c000 <__swsetup_r+0x3c>
 800bfe0:	686c      	ldr	r4, [r5, #4]
 800bfe2:	89a3      	ldrh	r3, [r4, #12]
 800bfe4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bfe8:	0719      	lsls	r1, r3, #28
 800bfea:	d42c      	bmi.n	800c046 <__swsetup_r+0x82>
 800bfec:	06dd      	lsls	r5, r3, #27
 800bfee:	d411      	bmi.n	800c014 <__swsetup_r+0x50>
 800bff0:	2309      	movs	r3, #9
 800bff2:	6033      	str	r3, [r6, #0]
 800bff4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bff8:	81a3      	strh	r3, [r4, #12]
 800bffa:	f04f 30ff 	mov.w	r0, #4294967295
 800bffe:	e03e      	b.n	800c07e <__swsetup_r+0xba>
 800c000:	4b25      	ldr	r3, [pc, #148]	; (800c098 <__swsetup_r+0xd4>)
 800c002:	429c      	cmp	r4, r3
 800c004:	d101      	bne.n	800c00a <__swsetup_r+0x46>
 800c006:	68ac      	ldr	r4, [r5, #8]
 800c008:	e7eb      	b.n	800bfe2 <__swsetup_r+0x1e>
 800c00a:	4b24      	ldr	r3, [pc, #144]	; (800c09c <__swsetup_r+0xd8>)
 800c00c:	429c      	cmp	r4, r3
 800c00e:	bf08      	it	eq
 800c010:	68ec      	ldreq	r4, [r5, #12]
 800c012:	e7e6      	b.n	800bfe2 <__swsetup_r+0x1e>
 800c014:	0758      	lsls	r0, r3, #29
 800c016:	d512      	bpl.n	800c03e <__swsetup_r+0x7a>
 800c018:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c01a:	b141      	cbz	r1, 800c02e <__swsetup_r+0x6a>
 800c01c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c020:	4299      	cmp	r1, r3
 800c022:	d002      	beq.n	800c02a <__swsetup_r+0x66>
 800c024:	4630      	mov	r0, r6
 800c026:	f7ff fb6f 	bl	800b708 <_free_r>
 800c02a:	2300      	movs	r3, #0
 800c02c:	6363      	str	r3, [r4, #52]	; 0x34
 800c02e:	89a3      	ldrh	r3, [r4, #12]
 800c030:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c034:	81a3      	strh	r3, [r4, #12]
 800c036:	2300      	movs	r3, #0
 800c038:	6063      	str	r3, [r4, #4]
 800c03a:	6923      	ldr	r3, [r4, #16]
 800c03c:	6023      	str	r3, [r4, #0]
 800c03e:	89a3      	ldrh	r3, [r4, #12]
 800c040:	f043 0308 	orr.w	r3, r3, #8
 800c044:	81a3      	strh	r3, [r4, #12]
 800c046:	6923      	ldr	r3, [r4, #16]
 800c048:	b94b      	cbnz	r3, 800c05e <__swsetup_r+0x9a>
 800c04a:	89a3      	ldrh	r3, [r4, #12]
 800c04c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c050:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c054:	d003      	beq.n	800c05e <__swsetup_r+0x9a>
 800c056:	4621      	mov	r1, r4
 800c058:	4630      	mov	r0, r6
 800c05a:	f000 fa07 	bl	800c46c <__smakebuf_r>
 800c05e:	89a0      	ldrh	r0, [r4, #12]
 800c060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c064:	f010 0301 	ands.w	r3, r0, #1
 800c068:	d00a      	beq.n	800c080 <__swsetup_r+0xbc>
 800c06a:	2300      	movs	r3, #0
 800c06c:	60a3      	str	r3, [r4, #8]
 800c06e:	6963      	ldr	r3, [r4, #20]
 800c070:	425b      	negs	r3, r3
 800c072:	61a3      	str	r3, [r4, #24]
 800c074:	6923      	ldr	r3, [r4, #16]
 800c076:	b943      	cbnz	r3, 800c08a <__swsetup_r+0xc6>
 800c078:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c07c:	d1ba      	bne.n	800bff4 <__swsetup_r+0x30>
 800c07e:	bd70      	pop	{r4, r5, r6, pc}
 800c080:	0781      	lsls	r1, r0, #30
 800c082:	bf58      	it	pl
 800c084:	6963      	ldrpl	r3, [r4, #20]
 800c086:	60a3      	str	r3, [r4, #8]
 800c088:	e7f4      	b.n	800c074 <__swsetup_r+0xb0>
 800c08a:	2000      	movs	r0, #0
 800c08c:	e7f7      	b.n	800c07e <__swsetup_r+0xba>
 800c08e:	bf00      	nop
 800c090:	2000001c 	.word	0x2000001c
 800c094:	0800d02c 	.word	0x0800d02c
 800c098:	0800d04c 	.word	0x0800d04c
 800c09c:	0800d00c 	.word	0x0800d00c

0800c0a0 <abort>:
 800c0a0:	b508      	push	{r3, lr}
 800c0a2:	2006      	movs	r0, #6
 800c0a4:	f000 fa52 	bl	800c54c <raise>
 800c0a8:	2001      	movs	r0, #1
 800c0aa:	f7f7 f94f 	bl	800334c <_exit>
	...

0800c0b0 <__sflush_r>:
 800c0b0:	898a      	ldrh	r2, [r1, #12]
 800c0b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	0710      	lsls	r0, r2, #28
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	d458      	bmi.n	800c170 <__sflush_r+0xc0>
 800c0be:	684b      	ldr	r3, [r1, #4]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	dc05      	bgt.n	800c0d0 <__sflush_r+0x20>
 800c0c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	dc02      	bgt.n	800c0d0 <__sflush_r+0x20>
 800c0ca:	2000      	movs	r0, #0
 800c0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c0d2:	2e00      	cmp	r6, #0
 800c0d4:	d0f9      	beq.n	800c0ca <__sflush_r+0x1a>
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c0dc:	682f      	ldr	r7, [r5, #0]
 800c0de:	602b      	str	r3, [r5, #0]
 800c0e0:	d032      	beq.n	800c148 <__sflush_r+0x98>
 800c0e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c0e4:	89a3      	ldrh	r3, [r4, #12]
 800c0e6:	075a      	lsls	r2, r3, #29
 800c0e8:	d505      	bpl.n	800c0f6 <__sflush_r+0x46>
 800c0ea:	6863      	ldr	r3, [r4, #4]
 800c0ec:	1ac0      	subs	r0, r0, r3
 800c0ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c0f0:	b10b      	cbz	r3, 800c0f6 <__sflush_r+0x46>
 800c0f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c0f4:	1ac0      	subs	r0, r0, r3
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c0fc:	6a21      	ldr	r1, [r4, #32]
 800c0fe:	4628      	mov	r0, r5
 800c100:	47b0      	blx	r6
 800c102:	1c43      	adds	r3, r0, #1
 800c104:	89a3      	ldrh	r3, [r4, #12]
 800c106:	d106      	bne.n	800c116 <__sflush_r+0x66>
 800c108:	6829      	ldr	r1, [r5, #0]
 800c10a:	291d      	cmp	r1, #29
 800c10c:	d82c      	bhi.n	800c168 <__sflush_r+0xb8>
 800c10e:	4a2a      	ldr	r2, [pc, #168]	; (800c1b8 <__sflush_r+0x108>)
 800c110:	40ca      	lsrs	r2, r1
 800c112:	07d6      	lsls	r6, r2, #31
 800c114:	d528      	bpl.n	800c168 <__sflush_r+0xb8>
 800c116:	2200      	movs	r2, #0
 800c118:	6062      	str	r2, [r4, #4]
 800c11a:	04d9      	lsls	r1, r3, #19
 800c11c:	6922      	ldr	r2, [r4, #16]
 800c11e:	6022      	str	r2, [r4, #0]
 800c120:	d504      	bpl.n	800c12c <__sflush_r+0x7c>
 800c122:	1c42      	adds	r2, r0, #1
 800c124:	d101      	bne.n	800c12a <__sflush_r+0x7a>
 800c126:	682b      	ldr	r3, [r5, #0]
 800c128:	b903      	cbnz	r3, 800c12c <__sflush_r+0x7c>
 800c12a:	6560      	str	r0, [r4, #84]	; 0x54
 800c12c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c12e:	602f      	str	r7, [r5, #0]
 800c130:	2900      	cmp	r1, #0
 800c132:	d0ca      	beq.n	800c0ca <__sflush_r+0x1a>
 800c134:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c138:	4299      	cmp	r1, r3
 800c13a:	d002      	beq.n	800c142 <__sflush_r+0x92>
 800c13c:	4628      	mov	r0, r5
 800c13e:	f7ff fae3 	bl	800b708 <_free_r>
 800c142:	2000      	movs	r0, #0
 800c144:	6360      	str	r0, [r4, #52]	; 0x34
 800c146:	e7c1      	b.n	800c0cc <__sflush_r+0x1c>
 800c148:	6a21      	ldr	r1, [r4, #32]
 800c14a:	2301      	movs	r3, #1
 800c14c:	4628      	mov	r0, r5
 800c14e:	47b0      	blx	r6
 800c150:	1c41      	adds	r1, r0, #1
 800c152:	d1c7      	bne.n	800c0e4 <__sflush_r+0x34>
 800c154:	682b      	ldr	r3, [r5, #0]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d0c4      	beq.n	800c0e4 <__sflush_r+0x34>
 800c15a:	2b1d      	cmp	r3, #29
 800c15c:	d001      	beq.n	800c162 <__sflush_r+0xb2>
 800c15e:	2b16      	cmp	r3, #22
 800c160:	d101      	bne.n	800c166 <__sflush_r+0xb6>
 800c162:	602f      	str	r7, [r5, #0]
 800c164:	e7b1      	b.n	800c0ca <__sflush_r+0x1a>
 800c166:	89a3      	ldrh	r3, [r4, #12]
 800c168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c16c:	81a3      	strh	r3, [r4, #12]
 800c16e:	e7ad      	b.n	800c0cc <__sflush_r+0x1c>
 800c170:	690f      	ldr	r7, [r1, #16]
 800c172:	2f00      	cmp	r7, #0
 800c174:	d0a9      	beq.n	800c0ca <__sflush_r+0x1a>
 800c176:	0793      	lsls	r3, r2, #30
 800c178:	680e      	ldr	r6, [r1, #0]
 800c17a:	bf08      	it	eq
 800c17c:	694b      	ldreq	r3, [r1, #20]
 800c17e:	600f      	str	r7, [r1, #0]
 800c180:	bf18      	it	ne
 800c182:	2300      	movne	r3, #0
 800c184:	eba6 0807 	sub.w	r8, r6, r7
 800c188:	608b      	str	r3, [r1, #8]
 800c18a:	f1b8 0f00 	cmp.w	r8, #0
 800c18e:	dd9c      	ble.n	800c0ca <__sflush_r+0x1a>
 800c190:	6a21      	ldr	r1, [r4, #32]
 800c192:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c194:	4643      	mov	r3, r8
 800c196:	463a      	mov	r2, r7
 800c198:	4628      	mov	r0, r5
 800c19a:	47b0      	blx	r6
 800c19c:	2800      	cmp	r0, #0
 800c19e:	dc06      	bgt.n	800c1ae <__sflush_r+0xfe>
 800c1a0:	89a3      	ldrh	r3, [r4, #12]
 800c1a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1a6:	81a3      	strh	r3, [r4, #12]
 800c1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c1ac:	e78e      	b.n	800c0cc <__sflush_r+0x1c>
 800c1ae:	4407      	add	r7, r0
 800c1b0:	eba8 0800 	sub.w	r8, r8, r0
 800c1b4:	e7e9      	b.n	800c18a <__sflush_r+0xda>
 800c1b6:	bf00      	nop
 800c1b8:	20400001 	.word	0x20400001

0800c1bc <_fflush_r>:
 800c1bc:	b538      	push	{r3, r4, r5, lr}
 800c1be:	690b      	ldr	r3, [r1, #16]
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	460c      	mov	r4, r1
 800c1c4:	b913      	cbnz	r3, 800c1cc <_fflush_r+0x10>
 800c1c6:	2500      	movs	r5, #0
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	bd38      	pop	{r3, r4, r5, pc}
 800c1cc:	b118      	cbz	r0, 800c1d6 <_fflush_r+0x1a>
 800c1ce:	6983      	ldr	r3, [r0, #24]
 800c1d0:	b90b      	cbnz	r3, 800c1d6 <_fflush_r+0x1a>
 800c1d2:	f000 f887 	bl	800c2e4 <__sinit>
 800c1d6:	4b14      	ldr	r3, [pc, #80]	; (800c228 <_fflush_r+0x6c>)
 800c1d8:	429c      	cmp	r4, r3
 800c1da:	d11b      	bne.n	800c214 <_fflush_r+0x58>
 800c1dc:	686c      	ldr	r4, [r5, #4]
 800c1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d0ef      	beq.n	800c1c6 <_fflush_r+0xa>
 800c1e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c1e8:	07d0      	lsls	r0, r2, #31
 800c1ea:	d404      	bmi.n	800c1f6 <_fflush_r+0x3a>
 800c1ec:	0599      	lsls	r1, r3, #22
 800c1ee:	d402      	bmi.n	800c1f6 <_fflush_r+0x3a>
 800c1f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1f2:	f000 f915 	bl	800c420 <__retarget_lock_acquire_recursive>
 800c1f6:	4628      	mov	r0, r5
 800c1f8:	4621      	mov	r1, r4
 800c1fa:	f7ff ff59 	bl	800c0b0 <__sflush_r>
 800c1fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c200:	07da      	lsls	r2, r3, #31
 800c202:	4605      	mov	r5, r0
 800c204:	d4e0      	bmi.n	800c1c8 <_fflush_r+0xc>
 800c206:	89a3      	ldrh	r3, [r4, #12]
 800c208:	059b      	lsls	r3, r3, #22
 800c20a:	d4dd      	bmi.n	800c1c8 <_fflush_r+0xc>
 800c20c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c20e:	f000 f908 	bl	800c422 <__retarget_lock_release_recursive>
 800c212:	e7d9      	b.n	800c1c8 <_fflush_r+0xc>
 800c214:	4b05      	ldr	r3, [pc, #20]	; (800c22c <_fflush_r+0x70>)
 800c216:	429c      	cmp	r4, r3
 800c218:	d101      	bne.n	800c21e <_fflush_r+0x62>
 800c21a:	68ac      	ldr	r4, [r5, #8]
 800c21c:	e7df      	b.n	800c1de <_fflush_r+0x22>
 800c21e:	4b04      	ldr	r3, [pc, #16]	; (800c230 <_fflush_r+0x74>)
 800c220:	429c      	cmp	r4, r3
 800c222:	bf08      	it	eq
 800c224:	68ec      	ldreq	r4, [r5, #12]
 800c226:	e7da      	b.n	800c1de <_fflush_r+0x22>
 800c228:	0800d02c 	.word	0x0800d02c
 800c22c:	0800d04c 	.word	0x0800d04c
 800c230:	0800d00c 	.word	0x0800d00c

0800c234 <std>:
 800c234:	2300      	movs	r3, #0
 800c236:	b510      	push	{r4, lr}
 800c238:	4604      	mov	r4, r0
 800c23a:	e9c0 3300 	strd	r3, r3, [r0]
 800c23e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c242:	6083      	str	r3, [r0, #8]
 800c244:	8181      	strh	r1, [r0, #12]
 800c246:	6643      	str	r3, [r0, #100]	; 0x64
 800c248:	81c2      	strh	r2, [r0, #14]
 800c24a:	6183      	str	r3, [r0, #24]
 800c24c:	4619      	mov	r1, r3
 800c24e:	2208      	movs	r2, #8
 800c250:	305c      	adds	r0, #92	; 0x5c
 800c252:	f7fd fb59 	bl	8009908 <memset>
 800c256:	4b05      	ldr	r3, [pc, #20]	; (800c26c <std+0x38>)
 800c258:	6263      	str	r3, [r4, #36]	; 0x24
 800c25a:	4b05      	ldr	r3, [pc, #20]	; (800c270 <std+0x3c>)
 800c25c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c25e:	4b05      	ldr	r3, [pc, #20]	; (800c274 <std+0x40>)
 800c260:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c262:	4b05      	ldr	r3, [pc, #20]	; (800c278 <std+0x44>)
 800c264:	6224      	str	r4, [r4, #32]
 800c266:	6323      	str	r3, [r4, #48]	; 0x30
 800c268:	bd10      	pop	{r4, pc}
 800c26a:	bf00      	nop
 800c26c:	0800c585 	.word	0x0800c585
 800c270:	0800c5a7 	.word	0x0800c5a7
 800c274:	0800c5df 	.word	0x0800c5df
 800c278:	0800c603 	.word	0x0800c603

0800c27c <_cleanup_r>:
 800c27c:	4901      	ldr	r1, [pc, #4]	; (800c284 <_cleanup_r+0x8>)
 800c27e:	f000 b8af 	b.w	800c3e0 <_fwalk_reent>
 800c282:	bf00      	nop
 800c284:	0800c1bd 	.word	0x0800c1bd

0800c288 <__sfmoreglue>:
 800c288:	b570      	push	{r4, r5, r6, lr}
 800c28a:	1e4a      	subs	r2, r1, #1
 800c28c:	2568      	movs	r5, #104	; 0x68
 800c28e:	4355      	muls	r5, r2
 800c290:	460e      	mov	r6, r1
 800c292:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c296:	f7ff fa87 	bl	800b7a8 <_malloc_r>
 800c29a:	4604      	mov	r4, r0
 800c29c:	b140      	cbz	r0, 800c2b0 <__sfmoreglue+0x28>
 800c29e:	2100      	movs	r1, #0
 800c2a0:	e9c0 1600 	strd	r1, r6, [r0]
 800c2a4:	300c      	adds	r0, #12
 800c2a6:	60a0      	str	r0, [r4, #8]
 800c2a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c2ac:	f7fd fb2c 	bl	8009908 <memset>
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	bd70      	pop	{r4, r5, r6, pc}

0800c2b4 <__sfp_lock_acquire>:
 800c2b4:	4801      	ldr	r0, [pc, #4]	; (800c2bc <__sfp_lock_acquire+0x8>)
 800c2b6:	f000 b8b3 	b.w	800c420 <__retarget_lock_acquire_recursive>
 800c2ba:	bf00      	nop
 800c2bc:	20000e90 	.word	0x20000e90

0800c2c0 <__sfp_lock_release>:
 800c2c0:	4801      	ldr	r0, [pc, #4]	; (800c2c8 <__sfp_lock_release+0x8>)
 800c2c2:	f000 b8ae 	b.w	800c422 <__retarget_lock_release_recursive>
 800c2c6:	bf00      	nop
 800c2c8:	20000e90 	.word	0x20000e90

0800c2cc <__sinit_lock_acquire>:
 800c2cc:	4801      	ldr	r0, [pc, #4]	; (800c2d4 <__sinit_lock_acquire+0x8>)
 800c2ce:	f000 b8a7 	b.w	800c420 <__retarget_lock_acquire_recursive>
 800c2d2:	bf00      	nop
 800c2d4:	20000e8b 	.word	0x20000e8b

0800c2d8 <__sinit_lock_release>:
 800c2d8:	4801      	ldr	r0, [pc, #4]	; (800c2e0 <__sinit_lock_release+0x8>)
 800c2da:	f000 b8a2 	b.w	800c422 <__retarget_lock_release_recursive>
 800c2de:	bf00      	nop
 800c2e0:	20000e8b 	.word	0x20000e8b

0800c2e4 <__sinit>:
 800c2e4:	b510      	push	{r4, lr}
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	f7ff fff0 	bl	800c2cc <__sinit_lock_acquire>
 800c2ec:	69a3      	ldr	r3, [r4, #24]
 800c2ee:	b11b      	cbz	r3, 800c2f8 <__sinit+0x14>
 800c2f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2f4:	f7ff bff0 	b.w	800c2d8 <__sinit_lock_release>
 800c2f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c2fc:	6523      	str	r3, [r4, #80]	; 0x50
 800c2fe:	4b13      	ldr	r3, [pc, #76]	; (800c34c <__sinit+0x68>)
 800c300:	4a13      	ldr	r2, [pc, #76]	; (800c350 <__sinit+0x6c>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	62a2      	str	r2, [r4, #40]	; 0x28
 800c306:	42a3      	cmp	r3, r4
 800c308:	bf04      	itt	eq
 800c30a:	2301      	moveq	r3, #1
 800c30c:	61a3      	streq	r3, [r4, #24]
 800c30e:	4620      	mov	r0, r4
 800c310:	f000 f820 	bl	800c354 <__sfp>
 800c314:	6060      	str	r0, [r4, #4]
 800c316:	4620      	mov	r0, r4
 800c318:	f000 f81c 	bl	800c354 <__sfp>
 800c31c:	60a0      	str	r0, [r4, #8]
 800c31e:	4620      	mov	r0, r4
 800c320:	f000 f818 	bl	800c354 <__sfp>
 800c324:	2200      	movs	r2, #0
 800c326:	60e0      	str	r0, [r4, #12]
 800c328:	2104      	movs	r1, #4
 800c32a:	6860      	ldr	r0, [r4, #4]
 800c32c:	f7ff ff82 	bl	800c234 <std>
 800c330:	68a0      	ldr	r0, [r4, #8]
 800c332:	2201      	movs	r2, #1
 800c334:	2109      	movs	r1, #9
 800c336:	f7ff ff7d 	bl	800c234 <std>
 800c33a:	68e0      	ldr	r0, [r4, #12]
 800c33c:	2202      	movs	r2, #2
 800c33e:	2112      	movs	r1, #18
 800c340:	f7ff ff78 	bl	800c234 <std>
 800c344:	2301      	movs	r3, #1
 800c346:	61a3      	str	r3, [r4, #24]
 800c348:	e7d2      	b.n	800c2f0 <__sinit+0xc>
 800c34a:	bf00      	nop
 800c34c:	0800cc88 	.word	0x0800cc88
 800c350:	0800c27d 	.word	0x0800c27d

0800c354 <__sfp>:
 800c354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c356:	4607      	mov	r7, r0
 800c358:	f7ff ffac 	bl	800c2b4 <__sfp_lock_acquire>
 800c35c:	4b1e      	ldr	r3, [pc, #120]	; (800c3d8 <__sfp+0x84>)
 800c35e:	681e      	ldr	r6, [r3, #0]
 800c360:	69b3      	ldr	r3, [r6, #24]
 800c362:	b913      	cbnz	r3, 800c36a <__sfp+0x16>
 800c364:	4630      	mov	r0, r6
 800c366:	f7ff ffbd 	bl	800c2e4 <__sinit>
 800c36a:	3648      	adds	r6, #72	; 0x48
 800c36c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c370:	3b01      	subs	r3, #1
 800c372:	d503      	bpl.n	800c37c <__sfp+0x28>
 800c374:	6833      	ldr	r3, [r6, #0]
 800c376:	b30b      	cbz	r3, 800c3bc <__sfp+0x68>
 800c378:	6836      	ldr	r6, [r6, #0]
 800c37a:	e7f7      	b.n	800c36c <__sfp+0x18>
 800c37c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c380:	b9d5      	cbnz	r5, 800c3b8 <__sfp+0x64>
 800c382:	4b16      	ldr	r3, [pc, #88]	; (800c3dc <__sfp+0x88>)
 800c384:	60e3      	str	r3, [r4, #12]
 800c386:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c38a:	6665      	str	r5, [r4, #100]	; 0x64
 800c38c:	f000 f847 	bl	800c41e <__retarget_lock_init_recursive>
 800c390:	f7ff ff96 	bl	800c2c0 <__sfp_lock_release>
 800c394:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c398:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c39c:	6025      	str	r5, [r4, #0]
 800c39e:	61a5      	str	r5, [r4, #24]
 800c3a0:	2208      	movs	r2, #8
 800c3a2:	4629      	mov	r1, r5
 800c3a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c3a8:	f7fd faae 	bl	8009908 <memset>
 800c3ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c3b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3b8:	3468      	adds	r4, #104	; 0x68
 800c3ba:	e7d9      	b.n	800c370 <__sfp+0x1c>
 800c3bc:	2104      	movs	r1, #4
 800c3be:	4638      	mov	r0, r7
 800c3c0:	f7ff ff62 	bl	800c288 <__sfmoreglue>
 800c3c4:	4604      	mov	r4, r0
 800c3c6:	6030      	str	r0, [r6, #0]
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	d1d5      	bne.n	800c378 <__sfp+0x24>
 800c3cc:	f7ff ff78 	bl	800c2c0 <__sfp_lock_release>
 800c3d0:	230c      	movs	r3, #12
 800c3d2:	603b      	str	r3, [r7, #0]
 800c3d4:	e7ee      	b.n	800c3b4 <__sfp+0x60>
 800c3d6:	bf00      	nop
 800c3d8:	0800cc88 	.word	0x0800cc88
 800c3dc:	ffff0001 	.word	0xffff0001

0800c3e0 <_fwalk_reent>:
 800c3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3e4:	4606      	mov	r6, r0
 800c3e6:	4688      	mov	r8, r1
 800c3e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c3ec:	2700      	movs	r7, #0
 800c3ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3f2:	f1b9 0901 	subs.w	r9, r9, #1
 800c3f6:	d505      	bpl.n	800c404 <_fwalk_reent+0x24>
 800c3f8:	6824      	ldr	r4, [r4, #0]
 800c3fa:	2c00      	cmp	r4, #0
 800c3fc:	d1f7      	bne.n	800c3ee <_fwalk_reent+0xe>
 800c3fe:	4638      	mov	r0, r7
 800c400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c404:	89ab      	ldrh	r3, [r5, #12]
 800c406:	2b01      	cmp	r3, #1
 800c408:	d907      	bls.n	800c41a <_fwalk_reent+0x3a>
 800c40a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c40e:	3301      	adds	r3, #1
 800c410:	d003      	beq.n	800c41a <_fwalk_reent+0x3a>
 800c412:	4629      	mov	r1, r5
 800c414:	4630      	mov	r0, r6
 800c416:	47c0      	blx	r8
 800c418:	4307      	orrs	r7, r0
 800c41a:	3568      	adds	r5, #104	; 0x68
 800c41c:	e7e9      	b.n	800c3f2 <_fwalk_reent+0x12>

0800c41e <__retarget_lock_init_recursive>:
 800c41e:	4770      	bx	lr

0800c420 <__retarget_lock_acquire_recursive>:
 800c420:	4770      	bx	lr

0800c422 <__retarget_lock_release_recursive>:
 800c422:	4770      	bx	lr

0800c424 <__swhatbuf_r>:
 800c424:	b570      	push	{r4, r5, r6, lr}
 800c426:	460e      	mov	r6, r1
 800c428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c42c:	2900      	cmp	r1, #0
 800c42e:	b096      	sub	sp, #88	; 0x58
 800c430:	4614      	mov	r4, r2
 800c432:	461d      	mov	r5, r3
 800c434:	da07      	bge.n	800c446 <__swhatbuf_r+0x22>
 800c436:	2300      	movs	r3, #0
 800c438:	602b      	str	r3, [r5, #0]
 800c43a:	89b3      	ldrh	r3, [r6, #12]
 800c43c:	061a      	lsls	r2, r3, #24
 800c43e:	d410      	bmi.n	800c462 <__swhatbuf_r+0x3e>
 800c440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c444:	e00e      	b.n	800c464 <__swhatbuf_r+0x40>
 800c446:	466a      	mov	r2, sp
 800c448:	f000 f902 	bl	800c650 <_fstat_r>
 800c44c:	2800      	cmp	r0, #0
 800c44e:	dbf2      	blt.n	800c436 <__swhatbuf_r+0x12>
 800c450:	9a01      	ldr	r2, [sp, #4]
 800c452:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c456:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c45a:	425a      	negs	r2, r3
 800c45c:	415a      	adcs	r2, r3
 800c45e:	602a      	str	r2, [r5, #0]
 800c460:	e7ee      	b.n	800c440 <__swhatbuf_r+0x1c>
 800c462:	2340      	movs	r3, #64	; 0x40
 800c464:	2000      	movs	r0, #0
 800c466:	6023      	str	r3, [r4, #0]
 800c468:	b016      	add	sp, #88	; 0x58
 800c46a:	bd70      	pop	{r4, r5, r6, pc}

0800c46c <__smakebuf_r>:
 800c46c:	898b      	ldrh	r3, [r1, #12]
 800c46e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c470:	079d      	lsls	r5, r3, #30
 800c472:	4606      	mov	r6, r0
 800c474:	460c      	mov	r4, r1
 800c476:	d507      	bpl.n	800c488 <__smakebuf_r+0x1c>
 800c478:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c47c:	6023      	str	r3, [r4, #0]
 800c47e:	6123      	str	r3, [r4, #16]
 800c480:	2301      	movs	r3, #1
 800c482:	6163      	str	r3, [r4, #20]
 800c484:	b002      	add	sp, #8
 800c486:	bd70      	pop	{r4, r5, r6, pc}
 800c488:	ab01      	add	r3, sp, #4
 800c48a:	466a      	mov	r2, sp
 800c48c:	f7ff ffca 	bl	800c424 <__swhatbuf_r>
 800c490:	9900      	ldr	r1, [sp, #0]
 800c492:	4605      	mov	r5, r0
 800c494:	4630      	mov	r0, r6
 800c496:	f7ff f987 	bl	800b7a8 <_malloc_r>
 800c49a:	b948      	cbnz	r0, 800c4b0 <__smakebuf_r+0x44>
 800c49c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a0:	059a      	lsls	r2, r3, #22
 800c4a2:	d4ef      	bmi.n	800c484 <__smakebuf_r+0x18>
 800c4a4:	f023 0303 	bic.w	r3, r3, #3
 800c4a8:	f043 0302 	orr.w	r3, r3, #2
 800c4ac:	81a3      	strh	r3, [r4, #12]
 800c4ae:	e7e3      	b.n	800c478 <__smakebuf_r+0xc>
 800c4b0:	4b0d      	ldr	r3, [pc, #52]	; (800c4e8 <__smakebuf_r+0x7c>)
 800c4b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800c4b4:	89a3      	ldrh	r3, [r4, #12]
 800c4b6:	6020      	str	r0, [r4, #0]
 800c4b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4bc:	81a3      	strh	r3, [r4, #12]
 800c4be:	9b00      	ldr	r3, [sp, #0]
 800c4c0:	6163      	str	r3, [r4, #20]
 800c4c2:	9b01      	ldr	r3, [sp, #4]
 800c4c4:	6120      	str	r0, [r4, #16]
 800c4c6:	b15b      	cbz	r3, 800c4e0 <__smakebuf_r+0x74>
 800c4c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	f000 f8d1 	bl	800c674 <_isatty_r>
 800c4d2:	b128      	cbz	r0, 800c4e0 <__smakebuf_r+0x74>
 800c4d4:	89a3      	ldrh	r3, [r4, #12]
 800c4d6:	f023 0303 	bic.w	r3, r3, #3
 800c4da:	f043 0301 	orr.w	r3, r3, #1
 800c4de:	81a3      	strh	r3, [r4, #12]
 800c4e0:	89a0      	ldrh	r0, [r4, #12]
 800c4e2:	4305      	orrs	r5, r0
 800c4e4:	81a5      	strh	r5, [r4, #12]
 800c4e6:	e7cd      	b.n	800c484 <__smakebuf_r+0x18>
 800c4e8:	0800c27d 	.word	0x0800c27d

0800c4ec <_malloc_usable_size_r>:
 800c4ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4f0:	1f18      	subs	r0, r3, #4
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	bfbc      	itt	lt
 800c4f6:	580b      	ldrlt	r3, [r1, r0]
 800c4f8:	18c0      	addlt	r0, r0, r3
 800c4fa:	4770      	bx	lr

0800c4fc <_raise_r>:
 800c4fc:	291f      	cmp	r1, #31
 800c4fe:	b538      	push	{r3, r4, r5, lr}
 800c500:	4604      	mov	r4, r0
 800c502:	460d      	mov	r5, r1
 800c504:	d904      	bls.n	800c510 <_raise_r+0x14>
 800c506:	2316      	movs	r3, #22
 800c508:	6003      	str	r3, [r0, #0]
 800c50a:	f04f 30ff 	mov.w	r0, #4294967295
 800c50e:	bd38      	pop	{r3, r4, r5, pc}
 800c510:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c512:	b112      	cbz	r2, 800c51a <_raise_r+0x1e>
 800c514:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c518:	b94b      	cbnz	r3, 800c52e <_raise_r+0x32>
 800c51a:	4620      	mov	r0, r4
 800c51c:	f000 f830 	bl	800c580 <_getpid_r>
 800c520:	462a      	mov	r2, r5
 800c522:	4601      	mov	r1, r0
 800c524:	4620      	mov	r0, r4
 800c526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c52a:	f000 b817 	b.w	800c55c <_kill_r>
 800c52e:	2b01      	cmp	r3, #1
 800c530:	d00a      	beq.n	800c548 <_raise_r+0x4c>
 800c532:	1c59      	adds	r1, r3, #1
 800c534:	d103      	bne.n	800c53e <_raise_r+0x42>
 800c536:	2316      	movs	r3, #22
 800c538:	6003      	str	r3, [r0, #0]
 800c53a:	2001      	movs	r0, #1
 800c53c:	e7e7      	b.n	800c50e <_raise_r+0x12>
 800c53e:	2400      	movs	r4, #0
 800c540:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c544:	4628      	mov	r0, r5
 800c546:	4798      	blx	r3
 800c548:	2000      	movs	r0, #0
 800c54a:	e7e0      	b.n	800c50e <_raise_r+0x12>

0800c54c <raise>:
 800c54c:	4b02      	ldr	r3, [pc, #8]	; (800c558 <raise+0xc>)
 800c54e:	4601      	mov	r1, r0
 800c550:	6818      	ldr	r0, [r3, #0]
 800c552:	f7ff bfd3 	b.w	800c4fc <_raise_r>
 800c556:	bf00      	nop
 800c558:	2000001c 	.word	0x2000001c

0800c55c <_kill_r>:
 800c55c:	b538      	push	{r3, r4, r5, lr}
 800c55e:	4d07      	ldr	r5, [pc, #28]	; (800c57c <_kill_r+0x20>)
 800c560:	2300      	movs	r3, #0
 800c562:	4604      	mov	r4, r0
 800c564:	4608      	mov	r0, r1
 800c566:	4611      	mov	r1, r2
 800c568:	602b      	str	r3, [r5, #0]
 800c56a:	f7f6 fedf 	bl	800332c <_kill>
 800c56e:	1c43      	adds	r3, r0, #1
 800c570:	d102      	bne.n	800c578 <_kill_r+0x1c>
 800c572:	682b      	ldr	r3, [r5, #0]
 800c574:	b103      	cbz	r3, 800c578 <_kill_r+0x1c>
 800c576:	6023      	str	r3, [r4, #0]
 800c578:	bd38      	pop	{r3, r4, r5, pc}
 800c57a:	bf00      	nop
 800c57c:	20000e84 	.word	0x20000e84

0800c580 <_getpid_r>:
 800c580:	f7f6 becc 	b.w	800331c <_getpid>

0800c584 <__sread>:
 800c584:	b510      	push	{r4, lr}
 800c586:	460c      	mov	r4, r1
 800c588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c58c:	f000 f894 	bl	800c6b8 <_read_r>
 800c590:	2800      	cmp	r0, #0
 800c592:	bfab      	itete	ge
 800c594:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c596:	89a3      	ldrhlt	r3, [r4, #12]
 800c598:	181b      	addge	r3, r3, r0
 800c59a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c59e:	bfac      	ite	ge
 800c5a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c5a2:	81a3      	strhlt	r3, [r4, #12]
 800c5a4:	bd10      	pop	{r4, pc}

0800c5a6 <__swrite>:
 800c5a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5aa:	461f      	mov	r7, r3
 800c5ac:	898b      	ldrh	r3, [r1, #12]
 800c5ae:	05db      	lsls	r3, r3, #23
 800c5b0:	4605      	mov	r5, r0
 800c5b2:	460c      	mov	r4, r1
 800c5b4:	4616      	mov	r6, r2
 800c5b6:	d505      	bpl.n	800c5c4 <__swrite+0x1e>
 800c5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5bc:	2302      	movs	r3, #2
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f000 f868 	bl	800c694 <_lseek_r>
 800c5c4:	89a3      	ldrh	r3, [r4, #12]
 800c5c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c5ce:	81a3      	strh	r3, [r4, #12]
 800c5d0:	4632      	mov	r2, r6
 800c5d2:	463b      	mov	r3, r7
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5da:	f000 b817 	b.w	800c60c <_write_r>

0800c5de <__sseek>:
 800c5de:	b510      	push	{r4, lr}
 800c5e0:	460c      	mov	r4, r1
 800c5e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5e6:	f000 f855 	bl	800c694 <_lseek_r>
 800c5ea:	1c43      	adds	r3, r0, #1
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	bf15      	itete	ne
 800c5f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800c5f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c5f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c5fa:	81a3      	strheq	r3, [r4, #12]
 800c5fc:	bf18      	it	ne
 800c5fe:	81a3      	strhne	r3, [r4, #12]
 800c600:	bd10      	pop	{r4, pc}

0800c602 <__sclose>:
 800c602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c606:	f000 b813 	b.w	800c630 <_close_r>
	...

0800c60c <_write_r>:
 800c60c:	b538      	push	{r3, r4, r5, lr}
 800c60e:	4d07      	ldr	r5, [pc, #28]	; (800c62c <_write_r+0x20>)
 800c610:	4604      	mov	r4, r0
 800c612:	4608      	mov	r0, r1
 800c614:	4611      	mov	r1, r2
 800c616:	2200      	movs	r2, #0
 800c618:	602a      	str	r2, [r5, #0]
 800c61a:	461a      	mov	r2, r3
 800c61c:	f7f6 febd 	bl	800339a <_write>
 800c620:	1c43      	adds	r3, r0, #1
 800c622:	d102      	bne.n	800c62a <_write_r+0x1e>
 800c624:	682b      	ldr	r3, [r5, #0]
 800c626:	b103      	cbz	r3, 800c62a <_write_r+0x1e>
 800c628:	6023      	str	r3, [r4, #0]
 800c62a:	bd38      	pop	{r3, r4, r5, pc}
 800c62c:	20000e84 	.word	0x20000e84

0800c630 <_close_r>:
 800c630:	b538      	push	{r3, r4, r5, lr}
 800c632:	4d06      	ldr	r5, [pc, #24]	; (800c64c <_close_r+0x1c>)
 800c634:	2300      	movs	r3, #0
 800c636:	4604      	mov	r4, r0
 800c638:	4608      	mov	r0, r1
 800c63a:	602b      	str	r3, [r5, #0]
 800c63c:	f7f6 fec9 	bl	80033d2 <_close>
 800c640:	1c43      	adds	r3, r0, #1
 800c642:	d102      	bne.n	800c64a <_close_r+0x1a>
 800c644:	682b      	ldr	r3, [r5, #0]
 800c646:	b103      	cbz	r3, 800c64a <_close_r+0x1a>
 800c648:	6023      	str	r3, [r4, #0]
 800c64a:	bd38      	pop	{r3, r4, r5, pc}
 800c64c:	20000e84 	.word	0x20000e84

0800c650 <_fstat_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4d07      	ldr	r5, [pc, #28]	; (800c670 <_fstat_r+0x20>)
 800c654:	2300      	movs	r3, #0
 800c656:	4604      	mov	r4, r0
 800c658:	4608      	mov	r0, r1
 800c65a:	4611      	mov	r1, r2
 800c65c:	602b      	str	r3, [r5, #0]
 800c65e:	f7f6 fec4 	bl	80033ea <_fstat>
 800c662:	1c43      	adds	r3, r0, #1
 800c664:	d102      	bne.n	800c66c <_fstat_r+0x1c>
 800c666:	682b      	ldr	r3, [r5, #0]
 800c668:	b103      	cbz	r3, 800c66c <_fstat_r+0x1c>
 800c66a:	6023      	str	r3, [r4, #0]
 800c66c:	bd38      	pop	{r3, r4, r5, pc}
 800c66e:	bf00      	nop
 800c670:	20000e84 	.word	0x20000e84

0800c674 <_isatty_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4d06      	ldr	r5, [pc, #24]	; (800c690 <_isatty_r+0x1c>)
 800c678:	2300      	movs	r3, #0
 800c67a:	4604      	mov	r4, r0
 800c67c:	4608      	mov	r0, r1
 800c67e:	602b      	str	r3, [r5, #0]
 800c680:	f7f6 fec3 	bl	800340a <_isatty>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d102      	bne.n	800c68e <_isatty_r+0x1a>
 800c688:	682b      	ldr	r3, [r5, #0]
 800c68a:	b103      	cbz	r3, 800c68e <_isatty_r+0x1a>
 800c68c:	6023      	str	r3, [r4, #0]
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
 800c690:	20000e84 	.word	0x20000e84

0800c694 <_lseek_r>:
 800c694:	b538      	push	{r3, r4, r5, lr}
 800c696:	4d07      	ldr	r5, [pc, #28]	; (800c6b4 <_lseek_r+0x20>)
 800c698:	4604      	mov	r4, r0
 800c69a:	4608      	mov	r0, r1
 800c69c:	4611      	mov	r1, r2
 800c69e:	2200      	movs	r2, #0
 800c6a0:	602a      	str	r2, [r5, #0]
 800c6a2:	461a      	mov	r2, r3
 800c6a4:	f7f6 febc 	bl	8003420 <_lseek>
 800c6a8:	1c43      	adds	r3, r0, #1
 800c6aa:	d102      	bne.n	800c6b2 <_lseek_r+0x1e>
 800c6ac:	682b      	ldr	r3, [r5, #0]
 800c6ae:	b103      	cbz	r3, 800c6b2 <_lseek_r+0x1e>
 800c6b0:	6023      	str	r3, [r4, #0]
 800c6b2:	bd38      	pop	{r3, r4, r5, pc}
 800c6b4:	20000e84 	.word	0x20000e84

0800c6b8 <_read_r>:
 800c6b8:	b538      	push	{r3, r4, r5, lr}
 800c6ba:	4d07      	ldr	r5, [pc, #28]	; (800c6d8 <_read_r+0x20>)
 800c6bc:	4604      	mov	r4, r0
 800c6be:	4608      	mov	r0, r1
 800c6c0:	4611      	mov	r1, r2
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	602a      	str	r2, [r5, #0]
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	f7f6 fe4a 	bl	8003360 <_read>
 800c6cc:	1c43      	adds	r3, r0, #1
 800c6ce:	d102      	bne.n	800c6d6 <_read_r+0x1e>
 800c6d0:	682b      	ldr	r3, [r5, #0]
 800c6d2:	b103      	cbz	r3, 800c6d6 <_read_r+0x1e>
 800c6d4:	6023      	str	r3, [r4, #0]
 800c6d6:	bd38      	pop	{r3, r4, r5, pc}
 800c6d8:	20000e84 	.word	0x20000e84

0800c6dc <_init>:
 800c6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6de:	bf00      	nop
 800c6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6e2:	bc08      	pop	{r3}
 800c6e4:	469e      	mov	lr, r3
 800c6e6:	4770      	bx	lr

0800c6e8 <_fini>:
 800c6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ea:	bf00      	nop
 800c6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6ee:	bc08      	pop	{r3}
 800c6f0:	469e      	mov	lr, r3
 800c6f2:	4770      	bx	lr
