CSR: Add
========

This sample demonstrates how to use host pipes to exchange data with a full system in hardware.

This project can build 8 targets for Linux.

| Target                     | Expected Time  | Output                                                        | Description                                                                                                                                                                                                                                                                                             |
|----------------------------|----------------|---------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| `make fpga_emu`            | Seconds        | x86-64 binary                                                 | Compiles the FPGA device code to the CPU. Use the Intel® FPGA Emulation Platform for OpenCL™ software to verify your SYCL code’s functional correctness.                                                                                                                                                |
| `make fpga_ip_report`      | Minutes        | RTL                                                           | Compiles the FPGA device code to RTL and generates an optimization report that describes the structures generated on the FPGA, identifies performance bottlenecks, and estimates resource utilization.                                                                                                  |
| `make fpga_ip_sim`         | Minutes        | RTL + x86-64 binary                                           | Compiles the FPGA device code to RTL and generates a simulation testbench. Use the Questa*-Intel® FPGA Edition simulator to verify your design.                                                                                                                                                         |
| `make fpga_ip`             | Minutes        | RTL                                                           | Compiles the FPGA device code to RTL and generates an optimization report that describes the structures generated on the FPGA, identifies performance bottlenecks, and estimates resource utilization. This RTL may be used in a Quartus project because it uses `-fsycl-device-code-split=per_kernel`. |
| `make fpga_ip_qii`         | < 1 hour       | Quartus Place & Route (IP Only)                               | Compiles the FPGA device code to RTL and run Quartus Place & Route to get accurate area/performance estimates of your IP. This RTL may be used in a Quartus project because it uses `-fsycl-device-code-split=per_kernel`.                                                                              |
| `make fpga_board_report`   | Minutes        | RTL                                                           | Compiles the FPGA device code to RTL and generates an optimization report that describes the structures generated on the FPGA, identifies performance bottlenecks, and estimates resource utilization. This report will include the interfaces defined in your selected Board Support Package.          |
| `make fpga_board`          | Multiple Hours | Quartus Place & Route (Full accelerator) + x86-64 host binary | Compiles the FPGA device code to RTL and generate an FPGA image that you can run on a supported accelerator board.                                                                                                                                                                                      |
| `make fpga_board_sim`      | Minutes        | RTL + x86-64 binary                                           | Compiles the FPGA device code to RTL and generates a simulation testbench. Use the Questa*-Intel® FPGA Edition simulator to verify your design.                                                                                                                                                         |
