<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <title>start</title>
  <meta name="GENERATOR" content="OpenOffice.org 3.0  (Linux)">
  <meta name="CREATED" content="0;0">
  <meta name="CHANGED" content="20090513;8521600">
  <meta name="KEYWORDS" content="start">
  <meta name="Info 3" content="">
  <meta name="Info 4" content="">
  <meta name="date" content="2008-01-08T12:01:41-0500">
  <meta name="robots" content="index,follow">
</head>
<body dir="ltr" lang="en-US">
<h1><a name="cde_clk_diff_testmux"></a>SOCGEN Datasheet:<br>
</h1>
<div id="toc__inside" dir="ltr">
<ul>
  <li>
    <p style="margin-bottom: 0in;"><a href="#cde_clk_diff_testmux">cde_clk_diff_testmux<br>
    </a></p>
    <ul>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Description">Description<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Parameters">Parameters<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Interface">Interface<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Theoryofoperation">Theory
of Operation<br>
        </a></p>
      </li>
      <li>
        <p><a href="../../cde_dft/cde_clk_diff_testmux.v">Source Code <br>
        </a></p>
      </li>
    </ul>
  </li>
</ul>
</div>
<h1><br>
</h1>
<br>
<img style="width: 640px; height: 480px;" alt=""
 src="../png/cde_clk_diff_testmux.png"><br>
<b><br>
<br>
</b>
<h2><b><a name="Description"></a>Description</b></h2>
This module converts a single ended clock source into a differential clock pair.It also provides a glitchless mux for switching both outputs to the same test clock for scan testing. <br>
<br>
<br>
<br>
<h2><b><a name="Parameters"></a>Parameters<br>
</b></h2>
<table style="text-align: left; width: 500px; height: 120px;" border="8"
 cellpadding="4" cellspacing="4">
  <tbody>
    <tr>
      <td style="vertical-align: top;">Name<br>
      </td>
      <td style="vertical-align: top;">default <br>
      </td>
      <td style="vertical-align: top;"><br>
      </td>
    </tr>
    <tr>
      <td style="vertical-align: top;">none<br>
      </td>
      <td style="vertical-align: top;"><br>
      </td>
      <td style="vertical-align: top;"><br>
      </td>
    </tr>
  </tbody>
</table>
<b><br>
<br>
</b>
<p><b><b><br>
</b></b></p>
<p><b><b><br>
</b></b></p>
<p><br>
</p>
<p><b><b><br>
</b></b></p>
<p><b><b><br>
<br>
</b></b></p>
<h2><b><b><a name="Interface"></a>Interface</b><b>&nbsp;<br>
</b></b></h2>
<p style="margin-bottom: 0in;"></p>
<table style="text-align: left; width: 366px; height: 152px;" border="8"
 cellpadding="4" cellspacing="4">
  <tbody>
    <tr>
      <td style="vertical-align: top;">NAME<br>
      </td>
      <td style="vertical-align: top;">Type<br>
      </td>
      <td style="vertical-align: top;"><br>
      </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"> sel<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> select signal<br>
      </td>
    </tr>

    <tr>
      <td style="vertical-align: top;"> clk_0<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> clk_out if sel == 0<br>
      </td>
    </tr>


    <tr>
      <td style="vertical-align: top;"> clk_1<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> clk_out if sel == 1 (test mode)<br>
      </td>
    </tr>

    <tr>
      <td style="vertical-align: top;"> clk_out<br>
      </td>
      <td style="vertical-align: top;"> output<br>
      </td>
      <td style="vertical-align: top;"> clock output for rising edge flipflops<br>
      </td>
    </tr>


    <tr>
      <td style="vertical-align: top;"> clk_out_n<br>
      </td>
      <td style="vertical-align: top;"> output<br>
      </td>
      <td style="vertical-align: top;"> clock output for falling edge flipflops<br>
      </td>
    </tr>


  </tbody>
</table>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<h2><b><a name="Theoryofoperation"></a>Theory of Operation<br>
</b></h2>

This module converts a single ended clock into a differential pair so that even logic requiring a falling edge trigger can be constructed using a rising edge flipflop. During scan test (sel = 1) both output clocks are driven from clk_1.


It also provides the usual multiplexor function along with protection against glitches created by the logic delays inside the mux. It does not protect against creating a runt clock when the two inputs line up near each other. Protecting against that requires gating the clocks off before and after the switch.

This module should be synthesised using a "dont touch" pragma to preserve the glitch protection.
 <br>
<br>
<br>
<br>
<br>
<br>
<br>
</body>
</html>
