# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model lazy_fork
.inputs clk rst ins[0] ins[1] ins_valid outs_ready[0] outs_ready[1] outs_ready[2] outs_ready[3] outs_ready[4]
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs_valid[0] outs_valid[1] outs_valid[2] outs_valid[3] outs_valid[4]
.names $false
.names $true
1
.names $undef
.names outs_ready[1] outs_ready[2] $flatten\control.$2\tmp_ready[0:0]
11 1
.names $flatten\control.$2\tmp_ready[0:0] outs_ready[3] $flatten\control.$3\tmp_ready[0:0]
11 1
.names $flatten\control.$3\tmp_ready[0:0] outs_ready[4] control.tmp_ready[0]
11 1
.names outs_ready[0] outs_ready[2] $flatten\control.$6\tmp_ready[1:1]
11 1
.names $flatten\control.$6\tmp_ready[1:1] outs_ready[3] $flatten\control.$7\tmp_ready[1:1]
11 1
.names $flatten\control.$7\tmp_ready[1:1] outs_ready[4] control.tmp_ready[1]
11 1
.names $flatten\control.$10\tmp_ready[2:2] outs_ready[3] $flatten\control.$11\tmp_ready[2:2]
11 1
.names $flatten\control.$11\tmp_ready[2:2] outs_ready[4] control.tmp_ready[2]
11 1
.names $flatten\control.$10\tmp_ready[2:2] outs_ready[2] $flatten\control.$15\tmp_ready[3:3]
11 1
.names $flatten\control.$15\tmp_ready[3:3] outs_ready[4] control.tmp_ready[3]
11 1
.names outs_ready[0] outs_ready[1] $flatten\control.$10\tmp_ready[2:2]
11 1
.names $flatten\control.$15\tmp_ready[3:3] outs_ready[3] control.tmp_ready[4]
11 1
.names ins_valid control.tmp_ready[0] control.outs_valid[0]
11 1
.names ins_valid control.tmp_ready[1] control.outs_valid[1]
11 1
.names ins_valid control.tmp_ready[2] control.outs_valid[2]
11 1
.names ins_valid control.tmp_ready[3] control.outs_valid[3]
11 1
.names ins_valid control.tmp_ready[4] control.outs_valid[4]
11 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[0] $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[1] $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$135[0]
1- 1
-1 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[2] $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[3] $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$135[1]
1- 1
-1 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$135[0] $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$135[1] $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$138
1- 1
-1 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:125:simplemap_reduce$138 $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[4] $flatten\control.\genericAnd.$auto$simplemap.cc:254:simplemap_eqne$133
1- 1
-1 1
.names $flatten\control.\genericAnd.$auto$simplemap.cc:254:simplemap_eqne$133 $flatten\control.\genericAnd.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:12$30_Y
0 1
.names $false $true $flatten\control.\genericAnd.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:12$30_Y control.genericAnd.outs
1-0 1
-11 1
.names outs_ready[0] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[0]
10 1
01 1
.names outs_ready[1] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[1]
10 1
01 1
.names outs_ready[2] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[2]
10 1
01 1
.names outs_ready[3] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[3]
10 1
01 1
.names outs_ready[4] $true $flatten\control.\genericAnd.$auto$simplemap.cc:248:simplemap_eqne$126[4]
10 1
01 1
.names rst control.rst
1 1
.names outs_ready[0] control.outs_ready[0]
1 1
.names outs_ready[1] control.outs_ready[1]
1 1
.names outs_ready[2] control.outs_ready[2]
1 1
.names outs_ready[3] control.outs_ready[3]
1 1
.names outs_ready[4] control.outs_ready[4]
1 1
.names $true control.j[0]
1 1
.names $false control.j[1]
1 1
.names $true control.j[2]
1 1
.names $false control.j[3]
1 1
.names $false control.j[4]
1 1
.names $false control.j[5]
1 1
.names $false control.j[6]
1 1
.names $false control.j[7]
1 1
.names $false control.j[8]
1 1
.names $false control.j[9]
1 1
.names $false control.j[10]
1 1
.names $false control.j[11]
1 1
.names $false control.j[12]
1 1
.names $false control.j[13]
1 1
.names $false control.j[14]
1 1
.names $false control.j[15]
1 1
.names $false control.j[16]
1 1
.names $false control.j[17]
1 1
.names $false control.j[18]
1 1
.names $false control.j[19]
1 1
.names $false control.j[20]
1 1
.names $false control.j[21]
1 1
.names $false control.j[22]
1 1
.names $false control.j[23]
1 1
.names $false control.j[24]
1 1
.names $false control.j[25]
1 1
.names $false control.j[26]
1 1
.names $false control.j[27]
1 1
.names $false control.j[28]
1 1
.names $false control.j[29]
1 1
.names $false control.j[30]
1 1
.names $false control.j[31]
1 1
.names ins_valid control.ins_valid
1 1
.names control.genericAnd.outs control.ins_ready
1 1
.names $true control.i[0]
1 1
.names $false control.i[1]
1 1
.names $true control.i[2]
1 1
.names $false control.i[3]
1 1
.names $false control.i[4]
1 1
.names $false control.i[5]
1 1
.names $false control.i[6]
1 1
.names $false control.i[7]
1 1
.names $false control.i[8]
1 1
.names $false control.i[9]
1 1
.names $false control.i[10]
1 1
.names $false control.i[11]
1 1
.names $false control.i[12]
1 1
.names $false control.i[13]
1 1
.names $false control.i[14]
1 1
.names $false control.i[15]
1 1
.names $false control.i[16]
1 1
.names $false control.i[17]
1 1
.names $false control.i[18]
1 1
.names $false control.i[19]
1 1
.names $false control.i[20]
1 1
.names $false control.i[21]
1 1
.names $false control.i[22]
1 1
.names $false control.i[23]
1 1
.names $false control.i[24]
1 1
.names $false control.i[25]
1 1
.names $false control.i[26]
1 1
.names $false control.i[27]
1 1
.names $false control.i[28]
1 1
.names $false control.i[29]
1 1
.names $false control.i[30]
1 1
.names $false control.i[31]
1 1
.names clk control.clk
1 1
.names control.genericAnd.outs control.allnReady
1 1
.names $true control.genericAnd.all_ones[0]
1 1
.names $true control.genericAnd.all_ones[1]
1 1
.names $true control.genericAnd.all_ones[2]
1 1
.names $true control.genericAnd.all_ones[3]
1 1
.names $true control.genericAnd.all_ones[4]
1 1
.names outs_ready[0] control.genericAnd.ins[0]
1 1
.names outs_ready[1] control.genericAnd.ins[1]
1 1
.names outs_ready[2] control.genericAnd.ins[2]
1 1
.names outs_ready[3] control.genericAnd.ins[3]
1 1
.names outs_ready[4] control.genericAnd.ins[4]
1 1
.names control.genericAnd.outs ins_ready
1 1
.names ins[0] outs[0]
1 1
.names ins[1] outs[1]
1 1
.names ins[0] outs[2]
1 1
.names ins[1] outs[3]
1 1
.names ins[0] outs[4]
1 1
.names ins[1] outs[5]
1 1
.names ins[0] outs[6]
1 1
.names ins[1] outs[7]
1 1
.names ins[0] outs[8]
1 1
.names ins[1] outs[9]
1 1
.names control.outs_valid[0] outs_valid[0]
1 1
.names control.outs_valid[1] outs_valid[1]
1 1
.names control.outs_valid[2] outs_valid[2]
1 1
.names control.outs_valid[3] outs_valid[3]
1 1
.names control.outs_valid[4] outs_valid[4]
1 1
.end
