{"Kiyoung Choi": [1, ["Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems", ["Youngsoo Shin", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309901", 6, "dac", 1999], ["Performance-Driven Scheduling with Bit-Level Chaining", ["Sanghun Park", "Kiyoung Choi"], "https://doi.org/10.1145/309847.309932", 6, "dac", 1999]], "Chong-Min Kyung": [0.5, ["Verification of a Microprocessor Using Real World Applications", ["You-Sung Chang", "Seungjong Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.311478", 4, "dac", 1999], ["Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design", ["Joon-Seo Yim", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.309984", 6, "dac", 1999], ["A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs", ["Joon-Seo Yim", "Seong-Ok Bae", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310054", 6, "dac", 1999], ["Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software", ["Hoon Choi", "Ju Hwan Yi", "Jong-Yeol Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/309847.310103", 6, "dac", 1999]], "Sung-Mo Kang": [0.8804953843355179, ["Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation", ["Tong Li", "Ching-Han Tsai", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/309847.309996", 6, "dac", 1999]]}