ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.PayloadTask,"ax",%progbits
  18              		.align	1
  19              		.global	PayloadTask
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	PayloadTask:
  27              	.LFB306:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "stdio.h"
  23:Core/Src/main.c **** #include "string.h"
  24:Core/Src/main.c **** #include "FreeRTOSConfig.h"
  25:Core/Src/main.c **** #include "FreeRTOS.h"
  26:Core/Src/main.c **** #include "task.h"
  27:Core/Src/main.c **** #include "queue.h"
  28:Core/Src/main.c **** #include "event_groups.h"
  29:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 2


  31:Core/Src/main.c **** #include "stm32f407xx.h"
  32:Core/Src/main.c **** #include "arm_math.h"
  33:Core/Src/main.c **** #include "stm32f4_discovery_accelerometer.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END Includes */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PTD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PD */
  44:Core/Src/main.c **** #define IWDG_BIT_rtcTask		(1 << 0)			/*RTC flag			(0000 0001)*/
  45:Core/Src/main.c **** #define IWDG_BIT_acceleroTask           (1 << 1)			/*Accelero flag 		(0000 0010)*/
  46:Core/Src/main.c **** #define IWDG_BIT_transmitTask		(1 << 2)			/*Transmit flag			(0000 0100)*/
  47:Core/Src/main.c **** #define IWDG_BIT_payloadTask		(1 << 3)			/*payload flag			(0000 1000)*/
  48:Core/Src/main.c **** /* Group bit define */
  49:Core/Src/main.c **** #define	IWDG_BIT_Beacon	 (IWDG_BIT_rtcTask | IWDG_BIT_acceleroTask | IWDG_BIT_transmitTask)	/* Beac
  50:Core/Src/main.c **** #define	IWDG_BIT_Payload (IWDG_BIT_rtcTask | IWDG_BIT_payloadTask | IWDG_BIT_transmitTask)	/* paylo
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PD */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN PM */
  56:Core/Src/main.c **** uint8_t RX1_Char = 0x00;/* MODE Change variable Global variable*/
  57:Core/Src/main.c **** data_store acceler_store;/* store Accelero */
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  62:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** IWDG_HandleTypeDef hiwdg;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** UART_HandleTypeDef huart2;
  77:Core/Src/main.c **** UART_HandleTypeDef huart3;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Definitions for defaultTask */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE BEGIN PV */
  82:Core/Src/main.c **** TaskHandle_t LaunchTest = NULL;
  83:Core/Src/main.c **** TaskHandle_t Referance = NULL;
  84:Core/Src/main.c **** TaskHandle_t Iwdg = NULL;
  85:Core/Src/main.c **** TaskHandle_t RealTimeClock = NULL;
  86:Core/Src/main.c **** TaskHandle_t Accelero = NULL;
  87:Core/Src/main.c **** TaskHandle_t Payload = NULL;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 3


  88:Core/Src/main.c **** TaskHandle_t Transmit = NULL;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** xQueueHandle rtcQueue, acceleroQueue;
  91:Core/Src/main.c **** EventGroupHandle_t iwdgEventGroup;
  92:Core/Src/main.c **** EventBits_t uxBits;
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* USER CODE END PV */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  97:Core/Src/main.c **** void SystemClock_Config(void);
  98:Core/Src/main.c **** static void MX_GPIO_Init(void);
  99:Core/Src/main.c **** static void MX_ADC1_Init(void);
 100:Core/Src/main.c **** static void MX_ADC2_Init(void);
 101:Core/Src/main.c **** static void MX_I2C1_Init(void);
 102:Core/Src/main.c **** static void MX_I2S3_Init(void);
 103:Core/Src/main.c **** static void MX_IWDG_Init(void);
 104:Core/Src/main.c **** static void MX_RTC_Init(void);
 105:Core/Src/main.c **** static void MX_SPI1_Init(void);
 106:Core/Src/main.c **** static void MX_TIM1_Init(void);
 107:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 108:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
 109:Core/Src/main.c **** /* User function call */
 110:Core/Src/main.c **** uint8_t Mode_take(void);
 111:Core/Src/main.c **** void UARTRx_IT(void);
 112:Core/Src/main.c **** void LoRa_Set(void);
 113:Core/Src/main.c **** void Uplink_Ground(void);
 114:Core/Src/main.c **** void Accelero_funct(void);
 115:Core/Src/main.c **** void Accelero_RMS_q(void);
 116:Core/Src/main.c **** void beacon_data_f(void);
 117:Core/Src/main.c **** void Flash_Write(uint32_t Flash_Address, uint32_t Flash_Data);//Ex : Flash_Write(0x080E0000,Data);
 118:Core/Src/main.c **** uint32_t Flash_Read(uint32_t Flash_Address);		      //Ex : data =Flash_Read(0x080E0000);
 119:Core/Src/main.c **** void StartCreateTask(void);
 120:Core/Src/main.c **** void IWDGReset_Init(void);
 121:Core/Src/main.c **** void LaunchTestTask(void *argument);
 122:Core/Src/main.c **** void ReferanceTask(void *argument);
 123:Core/Src/main.c **** void IwdgTask(void *argument);
 124:Core/Src/main.c **** void RealTimeClockTask(void *argument);
 125:Core/Src/main.c **** void AcceleroTask(void *argument);
 126:Core/Src/main.c **** void PayloadTask(void *argument);
 127:Core/Src/main.c **** void TransmitTask(void *argument);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /**
 130:Core/Src/main.c **** * @brief  The application entry point.
 131:Core/Src/main.c **** * @retval int
 132:Core/Src/main.c **** */
 133:Core/Src/main.c **** int main(void)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 138:Core/Src/main.c ****   HAL_Init();
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Configure the system clock */
 141:Core/Src/main.c ****   SystemClock_Config();
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Initialize all configured peripherals */
 144:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 4


 145:Core/Src/main.c ****   MX_ADC1_Init();
 146:Core/Src/main.c ****   MX_ADC2_Init();
 147:Core/Src/main.c ****   MX_I2C1_Init();
 148:Core/Src/main.c ****   MX_I2S3_Init();
 149:Core/Src/main.c ****   //MX_IWDG_Init();//program enable when debug 2 sec need to reset
 150:Core/Src/main.c ****   MX_RTC_Init();
 151:Core/Src/main.c ****   MX_SPI1_Init();
 152:Core/Src/main.c ****   MX_TIM1_Init();
 153:Core/Src/main.c ****   MX_USART2_UART_Init();
 154:Core/Src/main.c ****   MX_USART3_UART_Init();
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   BSP_ACCELERO_Init();
 157:Core/Src/main.c ****   UARTRx_IT();
 158:Core/Src/main.c ****   LoRa_Set();
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 161:Core/Src/main.c ****   rtcQueue = xQueueCreate(1,sizeof(RTC_TimeTypeDef));
 162:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 163:Core/Src/main.c **** 	
 164:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 165:Core/Src/main.c **** 	
 166:Core/Src/main.c ****   RX1_Char = Mode_take();/* Retake Mode if reseet from watchdag */
 167:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 168:Core/Src/main.c ****   	
 169:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */	
 170:Core/Src/main.c ****   StartCreateTask();
 171:Core/Src/main.c **** 	
 172:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 175:Core/Src/main.c ****   iwdgEventGroup = xEventGroupCreate();
 176:Core/Src/main.c **** 	
 177:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 178:Core/Src/main.c **** 	
 179:Core/Src/main.c ****   
 180:Core/Src/main.c **** 	
 181:Core/Src/main.c **** 	
 182:Core/Src/main.c ****   /* Start scheduler */
 183:Core/Src/main.c ****   vTaskStartScheduler();
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 186:Core/Src/main.c ****   /* Infinite loop */
 187:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 188:Core/Src/main.c ****   while (1)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     /* USER CODE END WHILE */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c ****   /* USER CODE END 3 */
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /**
 198:Core/Src/main.c ****   * @brief System Clock Configuration
 199:Core/Src/main.c ****   * @retval None
 200:Core/Src/main.c ****   */
 201:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 5


 202:Core/Src/main.c **** {
 203:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 204:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 205:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 210:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 211:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 212:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 215:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 216:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 223:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 230:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 231:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 232:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S|RCC_PERIPHCLK_RTC;
 241:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 242:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 243:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 244:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** static void MX_ADC1_Init(void)
 256:Core/Src/main.c **** {
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 6


 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 267:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 268:Core/Src/main.c ****   */
 269:Core/Src/main.c ****   hadc1.Instance = ADC1;
 270:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 271:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 272:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 273:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 274:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 277:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 278:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 279:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 280:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 281:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_11;
 288:Core/Src/main.c ****   sConfig.Rank = 1;
 289:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 290:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 291:Core/Src/main.c ****   {
 292:Core/Src/main.c ****     Error_Handler();
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c **** }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** /**
 301:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 302:Core/Src/main.c ****   * @param None
 303:Core/Src/main.c ****   * @retval None
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c **** static void MX_ADC2_Init(void)
 306:Core/Src/main.c **** {
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 315:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 7


 316:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 317:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 318:Core/Src/main.c ****   */
 319:Core/Src/main.c ****   hadc2.Instance = ADC2;
 320:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 321:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 322:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 323:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 324:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 325:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 326:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 327:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 328:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 329:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 330:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 331:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 332:Core/Src/main.c ****   {
 333:Core/Src/main.c ****     Error_Handler();
 334:Core/Src/main.c ****   }
 335:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 336:Core/Src/main.c ****   */
 337:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 338:Core/Src/main.c ****   sConfig.Rank = 1;
 339:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 340:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 341:Core/Src/main.c ****   {
 342:Core/Src/main.c ****     Error_Handler();
 343:Core/Src/main.c ****   }
 344:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 352:Core/Src/main.c ****   * @param None
 353:Core/Src/main.c ****   * @retval None
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c **** static void MX_I2C1_Init(void)
 356:Core/Src/main.c **** {
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 365:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 366:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 367:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 368:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 369:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 370:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 371:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 372:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 8


 373:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 374:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 375:Core/Src/main.c ****   {
 376:Core/Src/main.c ****     Error_Handler();
 377:Core/Src/main.c ****   }
 378:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** }
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** /**
 385:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 386:Core/Src/main.c ****   * @param None
 387:Core/Src/main.c ****   * @retval None
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c **** static void MX_I2S3_Init(void)
 390:Core/Src/main.c **** {
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 399:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 400:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 401:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 402:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 403:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 404:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 405:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 406:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 407:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 408:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 409:Core/Src/main.c ****   {
 410:Core/Src/main.c ****     Error_Handler();
 411:Core/Src/main.c ****   }
 412:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** }
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** /**
 419:Core/Src/main.c ****   * @brief IWDG Initialization Function
 420:Core/Src/main.c ****   * @param None
 421:Core/Src/main.c ****   * @retval None
 422:Core/Src/main.c ****   */
 423:Core/Src/main.c **** static void MX_IWDG_Init(void)
 424:Core/Src/main.c **** {
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 0 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE END IWDG_Init 0 */
 429:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 9


 430:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 1 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END IWDG_Init 1 */
 433:Core/Src/main.c ****   hiwdg.Instance = IWDG;
 434:Core/Src/main.c ****   hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 435:Core/Src/main.c ****   hiwdg.Init.Reload = 4095;
 436:Core/Src/main.c ****   if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 437:Core/Src/main.c ****   {
 438:Core/Src/main.c ****     Error_Handler();
 439:Core/Src/main.c ****   }
 440:Core/Src/main.c ****   /* USER CODE BEGIN IWDG_Init 2 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END IWDG_Init 2 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** }
 445:Core/Src/main.c **** 
 446:Core/Src/main.c **** /**
 447:Core/Src/main.c ****   * @brief RTC Initialization Function
 448:Core/Src/main.c ****   * @param None
 449:Core/Src/main.c ****   * @retval None
 450:Core/Src/main.c ****   */
 451:Core/Src/main.c **** static void MX_RTC_Init(void)
 452:Core/Src/main.c **** {
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 459:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 464:Core/Src/main.c ****   /** Initialize RTC Only
 465:Core/Src/main.c ****   */
 466:Core/Src/main.c ****   hrtc.Instance = RTC;
 467:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 468:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 469:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 470:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 471:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 472:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 473:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 483:Core/Src/main.c ****   */
 484:Core/Src/main.c ****   sTime.Hours = 0x0;
 485:Core/Src/main.c ****   sTime.Minutes = 0x0;
 486:Core/Src/main.c ****   sTime.Seconds = 0x0;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 10


 487:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 488:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 489:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 490:Core/Src/main.c ****   {
 491:Core/Src/main.c ****     Error_Handler();
 492:Core/Src/main.c ****   }
 493:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 494:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 495:Core/Src/main.c ****   sDate.Date = 0x1;
 496:Core/Src/main.c ****   sDate.Year = 0x0;
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 499:Core/Src/main.c ****   {
 500:Core/Src/main.c ****     Error_Handler();
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 505:Core/Src/main.c **** 
 506:Core/Src/main.c **** }
 507:Core/Src/main.c **** 
 508:Core/Src/main.c **** /**
 509:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 510:Core/Src/main.c ****   * @param None
 511:Core/Src/main.c ****   * @retval None
 512:Core/Src/main.c ****   */
 513:Core/Src/main.c **** static void MX_SPI1_Init(void)
 514:Core/Src/main.c **** {
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 523:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 524:Core/Src/main.c ****   hspi1.Instance = SPI1;
 525:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 526:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 527:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 528:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 529:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 530:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 531:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 532:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 533:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 534:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 535:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 536:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 537:Core/Src/main.c ****   {
 538:Core/Src/main.c ****     Error_Handler();
 539:Core/Src/main.c ****   }
 540:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 543:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 11


 544:Core/Src/main.c **** }
 545:Core/Src/main.c **** 
 546:Core/Src/main.c **** /**
 547:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 548:Core/Src/main.c ****   * @param None
 549:Core/Src/main.c ****   * @retval None
 550:Core/Src/main.c ****   */
 551:Core/Src/main.c **** static void MX_TIM1_Init(void)
 552:Core/Src/main.c **** {
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 559:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 564:Core/Src/main.c ****   htim1.Instance = TIM1;
 565:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 566:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 567:Core/Src/main.c ****   htim1.Init.Period = 65535;
 568:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 569:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 570:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 571:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 572:Core/Src/main.c ****   {
 573:Core/Src/main.c ****     Error_Handler();
 574:Core/Src/main.c ****   }
 575:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 576:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 577:Core/Src/main.c ****   {
 578:Core/Src/main.c ****     Error_Handler();
 579:Core/Src/main.c ****   }
 580:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 581:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 582:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 583:Core/Src/main.c ****   {
 584:Core/Src/main.c ****     Error_Handler();
 585:Core/Src/main.c ****   }
 586:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c **** }
 591:Core/Src/main.c **** 
 592:Core/Src/main.c **** /**
 593:Core/Src/main.c ****   * @brief USART2 Initialization Function
 594:Core/Src/main.c ****   * @param None
 595:Core/Src/main.c ****   * @retval None
 596:Core/Src/main.c ****   */
 597:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 598:Core/Src/main.c **** {
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 12


 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 607:Core/Src/main.c ****   huart2.Instance = USART2;
 608:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 609:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 610:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 611:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 612:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 613:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 614:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 615:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 616:Core/Src/main.c ****   {
 617:Core/Src/main.c ****     Error_Handler();
 618:Core/Src/main.c ****   }
 619:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 622:Core/Src/main.c **** 
 623:Core/Src/main.c **** }
 624:Core/Src/main.c **** 
 625:Core/Src/main.c **** /**
 626:Core/Src/main.c ****   * @brief USART3 Initialization Function
 627:Core/Src/main.c ****   * @param None
 628:Core/Src/main.c ****   * @retval None
 629:Core/Src/main.c ****   */
 630:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 631:Core/Src/main.c **** {
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 636:Core/Src/main.c **** 
 637:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 640:Core/Src/main.c ****   huart3.Instance = USART3;
 641:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 642:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 643:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 644:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 645:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 646:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 647:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 648:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 649:Core/Src/main.c ****   {
 650:Core/Src/main.c ****     Error_Handler();
 651:Core/Src/main.c ****   }
 652:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 655:Core/Src/main.c **** 
 656:Core/Src/main.c **** }
 657:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 13


 658:Core/Src/main.c **** /**
 659:Core/Src/main.c ****   * @brief GPIO Initialization Function
 660:Core/Src/main.c ****   * @param None
 661:Core/Src/main.c ****   * @retval None
 662:Core/Src/main.c ****   */
 663:Core/Src/main.c **** static void MX_GPIO_Init(void)
 664:Core/Src/main.c **** {
 665:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 668:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 669:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 670:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 671:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 672:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 673:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 674:Core/Src/main.c **** 
 675:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 676:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 679:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 682:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LD6_Pin|Payload_EPS_DOUT_Pin|PWR_SW_DOUT_Pin|PA_SW_DOUT_Pin
 683:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 686:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 687:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 688:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 689:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 690:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 691:Core/Src/main.c **** 
 692:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 693:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 694:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 695:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 696:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 697:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 700:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 701:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 702:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 703:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 704:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 705:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 708:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 709:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 710:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 711:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 714:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 14


 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 717:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 718:Core/Src/main.c **** 
 719:Core/Src/main.c ****   /*Configure GPIO pins : FC_LO_DIN_Pin FC_ABT_DIN_Pin */
 720:Core/Src/main.c ****   GPIO_InitStruct.Pin = FC_LO_DIN_Pin|FC_ABT_DIN_Pin;
 721:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 722:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 723:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 726:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 727:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 728:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 729:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 730:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 731:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 732:Core/Src/main.c **** 
 733:Core/Src/main.c ****   /*Configure GPIO pins : LD6_Pin Payload_EPS_DOUT_Pin PWR_SW_DOUT_Pin PA_SW_DOUT_Pin
 734:Core/Src/main.c ****                            Audio_RST_Pin */
 735:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD6_Pin|Payload_EPS_DOUT_Pin|PWR_SW_DOUT_Pin|PA_SW_DOUT_Pin
 736:Core/Src/main.c ****                           |Audio_RST_Pin;
 737:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 738:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 739:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 740:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 741:Core/Src/main.c **** 
 742:Core/Src/main.c ****   /*Configure GPIO pin : VBUS_FS_Pin */
 743:Core/Src/main.c ****   GPIO_InitStruct.Pin = VBUS_FS_Pin;
 744:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 745:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 746:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 747:Core/Src/main.c **** 
 748:Core/Src/main.c ****   /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
 749:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 750:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 751:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 752:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 753:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 754:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 755:Core/Src/main.c **** 
 756:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 757:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 758:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 759:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 760:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /* EXTI interrupt init*/
 763:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 764:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 765:Core/Src/main.c **** 
 766:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 767:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 768:Core/Src/main.c **** 
 769:Core/Src/main.c **** }
 770:Core/Src/main.c **** 
 771:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 15


 772:Core/Src/main.c **** 
 773:Core/Src/main.c **** /* USER CODE END 4 */
 774:Core/Src/main.c **** 
 775:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 776:Core/Src/main.c **** void StartCreateTask(void)// Stack size need to test
 777:Core/Src/main.c **** {
 778:Core/Src/main.c ****   if(RX1_Char == 0x00) xTaskCreate( LaunchTestTask, "launctest", 256, NULL, tskIDLE_PRIORITY + 6, &
 779:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 780:Core/Src/main.c ****   xTaskCreate( IwdgTask, "iwdg", 256, NULL, tskIDLE_PRIORITY + 4, &Iwdg);
 781:Core/Src/main.c ****   xTaskCreate( RealTimeClockTask, "rtc", 256, NULL, tskIDLE_PRIORITY + 3, &RealTimeClock);
 782:Core/Src/main.c ****   if(RX1_Char != '8') xTaskCreate( AcceleroTask,  "accelero", 512, NULL, tskIDLE_PRIORITY + 2, &Acc
 783:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 784:Core/Src/main.c ****   xTaskCreate( TransmitTask,  "transmit", 512, NULL, tskIDLE_PRIORITY + 1, &Transmit);
 785:Core/Src/main.c **** }
 786:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 787:Core/Src/main.c **** 
 788:Core/Src/main.c **** /* Interrupt Handle */
 789:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 790:Core/Src/main.c **** {
 791:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
 792:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 793:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 794:Core/Src/main.c ****   switch(RX1_Char)
 795:Core/Src/main.c ****   {
 796:Core/Src/main.c ****       case '1':
 797:Core/Src/main.c ****       case '2':
 798:Core/Src/main.c ****       case '3':
 799:Core/Src/main.c ****       case '4':
 800:Core/Src/main.c ****       case '5':
 801:Core/Src/main.c ****       case 'A':
 802:Core/Src/main.c ****       case 'B':
 803:Core/Src/main.c ****       case 'C':
 804:Core/Src/main.c ****         HAL_UART_Transmit( &huart3, uplink, sizeof(uplink)-1,50);
 805:Core/Src/main.c ****        break;
 806:Core/Src/main.c ****       case '6':
 807:Core/Src/main.c ****         xTaskResumeFromISR(LaunchTest);
 808:Core/Src/main.c ****         break;
 809:Core/Src/main.c ****       /*case '7':
 810:Core/Src/main.c ****         xTaskResumeFromISR(Referance);
 811:Core/Src/main.c ****         break;//Debug test use*/
 812:Core/Src/main.c ****       default:
 813:Core/Src/main.c ****         HAL_UART_Transmit( &huart3, default_t, sizeof(default_t)-1,100);//Error output
 814:Core/Src/main.c ****         RX1_Char = 0x00; 
 815:Core/Src/main.c ****   }
 816:Core/Src/main.c **** }
 817:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
 818:Core/Src/main.c **** {
 819:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 820:Core/Src/main.c ****       RX1_Char = '7';
 821:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 822:Core/Src/main.c ****   }
 823:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_11){
 824:Core/Src/main.c ****       RX1_Char = '8';
 825:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 826:Core/Src/main.c ****   }
 827:Core/Src/main.c **** }
 828:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 16


 829:Core/Src/main.c **** /* User CODE BEGIN My function */
 830:Core/Src/main.c **** void UARTRx_IT(void)
 831:Core/Src/main.c **** {
 832:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 833:Core/Src/main.c **** }
 834:Core/Src/main.c **** 
 835:Core/Src/main.c **** void LoRa_Set(void)
 836:Core/Src/main.c **** {
 837:Core/Src/main.c ****   /* LoRa Parameter Setting*/
 838:Core/Src/main.c ****   uint8_t PARAMETER[] = "AT+PARAMETER=10,7,1,7\r\n";//LoRa parameter setting
 839:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 840:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 841:Core/Src/main.c ****   /* HAL function to set LoRa */
 842:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, PARAMETER, sizeof(PARAMETER)-1, 10000);
 843:Core/Src/main.c ****   HAL_Delay(500);
 844:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, BAND, sizeof(BAND)-1, 10000);
 845:Core/Src/main.c ****   HAL_Delay(500);
 846:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, CRFOP, sizeof(CRFOP)-1, 10000);
 847:Core/Src/main.c ****   HAL_Delay(500);
 848:Core/Src/main.c ****   /* LoRa Setting END */
 849:Core/Src/main.c **** }
 850:Core/Src/main.c **** void Uplink_Ground(void)
 851:Core/Src/main.c **** {
 852:Core/Src/main.c ****   uint8_t emergency[] ="Emergency return!\r\n";
 853:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 854:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 855:Core/Src/main.c ****   switch(RX1_Char)
 856:Core/Src/main.c ****   {
 857:Core/Src/main.c ****     case '1'://LoRa Link check
 858:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 859:Core/Src/main.c ****       HAL_UART_Transmit( &huart2, mode1_1, sizeof(mode1_1)-1,100);
 860:Core/Src/main.c ****       RX1_Char = 0x00;//Mode Reset
 861:Core/Src/main.c ****       break;
 862:Core/Src/main.c ****     case '2':
 863:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);//RTC Init response check
 864:Core/Src/main.c ****       if (HAL_RTC_Init(&hrtc) == HAL_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)-1,1
 865:Core/Src/main.c ****       RX1_Char =0x00;
 866:Core/Src/main.c ****       break;
 867:Core/Src/main.c ****     case '3'://Accelero response check
 868:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 869:Core/Src/main.c ****       if(BSP_ACCELERO_Init() != ACCELERO_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)
 870:Core/Src/main.c ****       RX1_Char = 0x00;
 871:Core/Src/main.c ****       break;
 872:Core/Src/main.c ****     case '4'://Payload test
 873:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 874:Core/Src/main.c ****       RX1_Char = 0x00;
 875:Core/Src/main.c ****       break;
 876:Core/Src/main.c ****     case '5'://Enter Beacon Mode
 877:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 878:Core/Src/main.c ****       vTaskSuspend(NULL);
 879:Core/Src/main.c ****       break;
 880:Core/Src/main.c ****     case '6'://Emergency Mode 
 881:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, emergency, sizeof(emergency)-1,100);
 882:Core/Src/main.c ****       RX1_Char = 0x00;
 883:Core/Src/main.c ****       break;
 884:Core/Src/main.c ****     case 'A'://Power Ampifilier on
 885:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 17


 886:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 887:Core/Src/main.c ****       RX1_Char = 0x00;
 888:Core/Src/main.c ****       break;
 889:Core/Src/main.c ****     case 'B'://Power Ampifilier off 
 890:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 891:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_RESET);
 892:Core/Src/main.c ****       RX1_Char = 0x00;
 893:Core/Src/main.c ****       break;
 894:Core/Src/main.c ****     case 'C'://Battery voltage ADC 
 895:Core/Src/main.c ****       HAL_UART_Transmit( &huart3, &RX1_Char, 1, 100);
 896:Core/Src/main.c ****       /* Add convert */
 897:Core/Src/main.c ****       RX1_Char = 0x00;
 898:Core/Src/main.c ****       break;
 899:Core/Src/main.c ****   }
 900:Core/Src/main.c **** }
 901:Core/Src/main.c **** 
 902:Core/Src/main.c **** void Accelero_funct(void)
 903:Core/Src/main.c **** {
 904:Core/Src/main.c ****   /*USER CODE BEGIN Accelero Init */
 905:Core/Src/main.c ****   int16_t xyz[3]={0};
 906:Core/Src/main.c ****   TickType_t xLastWakeTime;
 907:Core/Src/main.c ****   const portTickType xFrequency = 40;//Sampling rate 40Hz
 908:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
 909:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 910:Core/Src/main.c ****   for(int i = 0; i < 25; i++)
 911:Core/Src/main.c ****   {
 912:Core/Src/main.c ****     BSP_ACCELERO_GetXYZ(xyz);
 913:Core/Src/main.c ****     acceler_store.data_x[i]=xyz[0];
 914:Core/Src/main.c ****     acceler_store.data_y[i]=xyz[1];
 915:Core/Src/main.c ****     acceler_store.data_z[i]=xyz[2];
 916:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 917:Core/Src/main.c ****   }
 918:Core/Src/main.c **** }
 919:Core/Src/main.c **** 
 920:Core/Src/main.c **** void Accelero_RMS_q(void)
 921:Core/Src/main.c **** {
 922:Core/Src/main.c ****   /*USER CODE BEGIN Accelero RMS Init */
 923:Core/Src/main.c ****   accelero_datastruct accelero_data = {.RMS_accelero_x = 0,
 924:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 925:Core/Src/main.c ****                                        .RMS_accelero_z = 0};
 926:Core/Src/main.c ****   /*USER CODE END Accelero RMS Init */
 927:Core/Src/main.c ****   arm_rms_q15(acceler_store.data_x,25, &accelero_data.RMS_accelero_x);
 928:Core/Src/main.c ****   arm_rms_q15(acceler_store.data_y,25, &accelero_data.RMS_accelero_y);
 929:Core/Src/main.c ****   arm_rms_q15(acceler_store.data_z,25, &accelero_data.RMS_accelero_z);
 930:Core/Src/main.c ****   
 931:Core/Src/main.c ****   xQueueSend( acceleroQueue, &accelero_data,1000);
 932:Core/Src/main.c ****   /*USER CODE END Accelero RMS */
 933:Core/Src/main.c **** }
 934:Core/Src/main.c **** 
 935:Core/Src/main.c **** void Flash_Write(uint32_t Flash_Address, uint32_t Flash_Data)
 936:Core/Src/main.c **** {
 937:Core/Src/main.c ****   HAL_FLASH_Unlock();
 938:Core/Src/main.c **** 
 939:Core/Src/main.c ****   FLASH_Erase_Sector(FLASH_SECTOR_11,VOLTAGE_RANGE_3);
 940:Core/Src/main.c ****   for(int i = 0; i < 3; i++)//need test 
 941:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 942:Core/Src/main.c ****      
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 18


 943:Core/Src/main.c ****   HAL_FLASH_Lock();
 944:Core/Src/main.c **** }
 945:Core/Src/main.c **** 
 946:Core/Src/main.c **** uint32_t Flash_Read(uint32_t Flash_Address)
 947:Core/Src/main.c **** {
 948:Core/Src/main.c ****   uint32_t Flash_Data;
 949:Core/Src/main.c **** 
 950:Core/Src/main.c ****   Flash_Data = *(uint32_t*) Flash_Address;
 951:Core/Src/main.c ****   return Flash_Data;
 952:Core/Src/main.c **** }
 953:Core/Src/main.c **** 
 954:Core/Src/main.c **** uint8_t Mode_take(void)
 955:Core/Src/main.c **** {
 956:Core/Src/main.c ****   uint32_t data;
 957:Core/Src/main.c ****   data = Flash_Read(0x080E0000);
 958:Core/Src/main.c ****   if(data == 7)
 959:Core/Src/main.c ****       return '7';
 960:Core/Src/main.c ****   if(data == 8)
 961:Core/Src/main.c ****       return '8';
 962:Core/Src/main.c ****   return 0x00;
 963:Core/Src/main.c **** }
 964:Core/Src/main.c **** 
 965:Core/Src/main.c **** void IWDGReset_Init(void)
 966:Core/Src/main.c **** {
 967:Core/Src/main.c ****   if(RX1_Char == '7' || RX1_Char == '8'){
 968:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 969:Core/Src/main.c ****   }
 970:Core/Src/main.c **** }
 971:Core/Src/main.c **** 
 972:Core/Src/main.c **** void beacon_data_f(void)
 973:Core/Src/main.c **** {
 974:Core/Src/main.c ****   /* USER CODE BEGIN Beacon_Init */
 975:Core/Src/main.c ****   RTC_TimeTypeDef sTime={0};
 976:Core/Src/main.c ****   accelero_datastruct accelero_data;
 977:Core/Src/main.c ****   char *str;
 978:Core/Src/main.c ****   /* USER CODE END Beacon_Init  */
 979:Core/Src/main.c ****   xQueueReceive( rtcQueue, &sTime, portMAX_DELAY);
 980:Core/Src/main.c ****   xQueueReceive( acceleroQueue, &accelero_data, portMAX_DELAY);		
 981:Core/Src/main.c ****   //taskENTER_CRITICAL();	
 982:Core/Src/main.c ****   str = pvPortMalloc(20 * sizeof(char));
 983:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,47,%c,%02d%02d%04d%04d%04d\r\n",RX1_Char,sTime.Minutes,sTime.Seconds,accel
 984:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 985:Core/Src/main.c ****   memset(&accelero_data, 0, sizeof(accelero_datastruct));
 986:Core/Src/main.c ****   vPortFree(str);
 987:Core/Src/main.c ****   //taskEXIT_CRITICAL();		
 988:Core/Src/main.c **** }
 989:Core/Src/main.c **** 
 990:Core/Src/main.c **** /* User CODE END My function */
 991:Core/Src/main.c **** void LaunchTestTask(void *argument)
 992:Core/Src/main.c **** {
 993:Core/Src/main.c ****   /* USER CODE BEGIN  */
 994:Core/Src/main.c ****   uint8_t response[] = "Launch Test Task\r\n";
 995:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 996:Core/Src/main.c ****   /* Infinite loop */
 997:Core/Src/main.c ****   for(;;)
 998:Core/Src/main.c ****   {
 999:Core/Src/main.c ****     if(RX1_Char != 0x00){
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 19


1000:Core/Src/main.c ****       Uplink_Ground();
1001:Core/Src/main.c ****     }
1002:Core/Src/main.c ****   }
1003:Core/Src/main.c ****   /* USER CODE END  */
1004:Core/Src/main.c **** }
1005:Core/Src/main.c **** void ReferanceTask(void *argument)
1006:Core/Src/main.c **** {
1007:Core/Src/main.c ****   /* USER CODE BEGIN  */
1008:Core/Src/main.c ****   uint8_t response[] = "Enter Referance Task\r\n";
1009:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
1010:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
1011:Core/Src/main.c ****   if(RX1_Char != 8) vTaskSuspend(Payload);
1012:Core/Src/main.c ****   /* Infinite loop */
1013:Core/Src/main.c ****   for(;;)
1014:Core/Src/main.c ****   {
1015:Core/Src/main.c ****     switch(RX1_Char)
1016:Core/Src/main.c ****     {
1017:Core/Src/main.c ****       case '5':
1018:Core/Src/main.c ****         HAL_UART_Transmit( &huart2, mode5, sizeof(mode5)-1,100); /* Mode 5 response */
1019:Core/Src/main.c ****         vTaskSuspend(NULL);
1020:Core/Src/main.c ****         break;
1021:Core/Src/main.c ****       case '7':/* Launch IWDG Init */
1022:Core/Src/main.c ****         Flash_Write(0x080E0000,0x07);
1023:Core/Src/main.c ****         vTaskDelete(LaunchTest);
1024:Core/Src/main.c ****         vTaskSuspend(NULL);
1025:Core/Src/main.c ****         break;
1026:Core/Src/main.c ****       case '8':/* Seperate Task ready */
1027:Core/Src/main.c ****         /*Write flash store 8 */
1028:Core/Src/main.c ****         vTaskResume(Payload);
1029:Core/Src/main.c ****         vTaskDelete(Accelero);
1030:Core/Src/main.c ****         /*Queue Event Reset */
1031:Core/Src/main.c ****         vQueueDelete(acceleroQueue);// untest
1032:Core/Src/main.c ****         /* Payload EPS ON */
1033:Core/Src/main.c ****         vTaskDelete(NULL);
1034:Core/Src/main.c ****         break;
1035:Core/Src/main.c ****     }
1036:Core/Src/main.c ****   }
1037:Core/Src/main.c ****   /* USER CODE END  */
1038:Core/Src/main.c **** }
1039:Core/Src/main.c **** void IwdgTask(void *argument)
1040:Core/Src/main.c **** {
1041:Core/Src/main.c ****   /* USER CODE BEGIN  */
1042:Core/Src/main.c ****   const TickType_t xTicksToWait = 100 / portTICK_PERIOD_MS*10;	/* MAX 1 sec */
1043:Core/Src/main.c ****   /* Infinite loop */
1044:Core/Src/main.c ****   for(;;)
1045:Core/Src/main.c ****   {
1046:Core/Src/main.c ****     switch(RX1_Char)
1047:Core/Src/main.c ****     {
1048:Core/Src/main.c ****       case '5':
1049:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Beacon,pdTRUE,pdTRUE,xTicksToWait);
1050:Core/Src/main.c ****       case '7':
1051:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Beacon,pdTRUE,pdTRUE,xTicksToWait);
1052:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
1053:Core/Src/main.c ****         break;
1054:Core/Src/main.c ****       case '8':
1055:Core/Src/main.c ****         uxBits = xEventGroupWaitBits(iwdgEventGroup,IWDG_BIT_Payload,pdTRUE,pdTRUE,xTicksToWait);
1056:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 20


1057:Core/Src/main.c ****         break;
1058:Core/Src/main.c ****     }		
1059:Core/Src/main.c ****   }
1060:Core/Src/main.c ****   /* USER CODE END  */
1061:Core/Src/main.c **** }
1062:Core/Src/main.c **** 
1063:Core/Src/main.c **** void RealTimeClockTask(void *argument)
1064:Core/Src/main.c **** {
1065:Core/Src/main.c ****   /* USER CODE BEGIN  */
1066:Core/Src/main.c ****   RTC_TimeTypeDef sTime={0};
1067:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
1068:Core/Src/main.c ****   /* Infinite loop */
1069:Core/Src/main.c ****   for(;;)
1070:Core/Src/main.c ****   {
1071:Core/Src/main.c ****     HAL_RTC_GetTime( &hrtc, &sTime, RTC_FORMAT_BIN);
1072:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, &sDate, RTC_FORMAT_BIN);
1073:Core/Src/main.c ****     xQueueSend( rtcQueue, &sTime, 1000);
1074:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_rtcTask);
1075:Core/Src/main.c ****   }
1076:Core/Src/main.c ****   /* USER CODE END  */
1077:Core/Src/main.c **** }
1078:Core/Src/main.c **** 
1079:Core/Src/main.c **** void AcceleroTask(void *argument)
1080:Core/Src/main.c **** {
1081:Core/Src/main.c ****   /* USER CODE BEGIN  */
1082:Core/Src/main.c **** 	
1083:Core/Src/main.c ****   /* Infinite loop */
1084:Core/Src/main.c ****   for(;;)
1085:Core/Src/main.c ****   {
1086:Core/Src/main.c ****     Accelero_funct();
1087:Core/Src/main.c ****     Accelero_RMS_q();
1088:Core/Src/main.c ****     memset(&acceler_store, 0, sizeof(data_store));
1089:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_acceleroTask);
1090:Core/Src/main.c ****   }
1091:Core/Src/main.c ****   /* USER CODE END  */
1092:Core/Src/main.c **** }
1093:Core/Src/main.c **** 
1094:Core/Src/main.c **** void PayloadTask(void *argument)//By Geroge
1095:Core/Src/main.c **** {
  29              		.loc 1 1095 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.LVL0:
  36              	.L2:
1096:Core/Src/main.c ****   /* USER CODE BEGIN  */
1097:Core/Src/main.c **** 	
1098:Core/Src/main.c ****   /* Infinite loop */
1099:Core/Src/main.c ****   for(;;)
  37              		.loc 1 1099 3 discriminator 1 view .LVU1
1100:Core/Src/main.c ****   {
1101:Core/Src/main.c ****    /* Payload Data receive */ 
1102:Core/Src/main.c ****   }
  38              		.loc 1 1102 3 discriminator 1 view .LVU2
1099:Core/Src/main.c ****   {
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 21


  39              		.loc 1 1099 8 discriminator 1 view .LVU3
  40 0000 FEE7     		b	.L2
  41              		.cfi_endproc
  42              	.LFE306:
  44              		.section	.text.MX_GPIO_Init,"ax",%progbits
  45              		.align	1
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	MX_GPIO_Init:
  52              	.LFB287:
 664:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  53              		.loc 1 664 1 view -0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 48
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 36
  60              		.cfi_offset 4, -36
  61              		.cfi_offset 5, -32
  62              		.cfi_offset 6, -28
  63              		.cfi_offset 7, -24
  64              		.cfi_offset 8, -20
  65              		.cfi_offset 9, -16
  66              		.cfi_offset 10, -12
  67              		.cfi_offset 11, -8
  68              		.cfi_offset 14, -4
  69 0004 8DB0     		sub	sp, sp, #52
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 88
 665:Core/Src/main.c **** 
  72              		.loc 1 665 3 view .LVU5
 665:Core/Src/main.c **** 
  73              		.loc 1 665 20 is_stmt 0 view .LVU6
  74 0006 0024     		movs	r4, #0
  75 0008 0794     		str	r4, [sp, #28]
  76 000a 0894     		str	r4, [sp, #32]
  77 000c 0994     		str	r4, [sp, #36]
  78 000e 0A94     		str	r4, [sp, #40]
  79 0010 0B94     		str	r4, [sp, #44]
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  80              		.loc 1 668 3 is_stmt 1 view .LVU7
  81              	.LBB4:
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  82              		.loc 1 668 3 view .LVU8
  83 0012 0194     		str	r4, [sp, #4]
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  84              		.loc 1 668 3 view .LVU9
  85 0014 6C4B     		ldr	r3, .L5
  86 0016 1A6B     		ldr	r2, [r3, #48]
  87 0018 42F01002 		orr	r2, r2, #16
  88 001c 1A63     		str	r2, [r3, #48]
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  89              		.loc 1 668 3 view .LVU10
  90 001e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 22


  91 0020 02F01002 		and	r2, r2, #16
  92 0024 0192     		str	r2, [sp, #4]
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  93              		.loc 1 668 3 view .LVU11
  94 0026 019A     		ldr	r2, [sp, #4]
  95              	.LBE4:
 668:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  96              		.loc 1 668 3 view .LVU12
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 669 3 view .LVU13
  98              	.LBB5:
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  99              		.loc 1 669 3 view .LVU14
 100 0028 0294     		str	r4, [sp, #8]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 101              		.loc 1 669 3 view .LVU15
 102 002a 1A6B     		ldr	r2, [r3, #48]
 103 002c 42F00402 		orr	r2, r2, #4
 104 0030 1A63     		str	r2, [r3, #48]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 105              		.loc 1 669 3 view .LVU16
 106 0032 1A6B     		ldr	r2, [r3, #48]
 107 0034 02F00402 		and	r2, r2, #4
 108 0038 0292     		str	r2, [sp, #8]
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 109              		.loc 1 669 3 view .LVU17
 110 003a 029A     		ldr	r2, [sp, #8]
 111              	.LBE5:
 669:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 112              		.loc 1 669 3 view .LVU18
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 113              		.loc 1 670 3 view .LVU19
 114              	.LBB6:
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 115              		.loc 1 670 3 view .LVU20
 116 003c 0394     		str	r4, [sp, #12]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 117              		.loc 1 670 3 view .LVU21
 118 003e 1A6B     		ldr	r2, [r3, #48]
 119 0040 42F08002 		orr	r2, r2, #128
 120 0044 1A63     		str	r2, [r3, #48]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 121              		.loc 1 670 3 view .LVU22
 122 0046 1A6B     		ldr	r2, [r3, #48]
 123 0048 02F08002 		and	r2, r2, #128
 124 004c 0392     		str	r2, [sp, #12]
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 125              		.loc 1 670 3 view .LVU23
 126 004e 039A     		ldr	r2, [sp, #12]
 127              	.LBE6:
 670:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 128              		.loc 1 670 3 view .LVU24
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 129              		.loc 1 671 3 view .LVU25
 130              	.LBB7:
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 131              		.loc 1 671 3 view .LVU26
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 23


 132 0050 0494     		str	r4, [sp, #16]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 133              		.loc 1 671 3 view .LVU27
 134 0052 1A6B     		ldr	r2, [r3, #48]
 135 0054 42F00102 		orr	r2, r2, #1
 136 0058 1A63     		str	r2, [r3, #48]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 137              		.loc 1 671 3 view .LVU28
 138 005a 1A6B     		ldr	r2, [r3, #48]
 139 005c 02F00102 		and	r2, r2, #1
 140 0060 0492     		str	r2, [sp, #16]
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 141              		.loc 1 671 3 view .LVU29
 142 0062 049A     		ldr	r2, [sp, #16]
 143              	.LBE7:
 671:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 144              		.loc 1 671 3 view .LVU30
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 145              		.loc 1 672 3 view .LVU31
 146              	.LBB8:
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 147              		.loc 1 672 3 view .LVU32
 148 0064 0594     		str	r4, [sp, #20]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 149              		.loc 1 672 3 view .LVU33
 150 0066 1A6B     		ldr	r2, [r3, #48]
 151 0068 42F00202 		orr	r2, r2, #2
 152 006c 1A63     		str	r2, [r3, #48]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 153              		.loc 1 672 3 view .LVU34
 154 006e 1A6B     		ldr	r2, [r3, #48]
 155 0070 02F00202 		and	r2, r2, #2
 156 0074 0592     		str	r2, [sp, #20]
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 157              		.loc 1 672 3 view .LVU35
 158 0076 059A     		ldr	r2, [sp, #20]
 159              	.LBE8:
 672:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 160              		.loc 1 672 3 view .LVU36
 673:Core/Src/main.c **** 
 161              		.loc 1 673 3 view .LVU37
 162              	.LBB9:
 673:Core/Src/main.c **** 
 163              		.loc 1 673 3 view .LVU38
 164 0078 0694     		str	r4, [sp, #24]
 673:Core/Src/main.c **** 
 165              		.loc 1 673 3 view .LVU39
 166 007a 1A6B     		ldr	r2, [r3, #48]
 167 007c 42F00802 		orr	r2, r2, #8
 168 0080 1A63     		str	r2, [r3, #48]
 673:Core/Src/main.c **** 
 169              		.loc 1 673 3 view .LVU40
 170 0082 1B6B     		ldr	r3, [r3, #48]
 171 0084 03F00803 		and	r3, r3, #8
 172 0088 0693     		str	r3, [sp, #24]
 673:Core/Src/main.c **** 
 173              		.loc 1 673 3 view .LVU41
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 24


 174 008a 069B     		ldr	r3, [sp, #24]
 175              	.LBE9:
 673:Core/Src/main.c **** 
 176              		.loc 1 673 3 view .LVU42
 676:Core/Src/main.c **** 
 177              		.loc 1 676 3 view .LVU43
 178 008c DFF84C91 		ldr	r9, .L5+20
 179 0090 2246     		mov	r2, r4
 180 0092 0821     		movs	r1, #8
 181 0094 4846     		mov	r0, r9
 182 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL1:
 679:Core/Src/main.c **** 
 184              		.loc 1 679 3 view .LVU44
 185 009a 4C4F     		ldr	r7, .L5+4
 186 009c 0122     		movs	r2, #1
 187 009e 1146     		mov	r1, r2
 188 00a0 3846     		mov	r0, r7
 189 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL2:
 682:Core/Src/main.c ****                           |Audio_RST_Pin, GPIO_PIN_RESET);
 191              		.loc 1 682 3 view .LVU45
 192 00a6 4A4E     		ldr	r6, .L5+8
 193 00a8 2246     		mov	r2, r4
 194 00aa 48F21701 		movw	r1, #32791
 195 00ae 3046     		mov	r0, r6
 196 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 197              	.LVL3:
 686:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 198              		.loc 1 686 3 view .LVU46
 686:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 199              		.loc 1 686 23 is_stmt 0 view .LVU47
 200 00b4 4FF00808 		mov	r8, #8
 201 00b8 CDF81C80 		str	r8, [sp, #28]
 687:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 687 3 is_stmt 1 view .LVU48
 687:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 687 24 is_stmt 0 view .LVU49
 204 00bc 0125     		movs	r5, #1
 205 00be 0895     		str	r5, [sp, #32]
 688:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 206              		.loc 1 688 3 is_stmt 1 view .LVU50
 688:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 207              		.loc 1 688 24 is_stmt 0 view .LVU51
 208 00c0 0994     		str	r4, [sp, #36]
 689:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 689 3 is_stmt 1 view .LVU52
 689:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 689 25 is_stmt 0 view .LVU53
 211 00c2 0A94     		str	r4, [sp, #40]
 690:Core/Src/main.c **** 
 212              		.loc 1 690 3 is_stmt 1 view .LVU54
 213 00c4 07A9     		add	r1, sp, #28
 214 00c6 4846     		mov	r0, r9
 215 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL4:
 693:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 25


 217              		.loc 1 693 3 view .LVU55
 693:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 693 23 is_stmt 0 view .LVU56
 219 00cc 0795     		str	r5, [sp, #28]
 694:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 694 3 is_stmt 1 view .LVU57
 694:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 694 24 is_stmt 0 view .LVU58
 222 00ce 0895     		str	r5, [sp, #32]
 695:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 695 3 is_stmt 1 view .LVU59
 695:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 695 24 is_stmt 0 view .LVU60
 225 00d0 0994     		str	r4, [sp, #36]
 696:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 696 3 is_stmt 1 view .LVU61
 696:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 227              		.loc 1 696 25 is_stmt 0 view .LVU62
 228 00d2 0A94     		str	r4, [sp, #40]
 697:Core/Src/main.c **** 
 229              		.loc 1 697 3 is_stmt 1 view .LVU63
 230 00d4 07A9     		add	r1, sp, #28
 231 00d6 3846     		mov	r0, r7
 232 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL5:
 700:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234              		.loc 1 700 3 view .LVU64
 700:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235              		.loc 1 700 23 is_stmt 0 view .LVU65
 236 00dc CDF81C80 		str	r8, [sp, #28]
 701:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 701 3 is_stmt 1 view .LVU66
 701:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 701 24 is_stmt 0 view .LVU67
 239 00e0 4FF00208 		mov	r8, #2
 240 00e4 CDF82080 		str	r8, [sp, #32]
 702:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241              		.loc 1 702 3 is_stmt 1 view .LVU68
 702:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242              		.loc 1 702 24 is_stmt 0 view .LVU69
 243 00e8 0994     		str	r4, [sp, #36]
 703:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 244              		.loc 1 703 3 is_stmt 1 view .LVU70
 703:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 245              		.loc 1 703 25 is_stmt 0 view .LVU71
 246 00ea 0A94     		str	r4, [sp, #40]
 704:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 247              		.loc 1 704 3 is_stmt 1 view .LVU72
 704:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 248              		.loc 1 704 29 is_stmt 0 view .LVU73
 249 00ec 4FF0050A 		mov	r10, #5
 250 00f0 CDF82CA0 		str	r10, [sp, #44]
 705:Core/Src/main.c **** 
 251              		.loc 1 705 3 is_stmt 1 view .LVU74
 252 00f4 07A9     		add	r1, sp, #28
 253 00f6 3846     		mov	r0, r7
 254 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 26


 255              	.LVL6:
 708:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 256              		.loc 1 708 3 view .LVU75
 708:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 257              		.loc 1 708 23 is_stmt 0 view .LVU76
 258 00fc 0795     		str	r5, [sp, #28]
 709:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 709 3 is_stmt 1 view .LVU77
 709:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 709 24 is_stmt 0 view .LVU78
 261 00fe 354B     		ldr	r3, .L5+12
 262 0100 0893     		str	r3, [sp, #32]
 710:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 263              		.loc 1 710 3 is_stmt 1 view .LVU79
 710:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 264              		.loc 1 710 24 is_stmt 0 view .LVU80
 265 0102 0994     		str	r4, [sp, #36]
 711:Core/Src/main.c **** 
 266              		.loc 1 711 3 is_stmt 1 view .LVU81
 267 0104 A7F50067 		sub	r7, r7, #2048
 268 0108 07A9     		add	r1, sp, #28
 269 010a 3846     		mov	r0, r7
 270 010c FFF7FEFF 		bl	HAL_GPIO_Init
 271              	.LVL7:
 714:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 272              		.loc 1 714 3 view .LVU82
 714:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 273              		.loc 1 714 23 is_stmt 0 view .LVU83
 274 0110 0423     		movs	r3, #4
 275 0112 0793     		str	r3, [sp, #28]
 715:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 715 3 is_stmt 1 view .LVU84
 715:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 715 24 is_stmt 0 view .LVU85
 278 0114 0894     		str	r4, [sp, #32]
 716:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 279              		.loc 1 716 3 is_stmt 1 view .LVU86
 716:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 280              		.loc 1 716 24 is_stmt 0 view .LVU87
 281 0116 0994     		str	r4, [sp, #36]
 717:Core/Src/main.c **** 
 282              		.loc 1 717 3 is_stmt 1 view .LVU88
 283 0118 DFF8C4B0 		ldr	fp, .L5+24
 284 011c 07A9     		add	r1, sp, #28
 285 011e 5846     		mov	r0, fp
 286 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL8:
 720:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 288              		.loc 1 720 3 view .LVU89
 720:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 289              		.loc 1 720 23 is_stmt 0 view .LVU90
 290 0124 4FF42063 		mov	r3, #2560
 291 0128 0793     		str	r3, [sp, #28]
 721:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 721 3 is_stmt 1 view .LVU91
 721:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 721 24 is_stmt 0 view .LVU92
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 27


 294 012a 2B4B     		ldr	r3, .L5+16
 295 012c 0893     		str	r3, [sp, #32]
 722:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 296              		.loc 1 722 3 is_stmt 1 view .LVU93
 722:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 297              		.loc 1 722 24 is_stmt 0 view .LVU94
 298 012e 0994     		str	r4, [sp, #36]
 723:Core/Src/main.c **** 
 299              		.loc 1 723 3 is_stmt 1 view .LVU95
 300 0130 07A9     		add	r1, sp, #28
 301 0132 4846     		mov	r0, r9
 302 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 303              	.LVL9:
 726:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 726 3 view .LVU96
 726:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 726 23 is_stmt 0 view .LVU97
 306 0138 4FF48063 		mov	r3, #1024
 307 013c 0793     		str	r3, [sp, #28]
 727:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 727 3 is_stmt 1 view .LVU98
 727:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 727 24 is_stmt 0 view .LVU99
 310 013e CDF82080 		str	r8, [sp, #32]
 728:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 728 3 is_stmt 1 view .LVU100
 728:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312              		.loc 1 728 24 is_stmt 0 view .LVU101
 313 0142 0994     		str	r4, [sp, #36]
 729:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 314              		.loc 1 729 3 is_stmt 1 view .LVU102
 729:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 315              		.loc 1 729 25 is_stmt 0 view .LVU103
 316 0144 0A94     		str	r4, [sp, #40]
 730:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 317              		.loc 1 730 3 is_stmt 1 view .LVU104
 730:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 318              		.loc 1 730 29 is_stmt 0 view .LVU105
 319 0146 CDF82CA0 		str	r10, [sp, #44]
 731:Core/Src/main.c **** 
 320              		.loc 1 731 3 is_stmt 1 view .LVU106
 321 014a 07A9     		add	r1, sp, #28
 322 014c 5846     		mov	r0, fp
 323 014e FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL10:
 735:Core/Src/main.c ****                           |Audio_RST_Pin;
 325              		.loc 1 735 3 view .LVU107
 735:Core/Src/main.c ****                           |Audio_RST_Pin;
 326              		.loc 1 735 23 is_stmt 0 view .LVU108
 327 0152 48F21703 		movw	r3, #32791
 328 0156 0793     		str	r3, [sp, #28]
 737:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 329              		.loc 1 737 3 is_stmt 1 view .LVU109
 737:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 737 24 is_stmt 0 view .LVU110
 331 0158 0895     		str	r5, [sp, #32]
 738:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 28


 332              		.loc 1 738 3 is_stmt 1 view .LVU111
 738:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333              		.loc 1 738 24 is_stmt 0 view .LVU112
 334 015a 0994     		str	r4, [sp, #36]
 739:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 335              		.loc 1 739 3 is_stmt 1 view .LVU113
 739:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 336              		.loc 1 739 25 is_stmt 0 view .LVU114
 337 015c 0A94     		str	r4, [sp, #40]
 740:Core/Src/main.c **** 
 338              		.loc 1 740 3 is_stmt 1 view .LVU115
 339 015e 07A9     		add	r1, sp, #28
 340 0160 3046     		mov	r0, r6
 341 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 342              	.LVL11:
 743:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343              		.loc 1 743 3 view .LVU116
 743:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 344              		.loc 1 743 23 is_stmt 0 view .LVU117
 345 0166 4FF40073 		mov	r3, #512
 346 016a 0793     		str	r3, [sp, #28]
 744:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 347              		.loc 1 744 3 is_stmt 1 view .LVU118
 744:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 744 24 is_stmt 0 view .LVU119
 349 016c 0894     		str	r4, [sp, #32]
 745:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 350              		.loc 1 745 3 is_stmt 1 view .LVU120
 745:Core/Src/main.c ****   HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 351              		.loc 1 745 24 is_stmt 0 view .LVU121
 352 016e 0994     		str	r4, [sp, #36]
 746:Core/Src/main.c **** 
 353              		.loc 1 746 3 is_stmt 1 view .LVU122
 354 0170 07A9     		add	r1, sp, #28
 355 0172 3846     		mov	r0, r7
 356 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 357              	.LVL12:
 749:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358              		.loc 1 749 3 view .LVU123
 749:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 359              		.loc 1 749 23 is_stmt 0 view .LVU124
 360 0178 4FF4E053 		mov	r3, #7168
 361 017c 0793     		str	r3, [sp, #28]
 750:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 750 3 is_stmt 1 view .LVU125
 750:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 750 24 is_stmt 0 view .LVU126
 364 017e CDF82080 		str	r8, [sp, #32]
 751:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 365              		.loc 1 751 3 is_stmt 1 view .LVU127
 751:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366              		.loc 1 751 24 is_stmt 0 view .LVU128
 367 0182 0994     		str	r4, [sp, #36]
 752:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 368              		.loc 1 752 3 is_stmt 1 view .LVU129
 752:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 369              		.loc 1 752 25 is_stmt 0 view .LVU130
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 29


 370 0184 0A94     		str	r4, [sp, #40]
 753:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 371              		.loc 1 753 3 is_stmt 1 view .LVU131
 753:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 372              		.loc 1 753 29 is_stmt 0 view .LVU132
 373 0186 0A23     		movs	r3, #10
 374 0188 0B93     		str	r3, [sp, #44]
 754:Core/Src/main.c **** 
 375              		.loc 1 754 3 is_stmt 1 view .LVU133
 376 018a 07A9     		add	r1, sp, #28
 377 018c 3846     		mov	r0, r7
 378 018e FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL13:
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 380              		.loc 1 757 3 view .LVU134
 757:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 381              		.loc 1 757 23 is_stmt 0 view .LVU135
 382 0192 2023     		movs	r3, #32
 383 0194 0793     		str	r3, [sp, #28]
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 758 3 is_stmt 1 view .LVU136
 758:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 385              		.loc 1 758 24 is_stmt 0 view .LVU137
 386 0196 0894     		str	r4, [sp, #32]
 759:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 387              		.loc 1 759 3 is_stmt 1 view .LVU138
 759:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 388              		.loc 1 759 24 is_stmt 0 view .LVU139
 389 0198 0994     		str	r4, [sp, #36]
 760:Core/Src/main.c **** 
 390              		.loc 1 760 3 is_stmt 1 view .LVU140
 391 019a 07A9     		add	r1, sp, #28
 392 019c 3046     		mov	r0, r6
 393 019e FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL14:
 763:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 395              		.loc 1 763 3 view .LVU141
 396 01a2 2246     		mov	r2, r4
 397 01a4 2146     		mov	r1, r4
 398 01a6 1720     		movs	r0, #23
 399 01a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 400              	.LVL15:
 764:Core/Src/main.c **** 
 401              		.loc 1 764 3 view .LVU142
 402 01ac 1720     		movs	r0, #23
 403 01ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 404              	.LVL16:
 766:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 405              		.loc 1 766 3 view .LVU143
 406 01b2 2246     		mov	r2, r4
 407 01b4 2146     		mov	r1, r4
 408 01b6 2820     		movs	r0, #40
 409 01b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 410              	.LVL17:
 767:Core/Src/main.c **** 
 411              		.loc 1 767 3 view .LVU144
 412 01bc 2820     		movs	r0, #40
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 30


 413 01be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 414              	.LVL18:
 769:Core/Src/main.c **** 
 415              		.loc 1 769 1 is_stmt 0 view .LVU145
 416 01c2 0DB0     		add	sp, sp, #52
 417              	.LCFI2:
 418              		.cfi_def_cfa_offset 36
 419              		@ sp needed
 420 01c4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 421              	.L6:
 422              		.align	2
 423              	.L5:
 424 01c8 00380240 		.word	1073887232
 425 01cc 00080240 		.word	1073874944
 426 01d0 000C0240 		.word	1073875968
 427 01d4 00001210 		.word	269615104
 428 01d8 00001110 		.word	269549568
 429 01dc 00100240 		.word	1073876992
 430 01e0 00040240 		.word	1073873920
 431              		.cfi_endproc
 432              	.LFE287:
 434              		.section	.text.IwdgTask,"ax",%progbits
 435              		.align	1
 436              		.global	IwdgTask
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	IwdgTask:
 443              	.LFB303:
1040:Core/Src/main.c ****   /* USER CODE BEGIN  */
 444              		.loc 1 1040 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              	.LVL19:
1040:Core/Src/main.c ****   /* USER CODE BEGIN  */
 449              		.loc 1 1040 1 is_stmt 0 view .LVU147
 450 0000 00B5     		push	{lr}
 451              	.LCFI3:
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 14, -4
 454 0002 83B0     		sub	sp, sp, #12
 455              	.LCFI4:
 456              		.cfi_def_cfa_offset 16
 457 0004 0FE0     		b	.L11
 458              	.LVL20:
 459              	.L9:
1051:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 460              		.loc 1 1051 9 is_stmt 1 view .LVU148
1051:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 461              		.loc 1 1051 18 is_stmt 0 view .LVU149
 462 0006 4FF47A73 		mov	r3, #1000
 463 000a 0093     		str	r3, [sp]
 464 000c 0123     		movs	r3, #1
 465 000e 1A46     		mov	r2, r3
 466 0010 0721     		movs	r1, #7
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 31


 467 0012 1B48     		ldr	r0, .L15
 468 0014 0068     		ldr	r0, [r0]
 469 0016 FFF7FEFF 		bl	xEventGroupWaitBits
 470              	.LVL21:
1051:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Beacon) == IWDG_BIT_Beacon) HAL_IWDG_Refresh(&hiwdg);
 471              		.loc 1 1051 16 view .LVU150
 472 001a 1A4B     		ldr	r3, .L15+4
 473 001c 1860     		str	r0, [r3]
1052:Core/Src/main.c ****         break;
 474              		.loc 1 1052 9 is_stmt 1 view .LVU151
1052:Core/Src/main.c ****         break;
 475              		.loc 1 1052 20 is_stmt 0 view .LVU152
 476 001e 00F00700 		and	r0, r0, #7
1052:Core/Src/main.c ****         break;
 477              		.loc 1 1052 11 view .LVU153
 478 0022 0728     		cmp	r0, #7
 479 0024 14D0     		beq	.L14
 480              	.L11:
1044:Core/Src/main.c ****   {
 481              		.loc 1 1044 3 is_stmt 1 view .LVU154
1046:Core/Src/main.c ****     {
 482              		.loc 1 1046 5 view .LVU155
 483 0026 184B     		ldr	r3, .L15+8
 484 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 485 002a 372B     		cmp	r3, #55
 486 002c EBD0     		beq	.L9
 487 002e 382B     		cmp	r3, #56
 488 0030 12D0     		beq	.L10
 489 0032 352B     		cmp	r3, #53
 490 0034 F7D1     		bne	.L11
1049:Core/Src/main.c ****       case '7':
 491              		.loc 1 1049 9 view .LVU156
1049:Core/Src/main.c ****       case '7':
 492              		.loc 1 1049 18 is_stmt 0 view .LVU157
 493 0036 4FF47A73 		mov	r3, #1000
 494 003a 0093     		str	r3, [sp]
 495 003c 0123     		movs	r3, #1
 496 003e 1A46     		mov	r2, r3
 497 0040 0721     		movs	r1, #7
 498 0042 0F48     		ldr	r0, .L15
 499 0044 0068     		ldr	r0, [r0]
 500 0046 FFF7FEFF 		bl	xEventGroupWaitBits
 501              	.LVL22:
1049:Core/Src/main.c ****       case '7':
 502              		.loc 1 1049 16 view .LVU158
 503 004a 0E4B     		ldr	r3, .L15+4
 504 004c 1860     		str	r0, [r3]
 505 004e DAE7     		b	.L9
 506              	.L14:
1052:Core/Src/main.c ****         break;
 507              		.loc 1 1052 59 is_stmt 1 discriminator 1 view .LVU159
 508 0050 0E48     		ldr	r0, .L15+12
 509 0052 FFF7FEFF 		bl	HAL_IWDG_Refresh
 510              	.LVL23:
 511 0056 E6E7     		b	.L11
 512              	.L10:
1055:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 32


 513              		.loc 1 1055 9 view .LVU160
1055:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
 514              		.loc 1 1055 18 is_stmt 0 view .LVU161
 515 0058 4FF47A73 		mov	r3, #1000
 516 005c 0093     		str	r3, [sp]
 517 005e 0123     		movs	r3, #1
 518 0060 1A46     		mov	r2, r3
 519 0062 0D21     		movs	r1, #13
 520 0064 0648     		ldr	r0, .L15
 521 0066 0068     		ldr	r0, [r0]
 522 0068 FFF7FEFF 		bl	xEventGroupWaitBits
 523              	.LVL24:
1055:Core/Src/main.c ****         if((uxBits & IWDG_BIT_Payload) == IWDG_BIT_Payload) HAL_IWDG_Refresh(&hiwdg);
 524              		.loc 1 1055 16 view .LVU162
 525 006c 054B     		ldr	r3, .L15+4
 526 006e 1860     		str	r0, [r3]
1056:Core/Src/main.c ****         break;
 527              		.loc 1 1056 9 is_stmt 1 view .LVU163
1056:Core/Src/main.c ****         break;
 528              		.loc 1 1056 20 is_stmt 0 view .LVU164
 529 0070 00F00D00 		and	r0, r0, #13
1056:Core/Src/main.c ****         break;
 530              		.loc 1 1056 11 view .LVU165
 531 0074 0D28     		cmp	r0, #13
 532 0076 D6D1     		bne	.L11
1056:Core/Src/main.c ****         break;
 533              		.loc 1 1056 61 is_stmt 1 discriminator 1 view .LVU166
 534 0078 0448     		ldr	r0, .L15+12
 535 007a FFF7FEFF 		bl	HAL_IWDG_Refresh
 536              	.LVL25:
 537 007e D2E7     		b	.L11
 538              	.L16:
 539              		.align	2
 540              	.L15:
 541 0080 00000000 		.word	iwdgEventGroup
 542 0084 00000000 		.word	uxBits
 543 0088 00000000 		.word	.LANCHOR0
 544 008c 00000000 		.word	hiwdg
 545              		.cfi_endproc
 546              	.LFE303:
 548              		.section	.text.RealTimeClockTask,"ax",%progbits
 549              		.align	1
 550              		.global	RealTimeClockTask
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 554              		.fpu fpv4-sp-d16
 556              	RealTimeClockTask:
 557              	.LVL26:
 558              	.LFB304:
1064:Core/Src/main.c ****   /* USER CODE BEGIN  */
 559              		.loc 1 1064 1 view -0
 560              		.cfi_startproc
 561              		@ Volatile: function does not return.
 562              		@ args = 0, pretend = 0, frame = 24
 563              		@ frame_needed = 0, uses_anonymous_args = 0
1064:Core/Src/main.c ****   /* USER CODE BEGIN  */
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 33


 564              		.loc 1 1064 1 is_stmt 0 view .LVU168
 565 0000 00B5     		push	{lr}
 566              	.LCFI5:
 567              		.cfi_def_cfa_offset 4
 568              		.cfi_offset 14, -4
 569 0002 87B0     		sub	sp, sp, #28
 570              	.LCFI6:
 571              		.cfi_def_cfa_offset 32
1066:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
 572              		.loc 1 1066 3 is_stmt 1 view .LVU169
1066:Core/Src/main.c ****   RTC_DateTypeDef sDate={0};
 573              		.loc 1 1066 19 is_stmt 0 view .LVU170
 574 0004 0023     		movs	r3, #0
 575 0006 0193     		str	r3, [sp, #4]
 576 0008 0293     		str	r3, [sp, #8]
 577 000a 0393     		str	r3, [sp, #12]
 578 000c 0493     		str	r3, [sp, #16]
 579 000e 0593     		str	r3, [sp, #20]
1067:Core/Src/main.c ****   /* Infinite loop */
 580              		.loc 1 1067 3 is_stmt 1 view .LVU171
1067:Core/Src/main.c ****   /* Infinite loop */
 581              		.loc 1 1067 19 is_stmt 0 view .LVU172
 582 0010 0093     		str	r3, [sp]
 583              	.LVL27:
 584              	.L18:
1069:Core/Src/main.c ****   {
 585              		.loc 1 1069 3 is_stmt 1 discriminator 1 view .LVU173
1071:Core/Src/main.c ****     HAL_RTC_GetDate( &hrtc, &sDate, RTC_FORMAT_BIN);
 586              		.loc 1 1071 5 discriminator 1 view .LVU174
 587 0012 0D4C     		ldr	r4, .L20
 588 0014 0022     		movs	r2, #0
 589 0016 01A9     		add	r1, sp, #4
 590 0018 2046     		mov	r0, r4
 591 001a FFF7FEFF 		bl	HAL_RTC_GetTime
 592              	.LVL28:
1072:Core/Src/main.c ****     xQueueSend( rtcQueue, &sTime, 1000);
 593              		.loc 1 1072 5 discriminator 1 view .LVU175
 594 001e 0022     		movs	r2, #0
 595 0020 6946     		mov	r1, sp
 596 0022 2046     		mov	r0, r4
 597 0024 FFF7FEFF 		bl	HAL_RTC_GetDate
 598              	.LVL29:
1073:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_rtcTask);
 599              		.loc 1 1073 5 discriminator 1 view .LVU176
 600 0028 0023     		movs	r3, #0
 601 002a 4FF47A72 		mov	r2, #1000
 602 002e 01A9     		add	r1, sp, #4
 603 0030 0648     		ldr	r0, .L20+4
 604 0032 0068     		ldr	r0, [r0]
 605 0034 FFF7FEFF 		bl	xQueueGenericSend
 606              	.LVL30:
1074:Core/Src/main.c ****   }
 607              		.loc 1 1074 5 discriminator 1 view .LVU177
1074:Core/Src/main.c ****   }
 608              		.loc 1 1074 14 is_stmt 0 discriminator 1 view .LVU178
 609 0038 0121     		movs	r1, #1
 610 003a 054B     		ldr	r3, .L20+8
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 34


 611 003c 1868     		ldr	r0, [r3]
 612 003e FFF7FEFF 		bl	xEventGroupSetBits
 613              	.LVL31:
1074:Core/Src/main.c ****   }
 614              		.loc 1 1074 12 discriminator 1 view .LVU179
 615 0042 044B     		ldr	r3, .L20+12
 616 0044 1860     		str	r0, [r3]
1069:Core/Src/main.c ****   {
 617              		.loc 1 1069 8 is_stmt 1 discriminator 1 view .LVU180
 618 0046 E4E7     		b	.L18
 619              	.L21:
 620              		.align	2
 621              	.L20:
 622 0048 00000000 		.word	hrtc
 623 004c 00000000 		.word	rtcQueue
 624 0050 00000000 		.word	iwdgEventGroup
 625 0054 00000000 		.word	uxBits
 626              		.cfi_endproc
 627              	.LFE304:
 629              		.section	.rodata.StartCreateTask.str1.4,"aMS",%progbits,1
 630              		.align	2
 631              	.LC0:
 632 0000 6C61756E 		.ascii	"launctest\000"
 632      63746573 
 632      7400
 633 000a 0000     		.align	2
 634              	.LC1:
 635 000c 72656665 		.ascii	"referance\000"
 635      72616E63 
 635      6500
 636 0016 0000     		.align	2
 637              	.LC2:
 638 0018 69776467 		.ascii	"iwdg\000"
 638      00
 639 001d 000000   		.align	2
 640              	.LC3:
 641 0020 72746300 		.ascii	"rtc\000"
 642              		.align	2
 643              	.LC4:
 644 0024 61636365 		.ascii	"accelero\000"
 644      6C65726F 
 644      00
 645 002d 000000   		.align	2
 646              	.LC5:
 647 0030 7061796C 		.ascii	"payload\000"
 647      6F616400 
 648              		.align	2
 649              	.LC6:
 650 0038 7472616E 		.ascii	"transmit\000"
 650      736D6974 
 650      00
 651              		.section	.text.StartCreateTask,"ax",%progbits
 652              		.align	1
 653              		.global	StartCreateTask
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 35


 657              		.fpu fpv4-sp-d16
 659              	StartCreateTask:
 660              	.LFB288:
 777:Core/Src/main.c ****   if(RX1_Char == 0x00) xTaskCreate( LaunchTestTask, "launctest", 256, NULL, tskIDLE_PRIORITY + 6, &
 661              		.loc 1 777 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665 0000 00B5     		push	{lr}
 666              	.LCFI7:
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 14, -4
 669 0002 83B0     		sub	sp, sp, #12
 670              	.LCFI8:
 671              		.cfi_def_cfa_offset 16
 778:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 672              		.loc 1 778 3 view .LVU182
 778:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 673              		.loc 1 778 15 is_stmt 0 view .LVU183
 674 0004 2C4B     		ldr	r3, .L28
 675 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 778:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 676              		.loc 1 778 5 view .LVU184
 677 0008 002B     		cmp	r3, #0
 678 000a 3DD0     		beq	.L26
 679              	.L23:
 779:Core/Src/main.c ****   xTaskCreate( IwdgTask, "iwdg", 256, NULL, tskIDLE_PRIORITY + 4, &Iwdg);
 680              		.loc 1 779 3 is_stmt 1 view .LVU185
 681 000c 2B4B     		ldr	r3, .L28+4
 682 000e 0193     		str	r3, [sp, #4]
 683 0010 0523     		movs	r3, #5
 684 0012 0093     		str	r3, [sp]
 685 0014 0023     		movs	r3, #0
 686 0016 4FF40072 		mov	r2, #512
 687 001a 2949     		ldr	r1, .L28+8
 688 001c 2948     		ldr	r0, .L28+12
 689 001e FFF7FEFF 		bl	xTaskCreate
 690              	.LVL32:
 780:Core/Src/main.c ****   xTaskCreate( RealTimeClockTask, "rtc", 256, NULL, tskIDLE_PRIORITY + 3, &RealTimeClock);
 691              		.loc 1 780 3 view .LVU186
 692 0022 294B     		ldr	r3, .L28+16
 693 0024 0193     		str	r3, [sp, #4]
 694 0026 0423     		movs	r3, #4
 695 0028 0093     		str	r3, [sp]
 696 002a 0023     		movs	r3, #0
 697 002c 4FF48072 		mov	r2, #256
 698 0030 2649     		ldr	r1, .L28+20
 699 0032 2748     		ldr	r0, .L28+24
 700 0034 FFF7FEFF 		bl	xTaskCreate
 701              	.LVL33:
 781:Core/Src/main.c ****   if(RX1_Char != '8') xTaskCreate( AcceleroTask,  "accelero", 512, NULL, tskIDLE_PRIORITY + 2, &Acc
 702              		.loc 1 781 3 view .LVU187
 703 0038 264B     		ldr	r3, .L28+28
 704 003a 0193     		str	r3, [sp, #4]
 705 003c 0323     		movs	r3, #3
 706 003e 0093     		str	r3, [sp]
 707 0040 0023     		movs	r3, #0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 36


 708 0042 4FF48072 		mov	r2, #256
 709 0046 2449     		ldr	r1, .L28+32
 710 0048 2448     		ldr	r0, .L28+36
 711 004a FFF7FEFF 		bl	xTaskCreate
 712              	.LVL34:
 782:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 713              		.loc 1 782 3 view .LVU188
 782:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 714              		.loc 1 782 15 is_stmt 0 view .LVU189
 715 004e 1A4B     		ldr	r3, .L28
 716 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 782:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 717              		.loc 1 782 5 view .LVU190
 718 0052 382B     		cmp	r3, #56
 719 0054 24D1     		bne	.L27
 720              	.L24:
 783:Core/Src/main.c ****   xTaskCreate( TransmitTask,  "transmit", 512, NULL, tskIDLE_PRIORITY + 1, &Transmit);
 721              		.loc 1 783 3 is_stmt 1 view .LVU191
 722 0056 224B     		ldr	r3, .L28+40
 723 0058 0193     		str	r3, [sp, #4]
 724 005a 0223     		movs	r3, #2
 725 005c 0093     		str	r3, [sp]
 726 005e 0023     		movs	r3, #0
 727 0060 4FF48072 		mov	r2, #256
 728 0064 1F49     		ldr	r1, .L28+44
 729 0066 2048     		ldr	r0, .L28+48
 730 0068 FFF7FEFF 		bl	xTaskCreate
 731              	.LVL35:
 784:Core/Src/main.c **** }
 732              		.loc 1 784 3 view .LVU192
 733 006c 1F4B     		ldr	r3, .L28+52
 734 006e 0193     		str	r3, [sp, #4]
 735 0070 0123     		movs	r3, #1
 736 0072 0093     		str	r3, [sp]
 737 0074 0023     		movs	r3, #0
 738 0076 4FF40072 		mov	r2, #512
 739 007a 1D49     		ldr	r1, .L28+56
 740 007c 1D48     		ldr	r0, .L28+60
 741 007e FFF7FEFF 		bl	xTaskCreate
 742              	.LVL36:
 785:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 743              		.loc 1 785 1 is_stmt 0 view .LVU193
 744 0082 03B0     		add	sp, sp, #12
 745              	.LCFI9:
 746              		.cfi_remember_state
 747              		.cfi_def_cfa_offset 4
 748              		@ sp needed
 749 0084 5DF804FB 		ldr	pc, [sp], #4
 750              	.L26:
 751              	.LCFI10:
 752              		.cfi_restore_state
 778:Core/Src/main.c ****   xTaskCreate( ReferanceTask,  "referance", 512, NULL, tskIDLE_PRIORITY + 5, &Referance);
 753              		.loc 1 778 24 is_stmt 1 discriminator 1 view .LVU194
 754 0088 1B4B     		ldr	r3, .L28+64
 755 008a 0193     		str	r3, [sp, #4]
 756 008c 0623     		movs	r3, #6
 757 008e 0093     		str	r3, [sp]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 37


 758 0090 0023     		movs	r3, #0
 759 0092 4FF48072 		mov	r2, #256
 760 0096 1949     		ldr	r1, .L28+68
 761 0098 1948     		ldr	r0, .L28+72
 762 009a FFF7FEFF 		bl	xTaskCreate
 763              	.LVL37:
 764 009e B5E7     		b	.L23
 765              	.L27:
 782:Core/Src/main.c ****   xTaskCreate( PayloadTask,  "payload", 256, NULL, tskIDLE_PRIORITY + 2, &Payload);
 766              		.loc 1 782 23 discriminator 1 view .LVU195
 767 00a0 184B     		ldr	r3, .L28+76
 768 00a2 0193     		str	r3, [sp, #4]
 769 00a4 0223     		movs	r3, #2
 770 00a6 0093     		str	r3, [sp]
 771 00a8 0023     		movs	r3, #0
 772 00aa 4FF40072 		mov	r2, #512
 773 00ae 1649     		ldr	r1, .L28+80
 774 00b0 1648     		ldr	r0, .L28+84
 775 00b2 FFF7FEFF 		bl	xTaskCreate
 776              	.LVL38:
 777 00b6 CEE7     		b	.L24
 778              	.L29:
 779              		.align	2
 780              	.L28:
 781 00b8 00000000 		.word	.LANCHOR0
 782 00bc 00000000 		.word	.LANCHOR2
 783 00c0 0C000000 		.word	.LC1
 784 00c4 00000000 		.word	ReferanceTask
 785 00c8 00000000 		.word	.LANCHOR3
 786 00cc 18000000 		.word	.LC2
 787 00d0 00000000 		.word	IwdgTask
 788 00d4 00000000 		.word	.LANCHOR4
 789 00d8 20000000 		.word	.LC3
 790 00dc 00000000 		.word	RealTimeClockTask
 791 00e0 00000000 		.word	.LANCHOR6
 792 00e4 30000000 		.word	.LC5
 793 00e8 00000000 		.word	PayloadTask
 794 00ec 00000000 		.word	.LANCHOR7
 795 00f0 38000000 		.word	.LC6
 796 00f4 00000000 		.word	TransmitTask
 797 00f8 00000000 		.word	.LANCHOR1
 798 00fc 00000000 		.word	.LC0
 799 0100 00000000 		.word	LaunchTestTask
 800 0104 00000000 		.word	.LANCHOR5
 801 0108 24000000 		.word	.LC4
 802 010c 00000000 		.word	AcceleroTask
 803              		.cfi_endproc
 804              	.LFE288:
 806              		.section	.rodata.HAL_UART_RxCpltCallback.str1.4,"aMS",%progbits,1
 807              		.align	2
 808              	.LC7:
 809 0000 0D0A4572 		.ascii	"\015\012Error input!\015\012\000"
 809      726F7220 
 809      696E7075 
 809      74210D0A 
 809      00
 810 0011 000000   		.align	2
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 38


 811              	.LC8:
 812 0014 0D0A4772 		.ascii	"\015\012Ground station uplink succeed\015\012\000"
 812      6F756E64 
 812      20737461 
 812      74696F6E 
 812      2075706C 
 813              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 814              		.align	1
 815              		.global	HAL_UART_RxCpltCallback
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 819              		.fpu fpv4-sp-d16
 821              	HAL_UART_RxCpltCallback:
 822              	.LVL39:
 823              	.LFB289:
 790:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
 824              		.loc 1 790 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 56
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 790:Core/Src/main.c ****   uint8_t default_t[] = "\r\nError input!\r\n";
 828              		.loc 1 790 1 is_stmt 0 view .LVU197
 829 0000 30B5     		push	{r4, r5, lr}
 830              	.LCFI11:
 831              		.cfi_def_cfa_offset 12
 832              		.cfi_offset 4, -12
 833              		.cfi_offset 5, -8
 834              		.cfi_offset 14, -4
 835 0002 8FB0     		sub	sp, sp, #60
 836              	.LCFI12:
 837              		.cfi_def_cfa_offset 72
 791:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 838              		.loc 1 791 3 is_stmt 1 view .LVU198
 791:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 839              		.loc 1 791 11 is_stmt 0 view .LVU199
 840 0004 09AC     		add	r4, sp, #36
 841 0006 1B4D     		ldr	r5, .L38
 842 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 843              	.LVL40:
 791:Core/Src/main.c ****   uint8_t uplink[] = "\r\nGround station uplink succeed\r\n";
 844              		.loc 1 791 11 view .LVU200
 845 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 846 000c 2B68     		ldr	r3, [r5]
 847 000e 2370     		strb	r3, [r4]
 792:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 848              		.loc 1 792 3 is_stmt 1 view .LVU201
 792:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 849              		.loc 1 792 11 is_stmt 0 view .LVU202
 850 0010 6C46     		mov	r4, sp
 851 0012 194D     		ldr	r5, .L38+4
 852 0014 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 853 0016 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 854 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 855 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 856 001c 2B68     		ldr	r3, [r5]
 857 001e 2380     		strh	r3, [r4]	@ movhi
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 39


 793:Core/Src/main.c ****   switch(RX1_Char)
 858              		.loc 1 793 3 is_stmt 1 view .LVU203
 859 0020 164C     		ldr	r4, .L38+8
 860 0022 0122     		movs	r2, #1
 861 0024 2146     		mov	r1, r4
 862 0026 1648     		ldr	r0, .L38+12
 863 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 864              	.LVL41:
 794:Core/Src/main.c ****   {
 865              		.loc 1 794 3 view .LVU204
 866 002c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 867 002e 362B     		cmp	r3, #54
 868 0030 1AD0     		beq	.L31
 869 0032 0DD9     		bls	.L37
 870 0034 413B     		subs	r3, r3, #65
 871 0036 DBB2     		uxtb	r3, r3
 872 0038 022B     		cmp	r3, #2
 873 003a 0DD9     		bls	.L34
 874              	.L33:
 813:Core/Src/main.c ****         RX1_Char = 0x00; 
 875              		.loc 1 813 9 view .LVU205
 876 003c 6423     		movs	r3, #100
 877 003e 1022     		movs	r2, #16
 878 0040 09A9     		add	r1, sp, #36
 879 0042 0F48     		ldr	r0, .L38+12
 880 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 881              	.LVL42:
 814:Core/Src/main.c ****   }
 882              		.loc 1 814 9 view .LVU206
 814:Core/Src/main.c ****   }
 883              		.loc 1 814 18 is_stmt 0 view .LVU207
 884 0048 0C4B     		ldr	r3, .L38+8
 885 004a 0022     		movs	r2, #0
 886 004c 1A70     		strb	r2, [r3]
 816:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
 887              		.loc 1 816 1 view .LVU208
 888 004e 09E0     		b	.L30
 889              	.L37:
 794:Core/Src/main.c ****   {
 890              		.loc 1 794 3 view .LVU209
 891 0050 313B     		subs	r3, r3, #49
 892 0052 DBB2     		uxtb	r3, r3
 893 0054 042B     		cmp	r3, #4
 894 0056 F1D8     		bhi	.L33
 895              	.L34:
 804:Core/Src/main.c ****        break;
 896              		.loc 1 804 9 is_stmt 1 view .LVU210
 897 0058 3223     		movs	r3, #50
 898 005a 2122     		movs	r2, #33
 899 005c 6946     		mov	r1, sp
 900 005e 0848     		ldr	r0, .L38+12
 901 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 902              	.LVL43:
 805:Core/Src/main.c ****       case '6':
 903              		.loc 1 805 8 view .LVU211
 904              	.L30:
 816:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//Need Hardware check
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 40


 905              		.loc 1 816 1 is_stmt 0 view .LVU212
 906 0064 0FB0     		add	sp, sp, #60
 907              	.LCFI13:
 908              		.cfi_remember_state
 909              		.cfi_def_cfa_offset 12
 910              		@ sp needed
 911 0066 30BD     		pop	{r4, r5, pc}
 912              	.L31:
 913              	.LCFI14:
 914              		.cfi_restore_state
 807:Core/Src/main.c ****         break;
 915              		.loc 1 807 9 is_stmt 1 view .LVU213
 916 0068 064B     		ldr	r3, .L38+16
 917 006a 1868     		ldr	r0, [r3]
 918 006c FFF7FEFF 		bl	xTaskResumeFromISR
 919              	.LVL44:
 808:Core/Src/main.c ****       /*case '7':
 920              		.loc 1 808 9 view .LVU214
 921 0070 F8E7     		b	.L30
 922              	.L39:
 923 0072 00BF     		.align	2
 924              	.L38:
 925 0074 00000000 		.word	.LC7
 926 0078 14000000 		.word	.LC8
 927 007c 00000000 		.word	.LANCHOR0
 928 0080 00000000 		.word	huart3
 929 0084 00000000 		.word	.LANCHOR1
 930              		.cfi_endproc
 931              	.LFE289:
 933              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 934              		.align	1
 935              		.global	HAL_GPIO_EXTI_Callback
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 939              		.fpu fpv4-sp-d16
 941              	HAL_GPIO_EXTI_Callback:
 942              	.LVL45:
 943              	.LFB290:
 818:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 944              		.loc 1 818 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 818:Core/Src/main.c ****   if(GPIO_Pin == GPIO_PIN_9){
 948              		.loc 1 818 1 is_stmt 0 view .LVU216
 949 0000 10B5     		push	{r4, lr}
 950              	.LCFI15:
 951              		.cfi_def_cfa_offset 8
 952              		.cfi_offset 4, -8
 953              		.cfi_offset 14, -4
 954 0002 0446     		mov	r4, r0
 819:Core/Src/main.c ****       RX1_Char = '7';
 955              		.loc 1 819 3 is_stmt 1 view .LVU217
 819:Core/Src/main.c ****       RX1_Char = '7';
 956              		.loc 1 819 5 is_stmt 0 view .LVU218
 957 0004 B0F5007F 		cmp	r0, #512
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 41


 958 0008 03D0     		beq	.L44
 959              	.LVL46:
 960              	.L41:
 823:Core/Src/main.c ****       RX1_Char = '8';
 961              		.loc 1 823 3 is_stmt 1 view .LVU219
 823:Core/Src/main.c ****       RX1_Char = '8';
 962              		.loc 1 823 5 is_stmt 0 view .LVU220
 963 000a B4F5006F 		cmp	r4, #2048
 964 000e 08D0     		beq	.L45
 965              	.L40:
 827:Core/Src/main.c **** 
 966              		.loc 1 827 1 view .LVU221
 967 0010 10BD     		pop	{r4, pc}
 968              	.LVL47:
 969              	.L44:
 820:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 970              		.loc 1 820 7 is_stmt 1 view .LVU222
 820:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 971              		.loc 1 820 16 is_stmt 0 view .LVU223
 972 0012 084B     		ldr	r3, .L46
 973 0014 3722     		movs	r2, #55
 974 0016 1A70     		strb	r2, [r3]
 821:Core/Src/main.c ****   }
 975              		.loc 1 821 7 is_stmt 1 view .LVU224
 976 0018 074B     		ldr	r3, .L46+4
 977 001a 1868     		ldr	r0, [r3]
 978              	.LVL48:
 821:Core/Src/main.c ****   }
 979              		.loc 1 821 7 is_stmt 0 view .LVU225
 980 001c FFF7FEFF 		bl	xTaskResumeFromISR
 981              	.LVL49:
 982 0020 F3E7     		b	.L41
 983              	.L45:
 824:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 984              		.loc 1 824 7 is_stmt 1 view .LVU226
 824:Core/Src/main.c ****       xTaskResumeFromISR(Referance);
 985              		.loc 1 824 16 is_stmt 0 view .LVU227
 986 0022 044B     		ldr	r3, .L46
 987 0024 3822     		movs	r2, #56
 988 0026 1A70     		strb	r2, [r3]
 825:Core/Src/main.c ****   }
 989              		.loc 1 825 7 is_stmt 1 view .LVU228
 990 0028 034B     		ldr	r3, .L46+4
 991 002a 1868     		ldr	r0, [r3]
 992 002c FFF7FEFF 		bl	xTaskResumeFromISR
 993              	.LVL50:
 827:Core/Src/main.c **** 
 994              		.loc 1 827 1 is_stmt 0 view .LVU229
 995 0030 EEE7     		b	.L40
 996              	.L47:
 997 0032 00BF     		.align	2
 998              	.L46:
 999 0034 00000000 		.word	.LANCHOR0
 1000 0038 00000000 		.word	.LANCHOR2
 1001              		.cfi_endproc
 1002              	.LFE290:
 1004              		.section	.text.UARTRx_IT,"ax",%progbits
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 42


 1005              		.align	1
 1006              		.global	UARTRx_IT
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1010              		.fpu fpv4-sp-d16
 1012              	UARTRx_IT:
 1013              	.LFB291:
 831:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart3, &RX1_Char, 1);
 1014              		.loc 1 831 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018 0000 08B5     		push	{r3, lr}
 1019              	.LCFI16:
 1020              		.cfi_def_cfa_offset 8
 1021              		.cfi_offset 3, -8
 1022              		.cfi_offset 14, -4
 832:Core/Src/main.c **** }
 1023              		.loc 1 832 3 view .LVU231
 1024 0002 0122     		movs	r2, #1
 1025 0004 0249     		ldr	r1, .L50
 1026 0006 0348     		ldr	r0, .L50+4
 1027 0008 FFF7FEFF 		bl	HAL_UART_Receive_IT
 1028              	.LVL51:
 833:Core/Src/main.c **** 
 1029              		.loc 1 833 1 is_stmt 0 view .LVU232
 1030 000c 08BD     		pop	{r3, pc}
 1031              	.L51:
 1032 000e 00BF     		.align	2
 1033              	.L50:
 1034 0010 00000000 		.word	.LANCHOR0
 1035 0014 00000000 		.word	huart3
 1036              		.cfi_endproc
 1037              	.LFE291:
 1039              		.section	.rodata.LoRa_Set.str1.4,"aMS",%progbits,1
 1040              		.align	2
 1041              	.LC9:
 1042 0000 41542B50 		.ascii	"AT+PARAMETER=10,7,1,7\015\012\000"
 1042      4152414D 
 1042      45544552 
 1042      3D31302C 
 1042      372C312C 
 1043              		.align	2
 1044              	.LC10:
 1045 0018 41542B42 		.ascii	"AT+BAND=434000000\015\012\000"
 1045      414E443D 
 1045      34333430 
 1045      30303030 
 1045      300D0A00 
 1046              		.align	2
 1047              	.LC11:
 1048 002c 41542B43 		.ascii	"AT+CRFOP=00\015\012\000"
 1048      52464F50 
 1048      3D30300D 
 1048      0A00
 1049              		.section	.text.LoRa_Set,"ax",%progbits
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 43


 1050              		.align	1
 1051              		.global	LoRa_Set
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu fpv4-sp-d16
 1057              	LoRa_Set:
 1058              	.LFB292:
 836:Core/Src/main.c ****   /* LoRa Parameter Setting*/
 1059              		.loc 1 836 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 64
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063 0000 30B5     		push	{r4, r5, lr}
 1064              	.LCFI17:
 1065              		.cfi_def_cfa_offset 12
 1066              		.cfi_offset 4, -12
 1067              		.cfi_offset 5, -8
 1068              		.cfi_offset 14, -4
 1069 0002 91B0     		sub	sp, sp, #68
 1070              	.LCFI18:
 1071              		.cfi_def_cfa_offset 80
 838:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 1072              		.loc 1 838 3 view .LVU234
 838:Core/Src/main.c ****   uint8_t BAND[] = "AT+BAND=434000000\r\n";//434 MHz
 1073              		.loc 1 838 11 is_stmt 0 view .LVU235
 1074 0004 0AAC     		add	r4, sp, #40
 1075 0006 1B4D     		ldr	r5, .L54
 1076 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1077 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1078 000c 95E80300 		ldm	r5, {r0, r1}
 1079 0010 84E80300 		stm	r4, {r0, r1}
 839:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 1080              		.loc 1 839 3 is_stmt 1 view .LVU236
 839:Core/Src/main.c ****   uint8_t CRFOP[] = "AT+CRFOP=00\r\n";// Power output  0 dbm		
 1081              		.loc 1 839 11 is_stmt 0 view .LVU237
 1082 0014 05AC     		add	r4, sp, #20
 1083 0016 184D     		ldr	r5, .L54+4
 1084 0018 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1085 001a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1086 001c 2B68     		ldr	r3, [r5]
 1087 001e 2360     		str	r3, [r4]
 840:Core/Src/main.c ****   /* HAL function to set LoRa */
 1088              		.loc 1 840 3 is_stmt 1 view .LVU238
 840:Core/Src/main.c ****   /* HAL function to set LoRa */
 1089              		.loc 1 840 11 is_stmt 0 view .LVU239
 1090 0020 164B     		ldr	r3, .L54+8
 1091 0022 01AC     		add	r4, sp, #4
 1092 0024 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1093 0026 07C4     		stmia	r4!, {r0, r1, r2}
 1094 0028 2380     		strh	r3, [r4]	@ movhi
 842:Core/Src/main.c ****   HAL_Delay(500);
 1095              		.loc 1 842 3 is_stmt 1 view .LVU240
 1096 002a 154C     		ldr	r4, .L54+12
 1097 002c 42F21073 		movw	r3, #10000
 1098 0030 1722     		movs	r2, #23
 1099 0032 0AA9     		add	r1, sp, #40
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 44


 1100 0034 2046     		mov	r0, r4
 1101 0036 FFF7FEFF 		bl	HAL_UART_Transmit
 1102              	.LVL52:
 843:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, BAND, sizeof(BAND)-1, 10000);
 1103              		.loc 1 843 3 view .LVU241
 1104 003a 4FF4FA70 		mov	r0, #500
 1105 003e FFF7FEFF 		bl	HAL_Delay
 1106              	.LVL53:
 844:Core/Src/main.c ****   HAL_Delay(500);
 1107              		.loc 1 844 3 view .LVU242
 1108 0042 42F21073 		movw	r3, #10000
 1109 0046 1322     		movs	r2, #19
 1110 0048 05A9     		add	r1, sp, #20
 1111 004a 2046     		mov	r0, r4
 1112 004c FFF7FEFF 		bl	HAL_UART_Transmit
 1113              	.LVL54:
 845:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, CRFOP, sizeof(CRFOP)-1, 10000);
 1114              		.loc 1 845 3 view .LVU243
 1115 0050 4FF4FA70 		mov	r0, #500
 1116 0054 FFF7FEFF 		bl	HAL_Delay
 1117              	.LVL55:
 846:Core/Src/main.c ****   HAL_Delay(500);
 1118              		.loc 1 846 3 view .LVU244
 1119 0058 42F21073 		movw	r3, #10000
 1120 005c 0D22     		movs	r2, #13
 1121 005e 01A9     		add	r1, sp, #4
 1122 0060 2046     		mov	r0, r4
 1123 0062 FFF7FEFF 		bl	HAL_UART_Transmit
 1124              	.LVL56:
 847:Core/Src/main.c ****   /* LoRa Setting END */
 1125              		.loc 1 847 3 view .LVU245
 1126 0066 4FF4FA70 		mov	r0, #500
 1127 006a FFF7FEFF 		bl	HAL_Delay
 1128              	.LVL57:
 849:Core/Src/main.c **** void Uplink_Ground(void)
 1129              		.loc 1 849 1 is_stmt 0 view .LVU246
 1130 006e 11B0     		add	sp, sp, #68
 1131              	.LCFI19:
 1132              		.cfi_def_cfa_offset 12
 1133              		@ sp needed
 1134 0070 30BD     		pop	{r4, r5, pc}
 1135              	.L55:
 1136 0072 00BF     		.align	2
 1137              	.L54:
 1138 0074 00000000 		.word	.LC9
 1139 0078 18000000 		.word	.LC10
 1140 007c 2C000000 		.word	.LC11
 1141 0080 00000000 		.word	huart2
 1142              		.cfi_endproc
 1143              	.LFE292:
 1145              		.section	.rodata.Uplink_Ground.str1.4,"aMS",%progbits,1
 1146              		.align	2
 1147              	.LC12:
 1148 0000 456D6572 		.ascii	"Emergency return!\015\012\000"
 1148      67656E63 
 1148      79207265 
 1148      7475726E 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 45


 1148      210D0A00 
 1149              		.align	2
 1150              	.LC13:
 1151 0014 52657370 		.ascii	"Response OK!\015\012\000"
 1151      6F6E7365 
 1151      204F4B21 
 1151      0D0A00
 1152 0023 00       		.align	2
 1153              	.LC14:
 1154 0024 41542B53 		.ascii	"AT+SEND=3,24,LoRa communication Link!\015\012\000"
 1154      454E443D 
 1154      332C3234 
 1154      2C4C6F52 
 1154      6120636F 
 1155              		.section	.text.Uplink_Ground,"ax",%progbits
 1156              		.align	1
 1157              		.global	Uplink_Ground
 1158              		.syntax unified
 1159              		.thumb
 1160              		.thumb_func
 1161              		.fpu fpv4-sp-d16
 1163              	Uplink_Ground:
 1164              	.LFB293:
 851:Core/Src/main.c ****   uint8_t emergency[] ="Emergency return!\r\n";
 1165              		.loc 1 851 1 is_stmt 1 view -0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 80
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 1169 0000 30B5     		push	{r4, r5, lr}
 1170              	.LCFI20:
 1171              		.cfi_def_cfa_offset 12
 1172              		.cfi_offset 4, -12
 1173              		.cfi_offset 5, -8
 1174              		.cfi_offset 14, -4
 1175 0002 95B0     		sub	sp, sp, #84
 1176              	.LCFI21:
 1177              		.cfi_def_cfa_offset 96
 852:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 1178              		.loc 1 852 3 view .LVU248
 852:Core/Src/main.c ****   uint8_t response[] = "Response OK!\r\n";
 1179              		.loc 1 852 11 is_stmt 0 view .LVU249
 1180 0004 0FAC     		add	r4, sp, #60
 1181 0006 544D     		ldr	r5, .L73
 1182 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1183 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1184 000c 2B68     		ldr	r3, [r5]
 1185 000e 2360     		str	r3, [r4]
 853:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 1186              		.loc 1 853 3 is_stmt 1 view .LVU250
 853:Core/Src/main.c ****   uint8_t mode1_1[] = "AT+SEND=3,24,LoRa communication Link!\r\n";
 1187              		.loc 1 853 11 is_stmt 0 view .LVU251
 1188 0010 524B     		ldr	r3, .L73+4
 1189 0012 0BAC     		add	r4, sp, #44
 1190 0014 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1191 0016 07C4     		stmia	r4!, {r0, r1, r2}
 1192 0018 24F8023B 		strh	r3, [r4], #2	@ movhi
 1193 001c 1B0C     		lsrs	r3, r3, #16
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 46


 1194 001e 2370     		strb	r3, [r4]
 854:Core/Src/main.c ****   switch(RX1_Char)
 1195              		.loc 1 854 3 is_stmt 1 view .LVU252
 854:Core/Src/main.c ****   switch(RX1_Char)
 1196              		.loc 1 854 11 is_stmt 0 view .LVU253
 1197 0020 01AC     		add	r4, sp, #4
 1198 0022 4F4D     		ldr	r5, .L73+8
 1199 0024 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1200 0026 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1201 0028 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1202 002a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1203 002c 95E80300 		ldm	r5, {r0, r1}
 1204 0030 84E80300 		stm	r4, {r0, r1}
 855:Core/Src/main.c ****   {
 1205              		.loc 1 855 3 is_stmt 1 view .LVU254
 1206 0034 4B4B     		ldr	r3, .L73+12
 1207 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1208 0038 313B     		subs	r3, r3, #49
 1209 003a 122B     		cmp	r3, #18
 1210 003c 28D8     		bhi	.L56
 1211 003e DFE803F0 		tbb	[pc, r3]
 1212              	.L59:
 1213 0042 0A       		.byte	(.L67-.L59)/2
 1214 0043 1A       		.byte	(.L66-.L59)/2
 1215 0044 30       		.byte	(.L65-.L59)/2
 1216 0045 44       		.byte	(.L64-.L59)/2
 1217 0046 4E       		.byte	(.L63-.L59)/2
 1218 0047 58       		.byte	(.L62-.L59)/2
 1219 0048 27       		.byte	(.L56-.L59)/2
 1220 0049 27       		.byte	(.L56-.L59)/2
 1221 004a 27       		.byte	(.L56-.L59)/2
 1222 004b 27       		.byte	(.L56-.L59)/2
 1223 004c 27       		.byte	(.L56-.L59)/2
 1224 004d 27       		.byte	(.L56-.L59)/2
 1225 004e 27       		.byte	(.L56-.L59)/2
 1226 004f 27       		.byte	(.L56-.L59)/2
 1227 0050 27       		.byte	(.L56-.L59)/2
 1228 0051 27       		.byte	(.L56-.L59)/2
 1229 0052 62       		.byte	(.L61-.L59)/2
 1230 0053 71       		.byte	(.L60-.L59)/2
 1231 0054 80       		.byte	(.L58-.L59)/2
 1232 0055 00       		.p2align 1
 1233              	.L67:
 858:Core/Src/main.c ****       HAL_UART_Transmit( &huart2, mode1_1, sizeof(mode1_1)-1,100);
 1234              		.loc 1 858 7 view .LVU255
 1235 0056 434C     		ldr	r4, .L73+12
 1236 0058 6423     		movs	r3, #100
 1237 005a 0122     		movs	r2, #1
 1238 005c 2146     		mov	r1, r4
 1239 005e 4248     		ldr	r0, .L73+16
 1240 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 1241              	.LVL58:
 859:Core/Src/main.c ****       RX1_Char = 0x00;//Mode Reset
 1242              		.loc 1 859 7 view .LVU256
 1243 0064 6423     		movs	r3, #100
 1244 0066 2722     		movs	r2, #39
 1245 0068 01A9     		add	r1, sp, #4
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 47


 1246 006a 4048     		ldr	r0, .L73+20
 1247 006c FFF7FEFF 		bl	HAL_UART_Transmit
 1248              	.LVL59:
 860:Core/Src/main.c ****       break;
 1249              		.loc 1 860 7 view .LVU257
 860:Core/Src/main.c ****       break;
 1250              		.loc 1 860 16 is_stmt 0 view .LVU258
 1251 0070 0023     		movs	r3, #0
 1252 0072 2370     		strb	r3, [r4]
 861:Core/Src/main.c ****     case '2':
 1253              		.loc 1 861 7 is_stmt 1 view .LVU259
 1254 0074 0CE0     		b	.L56
 1255              	.L66:
 863:Core/Src/main.c ****       if (HAL_RTC_Init(&hrtc) == HAL_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)-1,1
 1256              		.loc 1 863 7 view .LVU260
 1257 0076 6423     		movs	r3, #100
 1258 0078 0122     		movs	r2, #1
 1259 007a 3A49     		ldr	r1, .L73+12
 1260 007c 3A48     		ldr	r0, .L73+16
 1261 007e FFF7FEFF 		bl	HAL_UART_Transmit
 1262              	.LVL60:
 864:Core/Src/main.c ****       RX1_Char =0x00;
 1263              		.loc 1 864 7 view .LVU261
 864:Core/Src/main.c ****       RX1_Char =0x00;
 1264              		.loc 1 864 11 is_stmt 0 view .LVU262
 1265 0082 3B48     		ldr	r0, .L73+24
 1266 0084 FFF7FEFF 		bl	HAL_RTC_Init
 1267              	.LVL61:
 864:Core/Src/main.c ****       RX1_Char =0x00;
 1268              		.loc 1 864 10 view .LVU263
 1269 0088 20B1     		cbz	r0, .L71
 1270              	.L68:
 865:Core/Src/main.c ****       break;
 1271              		.loc 1 865 7 is_stmt 1 view .LVU264
 865:Core/Src/main.c ****       break;
 1272              		.loc 1 865 16 is_stmt 0 view .LVU265
 1273 008a 364B     		ldr	r3, .L73+12
 1274 008c 0022     		movs	r2, #0
 1275 008e 1A70     		strb	r2, [r3]
 866:Core/Src/main.c ****     case '3'://Accelero response check
 1276              		.loc 1 866 7 is_stmt 1 view .LVU266
 1277              	.L56:
 900:Core/Src/main.c **** 
 1278              		.loc 1 900 1 is_stmt 0 view .LVU267
 1279 0090 15B0     		add	sp, sp, #84
 1280              	.LCFI22:
 1281              		.cfi_remember_state
 1282              		.cfi_def_cfa_offset 12
 1283              		@ sp needed
 1284 0092 30BD     		pop	{r4, r5, pc}
 1285              	.L71:
 1286              	.LCFI23:
 1287              		.cfi_restore_state
 864:Core/Src/main.c ****       RX1_Char =0x00;
 1288              		.loc 1 864 42 is_stmt 1 discriminator 1 view .LVU268
 1289 0094 6423     		movs	r3, #100
 1290 0096 0E22     		movs	r2, #14
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 48


 1291 0098 0BA9     		add	r1, sp, #44
 1292 009a 3348     		ldr	r0, .L73+16
 1293 009c FFF7FEFF 		bl	HAL_UART_Transmit
 1294              	.LVL62:
 1295 00a0 F3E7     		b	.L68
 1296              	.L65:
 868:Core/Src/main.c ****       if(BSP_ACCELERO_Init() != ACCELERO_OK) HAL_UART_Transmit( &huart3, response, sizeof(response)
 1297              		.loc 1 868 7 view .LVU269
 1298 00a2 6423     		movs	r3, #100
 1299 00a4 0122     		movs	r2, #1
 1300 00a6 2F49     		ldr	r1, .L73+12
 1301 00a8 2F48     		ldr	r0, .L73+16
 1302 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 1303              	.LVL63:
 869:Core/Src/main.c ****       RX1_Char = 0x00;
 1304              		.loc 1 869 7 view .LVU270
 869:Core/Src/main.c ****       RX1_Char = 0x00;
 1305              		.loc 1 869 10 is_stmt 0 view .LVU271
 1306 00ae FFF7FEFF 		bl	BSP_ACCELERO_Init
 1307              	.LVL64:
 869:Core/Src/main.c ****       RX1_Char = 0x00;
 1308              		.loc 1 869 9 view .LVU272
 1309 00b2 18B9     		cbnz	r0, .L72
 1310              	.L69:
 870:Core/Src/main.c ****       break;
 1311              		.loc 1 870 7 is_stmt 1 view .LVU273
 870:Core/Src/main.c ****       break;
 1312              		.loc 1 870 16 is_stmt 0 view .LVU274
 1313 00b4 2B4B     		ldr	r3, .L73+12
 1314 00b6 0022     		movs	r2, #0
 1315 00b8 1A70     		strb	r2, [r3]
 871:Core/Src/main.c ****     case '4'://Payload test
 1316              		.loc 1 871 7 is_stmt 1 view .LVU275
 1317 00ba E9E7     		b	.L56
 1318              	.L72:
 869:Core/Src/main.c ****       RX1_Char = 0x00;
 1319              		.loc 1 869 46 discriminator 1 view .LVU276
 1320 00bc 6423     		movs	r3, #100
 1321 00be 0E22     		movs	r2, #14
 1322 00c0 0BA9     		add	r1, sp, #44
 1323 00c2 2948     		ldr	r0, .L73+16
 1324 00c4 FFF7FEFF 		bl	HAL_UART_Transmit
 1325              	.LVL65:
 1326 00c8 F4E7     		b	.L69
 1327              	.L64:
 873:Core/Src/main.c ****       RX1_Char = 0x00;
 1328              		.loc 1 873 7 view .LVU277
 1329 00ca 264C     		ldr	r4, .L73+12
 1330 00cc 6423     		movs	r3, #100
 1331 00ce 0122     		movs	r2, #1
 1332 00d0 2146     		mov	r1, r4
 1333 00d2 2548     		ldr	r0, .L73+16
 1334 00d4 FFF7FEFF 		bl	HAL_UART_Transmit
 1335              	.LVL66:
 874:Core/Src/main.c ****       break;
 1336              		.loc 1 874 7 view .LVU278
 874:Core/Src/main.c ****       break;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 49


 1337              		.loc 1 874 16 is_stmt 0 view .LVU279
 1338 00d8 0023     		movs	r3, #0
 1339 00da 2370     		strb	r3, [r4]
 875:Core/Src/main.c ****     case '5'://Enter Beacon Mode
 1340              		.loc 1 875 7 is_stmt 1 view .LVU280
 1341 00dc D8E7     		b	.L56
 1342              	.L63:
 877:Core/Src/main.c ****       vTaskSuspend(NULL);
 1343              		.loc 1 877 7 view .LVU281
 1344 00de 6423     		movs	r3, #100
 1345 00e0 0122     		movs	r2, #1
 1346 00e2 2049     		ldr	r1, .L73+12
 1347 00e4 2048     		ldr	r0, .L73+16
 1348 00e6 FFF7FEFF 		bl	HAL_UART_Transmit
 1349              	.LVL67:
 878:Core/Src/main.c ****       break;
 1350              		.loc 1 878 7 view .LVU282
 1351 00ea 0020     		movs	r0, #0
 1352 00ec FFF7FEFF 		bl	vTaskSuspend
 1353              	.LVL68:
 879:Core/Src/main.c ****     case '6'://Emergency Mode 
 1354              		.loc 1 879 7 view .LVU283
 1355 00f0 CEE7     		b	.L56
 1356              	.L62:
 881:Core/Src/main.c ****       RX1_Char = 0x00;
 1357              		.loc 1 881 7 view .LVU284
 1358 00f2 6423     		movs	r3, #100
 1359 00f4 1322     		movs	r2, #19
 1360 00f6 0FA9     		add	r1, sp, #60
 1361 00f8 1B48     		ldr	r0, .L73+16
 1362 00fa FFF7FEFF 		bl	HAL_UART_Transmit
 1363              	.LVL69:
 882:Core/Src/main.c ****       break;
 1364              		.loc 1 882 7 view .LVU285
 882:Core/Src/main.c ****       break;
 1365              		.loc 1 882 16 is_stmt 0 view .LVU286
 1366 00fe 194B     		ldr	r3, .L73+12
 1367 0100 0022     		movs	r2, #0
 1368 0102 1A70     		strb	r2, [r3]
 883:Core/Src/main.c ****     case 'A'://Power Ampifilier on
 1369              		.loc 1 883 7 is_stmt 1 view .LVU287
 1370 0104 C4E7     		b	.L56
 1371              	.L61:
 885:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 1372              		.loc 1 885 7 view .LVU288
 1373 0106 174C     		ldr	r4, .L73+12
 1374 0108 6423     		movs	r3, #100
 1375 010a 0122     		movs	r2, #1
 1376 010c 2146     		mov	r1, r4
 1377 010e 1648     		ldr	r0, .L73+16
 1378 0110 FFF7FEFF 		bl	HAL_UART_Transmit
 1379              	.LVL70:
 886:Core/Src/main.c ****       RX1_Char = 0x00;
 1380              		.loc 1 886 7 view .LVU289
 1381 0114 0122     		movs	r2, #1
 1382 0116 0421     		movs	r1, #4
 1383 0118 1648     		ldr	r0, .L73+28
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 50


 1384 011a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1385              	.LVL71:
 887:Core/Src/main.c ****       break;
 1386              		.loc 1 887 7 view .LVU290
 887:Core/Src/main.c ****       break;
 1387              		.loc 1 887 16 is_stmt 0 view .LVU291
 1388 011e 0023     		movs	r3, #0
 1389 0120 2370     		strb	r3, [r4]
 888:Core/Src/main.c ****     case 'B'://Power Ampifilier off 
 1390              		.loc 1 888 7 is_stmt 1 view .LVU292
 1391 0122 B5E7     		b	.L56
 1392              	.L60:
 890:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_RESET);
 1393              		.loc 1 890 7 view .LVU293
 1394 0124 0F4C     		ldr	r4, .L73+12
 1395 0126 6423     		movs	r3, #100
 1396 0128 0122     		movs	r2, #1
 1397 012a 2146     		mov	r1, r4
 1398 012c 0E48     		ldr	r0, .L73+16
 1399 012e FFF7FEFF 		bl	HAL_UART_Transmit
 1400              	.LVL72:
 891:Core/Src/main.c ****       RX1_Char = 0x00;
 1401              		.loc 1 891 7 view .LVU294
 1402 0132 0022     		movs	r2, #0
 1403 0134 0421     		movs	r1, #4
 1404 0136 0F48     		ldr	r0, .L73+28
 1405 0138 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1406              	.LVL73:
 892:Core/Src/main.c ****       break;
 1407              		.loc 1 892 7 view .LVU295
 892:Core/Src/main.c ****       break;
 1408              		.loc 1 892 16 is_stmt 0 view .LVU296
 1409 013c 0023     		movs	r3, #0
 1410 013e 2370     		strb	r3, [r4]
 893:Core/Src/main.c ****     case 'C'://Battery voltage ADC 
 1411              		.loc 1 893 7 is_stmt 1 view .LVU297
 1412 0140 A6E7     		b	.L56
 1413              	.L58:
 895:Core/Src/main.c ****       /* Add convert */
 1414              		.loc 1 895 7 view .LVU298
 1415 0142 084C     		ldr	r4, .L73+12
 1416 0144 6423     		movs	r3, #100
 1417 0146 0122     		movs	r2, #1
 1418 0148 2146     		mov	r1, r4
 1419 014a 0748     		ldr	r0, .L73+16
 1420 014c FFF7FEFF 		bl	HAL_UART_Transmit
 1421              	.LVL74:
 897:Core/Src/main.c ****       break;
 1422              		.loc 1 897 7 view .LVU299
 897:Core/Src/main.c ****       break;
 1423              		.loc 1 897 16 is_stmt 0 view .LVU300
 1424 0150 0023     		movs	r3, #0
 1425 0152 2370     		strb	r3, [r4]
 898:Core/Src/main.c ****   }
 1426              		.loc 1 898 7 is_stmt 1 view .LVU301
 900:Core/Src/main.c **** 
 1427              		.loc 1 900 1 is_stmt 0 view .LVU302
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 51


 1428 0154 9CE7     		b	.L56
 1429              	.L74:
 1430 0156 00BF     		.align	2
 1431              	.L73:
 1432 0158 00000000 		.word	.LC12
 1433 015c 14000000 		.word	.LC13
 1434 0160 24000000 		.word	.LC14
 1435 0164 00000000 		.word	.LANCHOR0
 1436 0168 00000000 		.word	huart3
 1437 016c 00000000 		.word	huart2
 1438 0170 00000000 		.word	hrtc
 1439 0174 000C0240 		.word	1073875968
 1440              		.cfi_endproc
 1441              	.LFE293:
 1443              		.section	.rodata.LaunchTestTask.str1.4,"aMS",%progbits,1
 1444              		.align	2
 1445              	.LC15:
 1446 0000 4C61756E 		.ascii	"Launch Test Task\015\012\000"
 1446      63682054 
 1446      65737420 
 1446      5461736B 
 1446      0D0A00
 1447              		.section	.text.LaunchTestTask,"ax",%progbits
 1448              		.align	1
 1449              		.global	LaunchTestTask
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1453              		.fpu fpv4-sp-d16
 1455              	LaunchTestTask:
 1456              	.LVL75:
 1457              	.LFB301:
 992:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1458              		.loc 1 992 1 is_stmt 1 view -0
 1459              		.cfi_startproc
 1460              		@ Volatile: function does not return.
 1461              		@ args = 0, pretend = 0, frame = 24
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 992:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1463              		.loc 1 992 1 is_stmt 0 view .LVU304
 1464 0000 00B5     		push	{lr}
 1465              	.LCFI24:
 1466              		.cfi_def_cfa_offset 4
 1467              		.cfi_offset 14, -4
 1468 0002 87B0     		sub	sp, sp, #28
 1469              	.LCFI25:
 1470              		.cfi_def_cfa_offset 32
 994:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1471              		.loc 1 994 3 is_stmt 1 view .LVU305
 994:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1472              		.loc 1 994 11 is_stmt 0 view .LVU306
 1473 0004 01AC     		add	r4, sp, #4
 1474 0006 0B4D     		ldr	r5, .L80
 1475 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1476              	.LVL76:
 994:Core/Src/main.c ****   HAL_UART_Transmit( &huart3, response, sizeof(response)-1, 100);   
 1477              		.loc 1 994 11 view .LVU307
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 52


 1478 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1479 000c 2B68     		ldr	r3, [r5]
 1480 000e 24F8023B 		strh	r3, [r4], #2	@ movhi
 1481 0012 1B0C     		lsrs	r3, r3, #16
 1482 0014 2370     		strb	r3, [r4]
 995:Core/Src/main.c ****   /* Infinite loop */
 1483              		.loc 1 995 3 is_stmt 1 view .LVU308
 1484 0016 6423     		movs	r3, #100
 1485 0018 1222     		movs	r2, #18
 1486 001a 01A9     		add	r1, sp, #4
 1487 001c 0648     		ldr	r0, .L80+4
 1488 001e FFF7FEFF 		bl	HAL_UART_Transmit
 1489              	.LVL77:
 1490 0022 01E0     		b	.L76
 1491              	.L79:
1000:Core/Src/main.c ****     }
 1492              		.loc 1 1000 7 view .LVU309
 1493 0024 FFF7FEFF 		bl	Uplink_Ground
 1494              	.LVL78:
 1495              	.L76:
 997:Core/Src/main.c ****   {
 1496              		.loc 1 997 3 view .LVU310
 999:Core/Src/main.c ****       Uplink_Ground();
 1497              		.loc 1 999 5 view .LVU311
 999:Core/Src/main.c ****       Uplink_Ground();
 1498              		.loc 1 999 17 is_stmt 0 view .LVU312
 1499 0028 044B     		ldr	r3, .L80+8
 1500 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 999:Core/Src/main.c ****       Uplink_Ground();
 1501              		.loc 1 999 7 view .LVU313
 1502 002c 002B     		cmp	r3, #0
 1503 002e FBD0     		beq	.L76
 1504 0030 F8E7     		b	.L79
 1505              	.L81:
 1506 0032 00BF     		.align	2
 1507              	.L80:
 1508 0034 00000000 		.word	.LC15
 1509 0038 00000000 		.word	huart3
 1510 003c 00000000 		.word	.LANCHOR0
 1511              		.cfi_endproc
 1512              	.LFE301:
 1514              		.section	.text.Accelero_funct,"ax",%progbits
 1515              		.align	1
 1516              		.global	Accelero_funct
 1517              		.syntax unified
 1518              		.thumb
 1519              		.thumb_func
 1520              		.fpu fpv4-sp-d16
 1522              	Accelero_funct:
 1523              	.LFB294:
 903:Core/Src/main.c ****   /*USER CODE BEGIN Accelero Init */
 1524              		.loc 1 903 1 is_stmt 1 view -0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 16
 1527              		@ frame_needed = 0, uses_anonymous_args = 0
 1528 0000 10B5     		push	{r4, lr}
 1529              	.LCFI26:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 53


 1530              		.cfi_def_cfa_offset 8
 1531              		.cfi_offset 4, -8
 1532              		.cfi_offset 14, -4
 1533 0002 84B0     		sub	sp, sp, #16
 1534              	.LCFI27:
 1535              		.cfi_def_cfa_offset 24
 905:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1536              		.loc 1 905 3 view .LVU315
 905:Core/Src/main.c ****   TickType_t xLastWakeTime;
 1537              		.loc 1 905 11 is_stmt 0 view .LVU316
 1538 0004 0024     		movs	r4, #0
 1539 0006 0294     		str	r4, [sp, #8]
 1540 0008 ADF80C40 		strh	r4, [sp, #12]	@ movhi
 906:Core/Src/main.c ****   const portTickType xFrequency = 40;//Sampling rate 40Hz
 1541              		.loc 1 906 3 is_stmt 1 view .LVU317
 907:Core/Src/main.c ****   xLastWakeTime = xTaskGetTickCount();
 1542              		.loc 1 907 3 view .LVU318
 1543              	.LVL79:
 908:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1544              		.loc 1 908 3 view .LVU319
 908:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1545              		.loc 1 908 19 is_stmt 0 view .LVU320
 1546 000c FFF7FEFF 		bl	xTaskGetTickCount
 1547              	.LVL80:
 908:Core/Src/main.c ****   /*USER CODE END Accelero Init */
 1548              		.loc 1 908 17 view .LVU321
 1549 0010 0190     		str	r0, [sp, #4]
 910:Core/Src/main.c ****   {
 1550              		.loc 1 910 3 is_stmt 1 view .LVU322
 1551              	.LBB10:
 910:Core/Src/main.c ****   {
 1552              		.loc 1 910 7 view .LVU323
 1553              	.LVL81:
 910:Core/Src/main.c ****   {
 1554              		.loc 1 910 3 is_stmt 0 view .LVU324
 1555 0012 1AE0     		b	.L83
 1556              	.LVL82:
 1557              	.L84:
 912:Core/Src/main.c ****     acceler_store.data_x[i]=xyz[0];
 1558              		.loc 1 912 5 is_stmt 1 discriminator 3 view .LVU325
 1559 0014 02A8     		add	r0, sp, #8
 1560 0016 FFF7FEFF 		bl	BSP_ACCELERO_GetXYZ
 1561              	.LVL83:
 913:Core/Src/main.c ****     acceler_store.data_y[i]=xyz[1];
 1562              		.loc 1 913 5 discriminator 3 view .LVU326
 913:Core/Src/main.c ****     acceler_store.data_y[i]=xyz[1];
 1563              		.loc 1 913 32 is_stmt 0 discriminator 3 view .LVU327
 1564 001a BDF90820 		ldrsh	r2, [sp, #8]
 913:Core/Src/main.c ****     acceler_store.data_y[i]=xyz[1];
 1565              		.loc 1 913 28 discriminator 3 view .LVU328
 1566 001e 0D4B     		ldr	r3, .L86
 1567 0020 23F81420 		strh	r2, [r3, r4, lsl #1]	@ movhi
 914:Core/Src/main.c ****     acceler_store.data_z[i]=xyz[2];
 1568              		.loc 1 914 5 is_stmt 1 discriminator 3 view .LVU329
 914:Core/Src/main.c ****     acceler_store.data_z[i]=xyz[2];
 1569              		.loc 1 914 32 is_stmt 0 discriminator 3 view .LVU330
 1570 0024 BDF90A10 		ldrsh	r1, [sp, #10]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 54


 914:Core/Src/main.c ****     acceler_store.data_z[i]=xyz[2];
 1571              		.loc 1 914 28 discriminator 3 view .LVU331
 1572 0028 04F11802 		add	r2, r4, #24
 1573 002c 03EB4202 		add	r2, r3, r2, lsl #1
 1574 0030 5180     		strh	r1, [r2, #2]	@ movhi
 915:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1575              		.loc 1 915 5 is_stmt 1 discriminator 3 view .LVU332
 915:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1576              		.loc 1 915 32 is_stmt 0 discriminator 3 view .LVU333
 1577 0032 BDF90C20 		ldrsh	r2, [sp, #12]
 915:Core/Src/main.c ****     vTaskDelayUntil( &xLastWakeTime, xFrequency );
 1578              		.loc 1 915 28 discriminator 3 view .LVU334
 1579 0036 04F13001 		add	r1, r4, #48
 1580 003a 03EB4103 		add	r3, r3, r1, lsl #1
 1581 003e 9A80     		strh	r2, [r3, #4]	@ movhi
 916:Core/Src/main.c ****   }
 1582              		.loc 1 916 5 is_stmt 1 discriminator 3 view .LVU335
 1583 0040 2821     		movs	r1, #40
 1584 0042 01A8     		add	r0, sp, #4
 1585 0044 FFF7FEFF 		bl	vTaskDelayUntil
 1586              	.LVL84:
 910:Core/Src/main.c ****   {
 1587              		.loc 1 910 26 discriminator 3 view .LVU336
 910:Core/Src/main.c ****   {
 1588              		.loc 1 910 27 is_stmt 0 discriminator 3 view .LVU337
 1589 0048 0134     		adds	r4, r4, #1
 1590              	.LVL85:
 1591              	.L83:
 910:Core/Src/main.c ****   {
 1592              		.loc 1 910 18 is_stmt 1 discriminator 1 view .LVU338
 910:Core/Src/main.c ****   {
 1593              		.loc 1 910 3 is_stmt 0 discriminator 1 view .LVU339
 1594 004a 182C     		cmp	r4, #24
 1595 004c E2DD     		ble	.L84
 1596              	.LBE10:
 918:Core/Src/main.c **** 
 1597              		.loc 1 918 1 view .LVU340
 1598 004e 04B0     		add	sp, sp, #16
 1599              	.LCFI28:
 1600              		.cfi_def_cfa_offset 8
 1601              		@ sp needed
 1602 0050 10BD     		pop	{r4, pc}
 1603              	.LVL86:
 1604              	.L87:
 918:Core/Src/main.c **** 
 1605              		.loc 1 918 1 view .LVU341
 1606 0052 00BF     		.align	2
 1607              	.L86:
 1608 0054 00000000 		.word	acceler_store
 1609              		.cfi_endproc
 1610              	.LFE294:
 1612              		.section	.text.Accelero_RMS_q,"ax",%progbits
 1613              		.align	1
 1614              		.global	Accelero_RMS_q
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 55


 1618              		.fpu fpv4-sp-d16
 1620              	Accelero_RMS_q:
 1621              	.LFB295:
 921:Core/Src/main.c ****   /*USER CODE BEGIN Accelero RMS Init */
 1622              		.loc 1 921 1 is_stmt 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 8
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 1626 0000 30B5     		push	{r4, r5, lr}
 1627              	.LCFI29:
 1628              		.cfi_def_cfa_offset 12
 1629              		.cfi_offset 4, -12
 1630              		.cfi_offset 5, -8
 1631              		.cfi_offset 14, -4
 1632 0002 83B0     		sub	sp, sp, #12
 1633              	.LCFI30:
 1634              		.cfi_def_cfa_offset 24
 923:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 1635              		.loc 1 923 3 view .LVU343
 923:Core/Src/main.c ****                                        .RMS_accelero_y = 0,
 1636              		.loc 1 923 23 is_stmt 0 view .LVU344
 1637 0004 0024     		movs	r4, #0
 1638 0006 ADF80040 		strh	r4, [sp]	@ movhi
 1639 000a ADF80240 		strh	r4, [sp, #2]	@ movhi
 1640 000e ADF80440 		strh	r4, [sp, #4]	@ movhi
 927:Core/Src/main.c ****   arm_rms_q15(acceler_store.data_y,25, &accelero_data.RMS_accelero_y);
 1641              		.loc 1 927 3 is_stmt 1 view .LVU345
 1642 0012 0E4D     		ldr	r5, .L90
 1643 0014 6A46     		mov	r2, sp
 1644 0016 1921     		movs	r1, #25
 1645 0018 2846     		mov	r0, r5
 1646 001a FFF7FEFF 		bl	arm_rms_q15
 1647              	.LVL87:
 928:Core/Src/main.c ****   arm_rms_q15(acceler_store.data_z,25, &accelero_data.RMS_accelero_z);
 1648              		.loc 1 928 3 view .LVU346
 1649 001e 0DF10202 		add	r2, sp, #2
 1650 0022 1921     		movs	r1, #25
 1651 0024 05F13200 		add	r0, r5, #50
 1652 0028 FFF7FEFF 		bl	arm_rms_q15
 1653              	.LVL88:
 929:Core/Src/main.c ****   
 1654              		.loc 1 929 3 view .LVU347
 1655 002c 01AA     		add	r2, sp, #4
 1656 002e 1921     		movs	r1, #25
 1657 0030 05F16400 		add	r0, r5, #100
 1658 0034 FFF7FEFF 		bl	arm_rms_q15
 1659              	.LVL89:
 931:Core/Src/main.c ****   /*USER CODE END Accelero RMS */
 1660              		.loc 1 931 3 view .LVU348
 1661 0038 2346     		mov	r3, r4
 1662 003a 4FF47A72 		mov	r2, #1000
 1663 003e 6946     		mov	r1, sp
 1664 0040 0348     		ldr	r0, .L90+4
 1665 0042 0068     		ldr	r0, [r0]
 1666 0044 FFF7FEFF 		bl	xQueueGenericSend
 1667              	.LVL90:
 933:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 56


 1668              		.loc 1 933 1 is_stmt 0 view .LVU349
 1669 0048 03B0     		add	sp, sp, #12
 1670              	.LCFI31:
 1671              		.cfi_def_cfa_offset 12
 1672              		@ sp needed
 1673 004a 30BD     		pop	{r4, r5, pc}
 1674              	.L91:
 1675              		.align	2
 1676              	.L90:
 1677 004c 00000000 		.word	acceler_store
 1678 0050 00000000 		.word	acceleroQueue
 1679              		.cfi_endproc
 1680              	.LFE295:
 1682              		.section	.text.AcceleroTask,"ax",%progbits
 1683              		.align	1
 1684              		.global	AcceleroTask
 1685              		.syntax unified
 1686              		.thumb
 1687              		.thumb_func
 1688              		.fpu fpv4-sp-d16
 1690              	AcceleroTask:
 1691              	.LFB305:
1080:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1692              		.loc 1 1080 1 is_stmt 1 view -0
 1693              		.cfi_startproc
 1694              		@ Volatile: function does not return.
 1695              		@ args = 0, pretend = 0, frame = 0
 1696              		@ frame_needed = 0, uses_anonymous_args = 0
 1697              	.LVL91:
1080:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1698              		.loc 1 1080 1 is_stmt 0 view .LVU351
 1699 0000 08B5     		push	{r3, lr}
 1700              	.LCFI32:
 1701              		.cfi_def_cfa_offset 8
 1702              		.cfi_offset 3, -8
 1703              		.cfi_offset 14, -4
 1704              	.LVL92:
 1705              	.L93:
1084:Core/Src/main.c ****   {
 1706              		.loc 1 1084 3 is_stmt 1 discriminator 1 view .LVU352
1086:Core/Src/main.c ****     Accelero_RMS_q();
 1707              		.loc 1 1086 5 discriminator 1 view .LVU353
 1708 0002 FFF7FEFF 		bl	Accelero_funct
 1709              	.LVL93:
1087:Core/Src/main.c ****     memset(&acceler_store, 0, sizeof(data_store));
 1710              		.loc 1 1087 5 discriminator 1 view .LVU354
 1711 0006 FFF7FEFF 		bl	Accelero_RMS_q
 1712              	.LVL94:
1088:Core/Src/main.c ****     uxBits = xEventGroupSetBits(iwdgEventGroup, IWDG_BIT_acceleroTask);
 1713              		.loc 1 1088 5 discriminator 1 view .LVU355
 1714 000a 9622     		movs	r2, #150
 1715 000c 0021     		movs	r1, #0
 1716 000e 0548     		ldr	r0, .L95
 1717 0010 FFF7FEFF 		bl	memset
 1718              	.LVL95:
1089:Core/Src/main.c ****   }
 1719              		.loc 1 1089 5 discriminator 1 view .LVU356
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 57


1089:Core/Src/main.c ****   }
 1720              		.loc 1 1089 14 is_stmt 0 discriminator 1 view .LVU357
 1721 0014 0221     		movs	r1, #2
 1722 0016 044B     		ldr	r3, .L95+4
 1723 0018 1868     		ldr	r0, [r3]
 1724 001a FFF7FEFF 		bl	xEventGroupSetBits
 1725              	.LVL96:
1089:Core/Src/main.c ****   }
 1726              		.loc 1 1089 12 discriminator 1 view .LVU358
 1727 001e 034B     		ldr	r3, .L95+8
 1728 0020 1860     		str	r0, [r3]
1084:Core/Src/main.c ****   {
 1729              		.loc 1 1084 8 is_stmt 1 discriminator 1 view .LVU359
 1730 0022 EEE7     		b	.L93
 1731              	.L96:
 1732              		.align	2
 1733              	.L95:
 1734 0024 00000000 		.word	acceler_store
 1735 0028 00000000 		.word	iwdgEventGroup
 1736 002c 00000000 		.word	uxBits
 1737              		.cfi_endproc
 1738              	.LFE305:
 1740              		.section	.text.Flash_Write,"ax",%progbits
 1741              		.align	1
 1742              		.global	Flash_Write
 1743              		.syntax unified
 1744              		.thumb
 1745              		.thumb_func
 1746              		.fpu fpv4-sp-d16
 1748              	Flash_Write:
 1749              	.LVL97:
 1750              	.LFB296:
 936:Core/Src/main.c ****   HAL_FLASH_Unlock();
 1751              		.loc 1 936 1 view -0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 0
 1754              		@ frame_needed = 0, uses_anonymous_args = 0
 936:Core/Src/main.c ****   HAL_FLASH_Unlock();
 1755              		.loc 1 936 1 is_stmt 0 view .LVU361
 1756 0000 70B5     		push	{r4, r5, r6, lr}
 1757              	.LCFI33:
 1758              		.cfi_def_cfa_offset 16
 1759              		.cfi_offset 4, -16
 1760              		.cfi_offset 5, -12
 1761              		.cfi_offset 6, -8
 1762              		.cfi_offset 14, -4
 1763 0002 0646     		mov	r6, r0
 1764 0004 0D46     		mov	r5, r1
 937:Core/Src/main.c **** 
 1765              		.loc 1 937 3 is_stmt 1 view .LVU362
 1766 0006 FFF7FEFF 		bl	HAL_FLASH_Unlock
 1767              	.LVL98:
 939:Core/Src/main.c ****   for(int i = 0; i < 3; i++)//need test 
 1768              		.loc 1 939 3 view .LVU363
 1769 000a 0221     		movs	r1, #2
 1770 000c 0B20     		movs	r0, #11
 1771 000e FFF7FEFF 		bl	FLASH_Erase_Sector
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 58


 1772              	.LVL99:
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1773              		.loc 1 940 3 view .LVU364
 1774              	.LBB11:
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1775              		.loc 1 940 7 view .LVU365
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1776              		.loc 1 940 11 is_stmt 0 view .LVU366
 1777 0012 0024     		movs	r4, #0
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1778              		.loc 1 940 3 view .LVU367
 1779 0014 06E0     		b	.L98
 1780              	.LVL100:
 1781              	.L99:
 941:Core/Src/main.c ****      
 1782              		.loc 1 941 5 is_stmt 1 discriminator 3 view .LVU368
 1783 0016 2A46     		mov	r2, r5
 1784 0018 0023     		movs	r3, #0
 1785 001a 3146     		mov	r1, r6
 1786 001c 0220     		movs	r0, #2
 1787 001e FFF7FEFF 		bl	HAL_FLASH_Program
 1788              	.LVL101:
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1789              		.loc 1 940 25 discriminator 3 view .LVU369
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1790              		.loc 1 940 26 is_stmt 0 discriminator 3 view .LVU370
 1791 0022 0134     		adds	r4, r4, #1
 1792              	.LVL102:
 1793              	.L98:
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1794              		.loc 1 940 18 is_stmt 1 discriminator 1 view .LVU371
 940:Core/Src/main.c ****     HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Flash_Address, Flash_Data);
 1795              		.loc 1 940 3 is_stmt 0 discriminator 1 view .LVU372
 1796 0024 022C     		cmp	r4, #2
 1797 0026 F6DD     		ble	.L99
 1798              	.LBE11:
 943:Core/Src/main.c **** }
 1799              		.loc 1 943 3 is_stmt 1 view .LVU373
 1800 0028 FFF7FEFF 		bl	HAL_FLASH_Lock
 1801              	.LVL103:
 944:Core/Src/main.c **** 
 1802              		.loc 1 944 1 is_stmt 0 view .LVU374
 1803 002c 70BD     		pop	{r4, r5, r6, pc}
 944:Core/Src/main.c **** 
 1804              		.loc 1 944 1 view .LVU375
 1805              		.cfi_endproc
 1806              	.LFE296:
 1808              		.section	.rodata.ReferanceTask.str1.4,"aMS",%progbits,1
 1809              		.align	2
 1810              	.LC16:
 1811 0000 456E7465 		.ascii	"Enter Referance Task\015\012\000"
 1811      72205265 
 1811      66657261 
 1811      6E636520 
 1811      5461736B 
 1812 0017 00       		.align	2
 1813              	.LC17:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 59


 1814 0018 52656164 		.ascii	"Ready to Launch\015\012\000"
 1814      7920746F 
 1814      204C6175 
 1814      6E63680D 
 1814      0A00
 1815              		.section	.text.ReferanceTask,"ax",%progbits
 1816              		.align	1
 1817              		.global	ReferanceTask
 1818              		.syntax unified
 1819              		.thumb
 1820              		.thumb_func
 1821              		.fpu fpv4-sp-d16
 1823              	ReferanceTask:
 1824              	.LVL104:
 1825              	.LFB302:
1006:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1826              		.loc 1 1006 1 is_stmt 1 view -0
 1827              		.cfi_startproc
 1828              		@ Volatile: function does not return.
 1829              		@ args = 0, pretend = 0, frame = 48
 1830              		@ frame_needed = 0, uses_anonymous_args = 0
1006:Core/Src/main.c ****   /* USER CODE BEGIN  */
 1831              		.loc 1 1006 1 is_stmt 0 view .LVU377
 1832 0000 00B5     		push	{lr}
 1833              	.LCFI34:
 1834              		.cfi_def_cfa_offset 4
 1835              		.cfi_offset 14, -4
 1836 0002 8DB0     		sub	sp, sp, #52
 1837              	.LCFI35:
 1838              		.cfi_def_cfa_offset 56
1008:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1839              		.loc 1 1008 3 is_stmt 1 view .LVU378
1008:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1840              		.loc 1 1008 11 is_stmt 0 view .LVU379
 1841 0004 06AC     		add	r4, sp, #24
 1842 0006 264D     		ldr	r5, .L109
 1843 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1844              	.LVL105:
1008:Core/Src/main.c ****   uint8_t mode5[] = "Ready to Launch\r\n";
 1845              		.loc 1 1008 11 view .LVU380
 1846 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1847 000c 95E80300 		ldm	r5, {r0, r1}
 1848 0010 44F8040B 		str	r0, [r4], #4
 1849 0014 24F8021B 		strh	r1, [r4], #2	@ movhi
 1850 0018 090C     		lsrs	r1, r1, #16
 1851 001a 2170     		strb	r1, [r4]
1009:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
 1852              		.loc 1 1009 3 is_stmt 1 view .LVU381
1009:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, response, sizeof(response)-1,100);
 1853              		.loc 1 1009 11 is_stmt 0 view .LVU382
 1854 001c 01AC     		add	r4, sp, #4
 1855 001e 214D     		ldr	r5, .L109+4
 1856 0020 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1857 0022 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1858 0024 2B68     		ldr	r3, [r5]
 1859 0026 2380     		strh	r3, [r4]	@ movhi
1010:Core/Src/main.c ****   if(RX1_Char != 8) vTaskSuspend(Payload);
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 60


 1860              		.loc 1 1010 3 is_stmt 1 view .LVU383
 1861 0028 6423     		movs	r3, #100
 1862 002a 1622     		movs	r2, #22
 1863 002c 06A9     		add	r1, sp, #24
 1864 002e 1E48     		ldr	r0, .L109+8
 1865 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 1866              	.LVL106:
1011:Core/Src/main.c ****   /* Infinite loop */
 1867              		.loc 1 1011 3 view .LVU384
1011:Core/Src/main.c ****   /* Infinite loop */
 1868              		.loc 1 1011 15 is_stmt 0 view .LVU385
 1869 0034 1D4B     		ldr	r3, .L109+12
 1870 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1011:Core/Src/main.c ****   /* Infinite loop */
 1871              		.loc 1 1011 5 view .LVU386
 1872 0038 082B     		cmp	r3, #8
 1873 003a 0FD0     		beq	.L106
1011:Core/Src/main.c ****   /* Infinite loop */
 1874              		.loc 1 1011 21 is_stmt 1 discriminator 1 view .LVU387
 1875 003c 1C4B     		ldr	r3, .L109+16
 1876 003e 1868     		ldr	r0, [r3]
 1877 0040 FFF7FEFF 		bl	vTaskSuspend
 1878              	.LVL107:
 1879 0044 0AE0     		b	.L106
 1880              	.L104:
1022:Core/Src/main.c ****         vTaskDelete(LaunchTest);
 1881              		.loc 1 1022 9 view .LVU388
 1882 0046 0721     		movs	r1, #7
 1883 0048 1A48     		ldr	r0, .L109+20
 1884 004a FFF7FEFF 		bl	Flash_Write
 1885              	.LVL108:
1023:Core/Src/main.c ****         vTaskSuspend(NULL);
 1886              		.loc 1 1023 9 view .LVU389
 1887 004e 1A4B     		ldr	r3, .L109+24
 1888 0050 1868     		ldr	r0, [r3]
 1889 0052 FFF7FEFF 		bl	vTaskDelete
 1890              	.LVL109:
1024:Core/Src/main.c ****         break;
 1891              		.loc 1 1024 9 view .LVU390
 1892 0056 0020     		movs	r0, #0
 1893 0058 FFF7FEFF 		bl	vTaskSuspend
 1894              	.LVL110:
1025:Core/Src/main.c ****       case '8':/* Seperate Task ready */
 1895              		.loc 1 1025 9 view .LVU391
 1896              	.L106:
1013:Core/Src/main.c ****   {
 1897              		.loc 1 1013 3 view .LVU392
1015:Core/Src/main.c ****     {
 1898              		.loc 1 1015 5 view .LVU393
 1899 005c 134B     		ldr	r3, .L109+12
 1900 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1901 0060 372B     		cmp	r3, #55
 1902 0062 F0D0     		beq	.L104
 1903 0064 382B     		cmp	r3, #56
 1904 0066 0BD0     		beq	.L105
 1905 0068 352B     		cmp	r3, #53
 1906 006a F7D1     		bne	.L106
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 61


1018:Core/Src/main.c ****         vTaskSuspend(NULL);
 1907              		.loc 1 1018 9 view .LVU394
 1908 006c 6423     		movs	r3, #100
 1909 006e 1122     		movs	r2, #17
 1910 0070 01A9     		add	r1, sp, #4
 1911 0072 0D48     		ldr	r0, .L109+8
 1912 0074 FFF7FEFF 		bl	HAL_UART_Transmit
 1913              	.LVL111:
1019:Core/Src/main.c ****         break;
 1914              		.loc 1 1019 9 view .LVU395
 1915 0078 0020     		movs	r0, #0
 1916 007a FFF7FEFF 		bl	vTaskSuspend
 1917              	.LVL112:
1020:Core/Src/main.c ****       case '7':/* Launch IWDG Init */
 1918              		.loc 1 1020 9 view .LVU396
 1919 007e EDE7     		b	.L106
 1920              	.L105:
1028:Core/Src/main.c ****         vTaskDelete(Accelero);
 1921              		.loc 1 1028 9 view .LVU397
 1922 0080 0B4B     		ldr	r3, .L109+16
 1923 0082 1868     		ldr	r0, [r3]
 1924 0084 FFF7FEFF 		bl	vTaskResume
 1925              	.LVL113:
1029:Core/Src/main.c ****         /*Queue Event Reset */
 1926              		.loc 1 1029 9 view .LVU398
 1927 0088 0C4B     		ldr	r3, .L109+28
 1928 008a 1868     		ldr	r0, [r3]
 1929 008c FFF7FEFF 		bl	vTaskDelete
 1930              	.LVL114:
1031:Core/Src/main.c ****         /* Payload EPS ON */
 1931              		.loc 1 1031 9 view .LVU399
 1932 0090 0B4B     		ldr	r3, .L109+32
 1933 0092 1868     		ldr	r0, [r3]
 1934 0094 FFF7FEFF 		bl	vQueueDelete
 1935              	.LVL115:
1033:Core/Src/main.c ****         break;
 1936              		.loc 1 1033 9 view .LVU400
 1937 0098 0020     		movs	r0, #0
 1938 009a FFF7FEFF 		bl	vTaskDelete
 1939              	.LVL116:
1034:Core/Src/main.c ****     }
 1940              		.loc 1 1034 9 view .LVU401
 1941 009e DDE7     		b	.L106
 1942              	.L110:
 1943              		.align	2
 1944              	.L109:
 1945 00a0 00000000 		.word	.LC16
 1946 00a4 18000000 		.word	.LC17
 1947 00a8 00000000 		.word	huart2
 1948 00ac 00000000 		.word	.LANCHOR0
 1949 00b0 00000000 		.word	.LANCHOR6
 1950 00b4 00000E08 		.word	135135232
 1951 00b8 00000000 		.word	.LANCHOR1
 1952 00bc 00000000 		.word	.LANCHOR5
 1953 00c0 00000000 		.word	acceleroQueue
 1954              		.cfi_endproc
 1955              	.LFE302:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 62


 1957              		.section	.text.Flash_Read,"ax",%progbits
 1958              		.align	1
 1959              		.global	Flash_Read
 1960              		.syntax unified
 1961              		.thumb
 1962              		.thumb_func
 1963              		.fpu fpv4-sp-d16
 1965              	Flash_Read:
 1966              	.LVL117:
 1967              	.LFB297:
 947:Core/Src/main.c ****   uint32_t Flash_Data;
 1968              		.loc 1 947 1 view -0
 1969              		.cfi_startproc
 1970              		@ args = 0, pretend = 0, frame = 0
 1971              		@ frame_needed = 0, uses_anonymous_args = 0
 1972              		@ link register save eliminated.
 948:Core/Src/main.c **** 
 1973              		.loc 1 948 3 view .LVU403
 950:Core/Src/main.c ****   return Flash_Data;
 1974              		.loc 1 950 3 view .LVU404
 951:Core/Src/main.c **** }
 1975              		.loc 1 951 3 view .LVU405
 952:Core/Src/main.c **** 
 1976              		.loc 1 952 1 is_stmt 0 view .LVU406
 1977 0000 0068     		ldr	r0, [r0]
 1978              	.LVL118:
 952:Core/Src/main.c **** 
 1979              		.loc 1 952 1 view .LVU407
 1980 0002 7047     		bx	lr
 1981              		.cfi_endproc
 1982              	.LFE297:
 1984              		.section	.text.Mode_take,"ax",%progbits
 1985              		.align	1
 1986              		.global	Mode_take
 1987              		.syntax unified
 1988              		.thumb
 1989              		.thumb_func
 1990              		.fpu fpv4-sp-d16
 1992              	Mode_take:
 1993              	.LFB298:
 955:Core/Src/main.c ****   uint32_t data;
 1994              		.loc 1 955 1 is_stmt 1 view -0
 1995              		.cfi_startproc
 1996              		@ args = 0, pretend = 0, frame = 0
 1997              		@ frame_needed = 0, uses_anonymous_args = 0
 1998 0000 08B5     		push	{r3, lr}
 1999              	.LCFI36:
 2000              		.cfi_def_cfa_offset 8
 2001              		.cfi_offset 3, -8
 2002              		.cfi_offset 14, -4
 956:Core/Src/main.c ****   data = Flash_Read(0x080E0000);
 2003              		.loc 1 956 3 view .LVU409
 957:Core/Src/main.c ****   if(data == 7)
 2004              		.loc 1 957 3 view .LVU410
 957:Core/Src/main.c ****   if(data == 7)
 2005              		.loc 1 957 10 is_stmt 0 view .LVU411
 2006 0002 0648     		ldr	r0, .L117
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 63


 2007 0004 FFF7FEFF 		bl	Flash_Read
 2008              	.LVL119:
 958:Core/Src/main.c ****       return '7';
 2009              		.loc 1 958 3 is_stmt 1 view .LVU412
 958:Core/Src/main.c ****       return '7';
 2010              		.loc 1 958 5 is_stmt 0 view .LVU413
 2011 0008 0728     		cmp	r0, #7
 2012 000a 03D0     		beq	.L114
 960:Core/Src/main.c ****       return '8';
 2013              		.loc 1 960 3 is_stmt 1 view .LVU414
 960:Core/Src/main.c ****       return '8';
 2014              		.loc 1 960 5 is_stmt 0 view .LVU415
 2015 000c 0828     		cmp	r0, #8
 2016 000e 03D0     		beq	.L115
 962:Core/Src/main.c **** }
 2017              		.loc 1 962 10 view .LVU416
 2018 0010 0020     		movs	r0, #0
 2019              	.LVL120:
 2020              	.L113:
 963:Core/Src/main.c **** 
 2021              		.loc 1 963 1 view .LVU417
 2022 0012 08BD     		pop	{r3, pc}
 2023              	.LVL121:
 2024              	.L114:
 959:Core/Src/main.c ****   if(data == 8)
 2025              		.loc 1 959 14 view .LVU418
 2026 0014 3720     		movs	r0, #55
 2027              	.LVL122:
 959:Core/Src/main.c ****   if(data == 8)
 2028              		.loc 1 959 14 view .LVU419
 2029 0016 FCE7     		b	.L113
 2030              	.LVL123:
 2031              	.L115:
 961:Core/Src/main.c ****   return 0x00;
 2032              		.loc 1 961 14 view .LVU420
 2033 0018 3820     		movs	r0, #56
 2034              	.LVL124:
 961:Core/Src/main.c ****   return 0x00;
 2035              		.loc 1 961 14 view .LVU421
 2036 001a FAE7     		b	.L113
 2037              	.L118:
 2038              		.align	2
 2039              	.L117:
 2040 001c 00000E08 		.word	135135232
 2041              		.cfi_endproc
 2042              	.LFE298:
 2044              		.section	.text.IWDGReset_Init,"ax",%progbits
 2045              		.align	1
 2046              		.global	IWDGReset_Init
 2047              		.syntax unified
 2048              		.thumb
 2049              		.thumb_func
 2050              		.fpu fpv4-sp-d16
 2052              	IWDGReset_Init:
 2053              	.LFB299:
 966:Core/Src/main.c ****   if(RX1_Char == '7' || RX1_Char == '8'){
 2054              		.loc 1 966 1 is_stmt 1 view -0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 64


 2055              		.cfi_startproc
 2056              		@ args = 0, pretend = 0, frame = 0
 2057              		@ frame_needed = 0, uses_anonymous_args = 0
 2058 0000 08B5     		push	{r3, lr}
 2059              	.LCFI37:
 2060              		.cfi_def_cfa_offset 8
 2061              		.cfi_offset 3, -8
 2062              		.cfi_offset 14, -4
 967:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2063              		.loc 1 967 3 view .LVU423
 967:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2064              		.loc 1 967 22 is_stmt 0 view .LVU424
 2065 0002 064B     		ldr	r3, .L123
 2066 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2067 0006 373B     		subs	r3, r3, #55
 2068 0008 DBB2     		uxtb	r3, r3
 967:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD,PA_SW_DOUT_Pin,GPIO_PIN_SET);
 2069              		.loc 1 967 5 view .LVU425
 2070 000a 012B     		cmp	r3, #1
 2071 000c 00D9     		bls	.L122
 2072              	.L119:
 970:Core/Src/main.c **** 
 2073              		.loc 1 970 1 view .LVU426
 2074 000e 08BD     		pop	{r3, pc}
 2075              	.L122:
 968:Core/Src/main.c ****   }
 2076              		.loc 1 968 5 is_stmt 1 view .LVU427
 2077 0010 0122     		movs	r2, #1
 2078 0012 0421     		movs	r1, #4
 2079 0014 0248     		ldr	r0, .L123+4
 2080 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2081              	.LVL125:
 970:Core/Src/main.c **** 
 2082              		.loc 1 970 1 is_stmt 0 view .LVU428
 2083 001a F8E7     		b	.L119
 2084              	.L124:
 2085              		.align	2
 2086              	.L123:
 2087 001c 00000000 		.word	.LANCHOR0
 2088 0020 000C0240 		.word	1073875968
 2089              		.cfi_endproc
 2090              	.LFE299:
 2092              		.section	.rodata.beacon_data_f.str1.4,"aMS",%progbits,1
 2093              		.align	2
 2094              	.LC18:
 2095 0000 41542B53 		.ascii	"AT+SEND=3,47,%c,%02d%02d%04d%04d%04d\015\012\000"
 2095      454E443D 
 2095      332C3437 
 2095      2C25632C 
 2095      25303264 
 2096              		.section	.text.beacon_data_f,"ax",%progbits
 2097              		.align	1
 2098              		.global	beacon_data_f
 2099              		.syntax unified
 2100              		.thumb
 2101              		.thumb_func
 2102              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 65


 2104              	beacon_data_f:
 2105              	.LFB300:
 973:Core/Src/main.c ****   /* USER CODE BEGIN Beacon_Init */
 2106              		.loc 1 973 1 is_stmt 1 view -0
 2107              		.cfi_startproc
 2108              		@ args = 0, pretend = 0, frame = 32
 2109              		@ frame_needed = 0, uses_anonymous_args = 0
 2110 0000 70B5     		push	{r4, r5, r6, lr}
 2111              	.LCFI38:
 2112              		.cfi_def_cfa_offset 16
 2113              		.cfi_offset 4, -16
 2114              		.cfi_offset 5, -12
 2115              		.cfi_offset 6, -8
 2116              		.cfi_offset 14, -4
 2117 0002 8CB0     		sub	sp, sp, #48
 2118              	.LCFI39:
 2119              		.cfi_def_cfa_offset 64
 975:Core/Src/main.c ****   accelero_datastruct accelero_data;
 2120              		.loc 1 975 3 view .LVU430
 975:Core/Src/main.c ****   accelero_datastruct accelero_data;
 2121              		.loc 1 975 19 is_stmt 0 view .LVU431
 2122 0004 0024     		movs	r4, #0
 2123 0006 0794     		str	r4, [sp, #28]
 2124 0008 0894     		str	r4, [sp, #32]
 2125 000a 0994     		str	r4, [sp, #36]
 2126 000c 0A94     		str	r4, [sp, #40]
 2127 000e 0B94     		str	r4, [sp, #44]
 976:Core/Src/main.c ****   char *str;
 2128              		.loc 1 976 3 is_stmt 1 view .LVU432
 977:Core/Src/main.c ****   /* USER CODE END Beacon_Init  */
 2129              		.loc 1 977 3 view .LVU433
 979:Core/Src/main.c ****   xQueueReceive( acceleroQueue, &accelero_data, portMAX_DELAY);		
 2130              		.loc 1 979 3 view .LVU434
 2131 0010 4FF0FF32 		mov	r2, #-1
 2132 0014 07A9     		add	r1, sp, #28
 2133 0016 1A4B     		ldr	r3, .L127
 2134 0018 1868     		ldr	r0, [r3]
 2135 001a FFF7FEFF 		bl	xQueueReceive
 2136              	.LVL126:
 980:Core/Src/main.c ****   //taskENTER_CRITICAL();	
 2137              		.loc 1 980 3 view .LVU435
 2138 001e 4FF0FF32 		mov	r2, #-1
 2139 0022 05A9     		add	r1, sp, #20
 2140 0024 174B     		ldr	r3, .L127+4
 2141 0026 1868     		ldr	r0, [r3]
 2142 0028 FFF7FEFF 		bl	xQueueReceive
 2143              	.LVL127:
 982:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,47,%c,%02d%02d%04d%04d%04d\r\n",RX1_Char,sTime.Minutes,sTime.Seconds,accel
 2144              		.loc 1 982 3 view .LVU436
 982:Core/Src/main.c ****   sprintf(str,"AT+SEND=3,47,%c,%02d%02d%04d%04d%04d\r\n",RX1_Char,sTime.Minutes,sTime.Seconds,accel
 2145              		.loc 1 982 9 is_stmt 0 view .LVU437
 2146 002c 1420     		movs	r0, #20
 2147 002e FFF7FEFF 		bl	pvPortMalloc
 2148              	.LVL128:
 2149 0032 0546     		mov	r5, r0
 2150              	.LVL129:
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 66


 2151              		.loc 1 983 3 is_stmt 1 view .LVU438
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 2152              		.loc 1 983 86 is_stmt 0 view .LVU439
 2153 0034 9DF81E30 		ldrb	r3, [sp, #30]	@ zero_extendqisi2
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 2154              		.loc 1 983 108 view .LVU440
 2155 0038 BDF91420 		ldrsh	r2, [sp, #20]
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 2156              		.loc 1 983 137 view .LVU441
 2157 003c BDF91610 		ldrsh	r1, [sp, #22]
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 2158              		.loc 1 983 166 view .LVU442
 2159 0040 BDF91860 		ldrsh	r6, [sp, #24]
 983:Core/Src/main.c ****   HAL_UART_Transmit( &huart2, (uint8_t*)str, strlen(str), 1000);			
 2160              		.loc 1 983 3 view .LVU443
 2161 0044 0396     		str	r6, [sp, #12]
 2162 0046 0291     		str	r1, [sp, #8]
 2163 0048 0192     		str	r2, [sp, #4]
 2164 004a 0093     		str	r3, [sp]
 2165 004c 9DF81D30 		ldrb	r3, [sp, #29]	@ zero_extendqisi2
 2166 0050 0D4A     		ldr	r2, .L127+8
 2167 0052 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2168 0054 0D49     		ldr	r1, .L127+12
 2169 0056 FFF7FEFF 		bl	sprintf
 2170              	.LVL130:
 984:Core/Src/main.c ****   memset(&accelero_data, 0, sizeof(accelero_datastruct));
 2171              		.loc 1 984 3 is_stmt 1 view .LVU444
 984:Core/Src/main.c ****   memset(&accelero_data, 0, sizeof(accelero_datastruct));
 2172              		.loc 1 984 46 is_stmt 0 view .LVU445
 2173 005a 2846     		mov	r0, r5
 2174 005c FFF7FEFF 		bl	strlen
 2175              	.LVL131:
 984:Core/Src/main.c ****   memset(&accelero_data, 0, sizeof(accelero_datastruct));
 2176              		.loc 1 984 3 view .LVU446
 2177 0060 4FF47A73 		mov	r3, #1000
 2178 0064 82B2     		uxth	r2, r0
 2179 0066 2946     		mov	r1, r5
 2180 0068 0948     		ldr	r0, .L127+16
 2181 006a FFF7FEFF 		bl	HAL_UART_Transmit
 2182              	.LVL132:
 985:Core/Src/main.c ****   vPortFree(str);
 2183              		.loc 1 985 3 is_stmt 1 view .LVU447
 2184 006e 0594     		str	r4, [sp, #20]
 2185 0070 ADF81840 		strh	r4, [sp, #24]	@ movhi
 986:Core/Src/main.c ****   //taskEXIT_CRITICAL();		
 2186              		.loc 1 986 3 view .LVU448
 2187 0074 2846     		mov	r0, r5
 2188 0076 FFF7FEFF 		bl	vPortFree
 2189              	.LVL133:
 988:Core/Src/main.c **** 
 2190              		.loc 1 988 1 is_stmt 0 view .LVU449
 2191 007a 0CB0     		add	sp, sp, #48
 2192              	.LCFI40:
 2193              		.cfi_def_cfa_offset 16
 2194              		@ sp needed
 2195 007c 70BD     		pop	{r4, r5, r6, pc}
 2196              	.LVL134:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 67


 2197              	.L128:
 988:Core/Src/main.c **** 
 2198              		.loc 1 988 1 view .LVU450
 2199 007e 00BF     		.align	2
 2200              	.L127:
 2201 0080 00000000 		.word	rtcQueue
 2202 0084 00000000 		.word	acceleroQueue
 2203 0088 00000000 		.word	.LANCHOR0
 2204 008c 00000000 		.word	.LC18
 2205 0090 00000000 		.word	huart2
 2206              		.cfi_endproc
 2207              	.LFE300:
 2209              		.section	.text.TransmitTask,"ax",%progbits
 2210              		.align	1
 2211              		.global	TransmitTask
 2212              		.syntax unified
 2213              		.thumb
 2214              		.thumb_func
 2215              		.fpu fpv4-sp-d16
 2217              	TransmitTask:
 2218              	.LFB307:
1103:Core/Src/main.c ****   /* USER CODE END  */
1104:Core/Src/main.c **** }
1105:Core/Src/main.c **** void TransmitTask(void *argument)
1106:Core/Src/main.c **** {
 2219              		.loc 1 1106 1 is_stmt 1 view -0
 2220              		.cfi_startproc
 2221              		@ Volatile: function does not return.
 2222              		@ args = 0, pretend = 0, frame = 0
 2223              		@ frame_needed = 0, uses_anonymous_args = 0
 2224              	.LVL135:
 2225              		.loc 1 1106 1 is_stmt 0 view .LVU452
 2226 0000 08B5     		push	{r3, lr}
 2227              	.LCFI41:
 2228              		.cfi_def_cfa_offset 8
 2229              		.cfi_offset 3, -8
 2230              		.cfi_offset 14, -4
 2231 0002 08E0     		b	.L131
 2232              	.LVL136:
 2233              	.L130:
1107:Core/Src/main.c ****   /* USER CODE BEGIN  */
1108:Core/Src/main.c **** 	
1109:Core/Src/main.c ****   /* Infinite loop */
1110:Core/Src/main.c ****   for(;;)
1111:Core/Src/main.c ****   {
1112:Core/Src/main.c ****     switch(RX1_Char)
1113:Core/Src/main.c ****     {
1114:Core/Src/main.c ****       case '5'://unLuanch Mode 
1115:Core/Src/main.c ****       case '7'://Launch Mode  
1116:Core/Src/main.c ****         beacon_data_f();
 2234              		.loc 1 1116 9 is_stmt 1 view .LVU453
 2235 0004 FFF7FEFF 		bl	beacon_data_f
 2236              	.LVL137:
1117:Core/Src/main.c ****         uxBits = xEventGroupSetBits(iwdgEventGroup,IWDG_BIT_transmitTask);
 2237              		.loc 1 1117 9 view .LVU454
 2238              		.loc 1 1117 18 is_stmt 0 view .LVU455
 2239 0008 0421     		movs	r1, #4
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 68


 2240 000a 064B     		ldr	r3, .L134
 2241 000c 1868     		ldr	r0, [r3]
 2242 000e FFF7FEFF 		bl	xEventGroupSetBits
 2243              	.LVL138:
 2244              		.loc 1 1117 16 view .LVU456
 2245 0012 054B     		ldr	r3, .L134+4
 2246 0014 1860     		str	r0, [r3]
1118:Core/Src/main.c ****         break;
 2247              		.loc 1 1118 9 is_stmt 1 view .LVU457
 2248              	.L131:
1110:Core/Src/main.c ****   {
 2249              		.loc 1 1110 3 view .LVU458
1112:Core/Src/main.c ****     {
 2250              		.loc 1 1112 5 view .LVU459
 2251 0016 054B     		ldr	r3, .L134+8
 2252 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2253 001a 352B     		cmp	r3, #53
 2254 001c F2D0     		beq	.L130
 2255 001e 372B     		cmp	r3, #55
 2256 0020 F9D1     		bne	.L131
 2257 0022 EFE7     		b	.L130
 2258              	.L135:
 2259              		.align	2
 2260              	.L134:
 2261 0024 00000000 		.word	iwdgEventGroup
 2262 0028 00000000 		.word	uxBits
 2263 002c 00000000 		.word	.LANCHOR0
 2264              		.cfi_endproc
 2265              	.LFE307:
 2267              		.section	.text.Error_Handler,"ax",%progbits
 2268              		.align	1
 2269              		.global	Error_Handler
 2270              		.syntax unified
 2271              		.thumb
 2272              		.thumb_func
 2273              		.fpu fpv4-sp-d16
 2275              	Error_Handler:
 2276              	.LFB308:
1119:Core/Src/main.c ****       case '8'://payload Mode
1120:Core/Src/main.c ****         /* Payload  function*/
1121:Core/Src/main.c ****         break;
1122:Core/Src/main.c ****     }
1123:Core/Src/main.c ****   }
1124:Core/Src/main.c ****   /* USER CODE END  */
1125:Core/Src/main.c **** }
1126:Core/Src/main.c **** 
1127:Core/Src/main.c **** /**
1128:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1129:Core/Src/main.c ****   * @retval None
1130:Core/Src/main.c ****   */
1131:Core/Src/main.c **** void Error_Handler(void)
1132:Core/Src/main.c **** {
 2277              		.loc 1 1132 1 view -0
 2278              		.cfi_startproc
 2279              		@ Volatile: function does not return.
 2280              		@ args = 0, pretend = 0, frame = 0
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 69


 2282              		@ link register save eliminated.
1133:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1134:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1135:Core/Src/main.c ****   __disable_irq();
 2283              		.loc 1 1135 3 view .LVU461
 2284              	.LBB12:
 2285              	.LBI12:
 2286              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 70


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 71


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 2287              		.loc 2 140 27 view .LVU462
 2288              	.LBB13:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2289              		.loc 2 142 3 view .LVU463
 2290              		.syntax unified
 2291              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2292 0000 72B6     		cpsid i
 2293              	@ 0 "" 2
 2294              		.thumb
 2295              		.syntax unified
 2296              	.L137:
 2297              	.LBE13:
 2298              	.LBE12:
1136:Core/Src/main.c ****   while (1)
 2299              		.loc 1 1136 3 discriminator 1 view .LVU464
1137:Core/Src/main.c ****   {
1138:Core/Src/main.c ****   }
 2300              		.loc 1 1138 3 discriminator 1 view .LVU465
1136:Core/Src/main.c ****   while (1)
 2301              		.loc 1 1136 9 discriminator 1 view .LVU466
 2302 0002 FEE7     		b	.L137
 2303              		.cfi_endproc
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 72


 2304              	.LFE308:
 2306              		.section	.text.MX_ADC1_Init,"ax",%progbits
 2307              		.align	1
 2308              		.syntax unified
 2309              		.thumb
 2310              		.thumb_func
 2311              		.fpu fpv4-sp-d16
 2313              	MX_ADC1_Init:
 2314              	.LFB277:
 256:Core/Src/main.c **** 
 2315              		.loc 1 256 1 view -0
 2316              		.cfi_startproc
 2317              		@ args = 0, pretend = 0, frame = 16
 2318              		@ frame_needed = 0, uses_anonymous_args = 0
 2319 0000 00B5     		push	{lr}
 2320              	.LCFI42:
 2321              		.cfi_def_cfa_offset 4
 2322              		.cfi_offset 14, -4
 2323 0002 85B0     		sub	sp, sp, #20
 2324              	.LCFI43:
 2325              		.cfi_def_cfa_offset 24
 262:Core/Src/main.c **** 
 2326              		.loc 1 262 3 view .LVU468
 262:Core/Src/main.c **** 
 2327              		.loc 1 262 26 is_stmt 0 view .LVU469
 2328 0004 0023     		movs	r3, #0
 2329 0006 0093     		str	r3, [sp]
 2330 0008 0193     		str	r3, [sp, #4]
 2331 000a 0293     		str	r3, [sp, #8]
 2332 000c 0393     		str	r3, [sp, #12]
 269:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2333              		.loc 1 269 3 is_stmt 1 view .LVU470
 269:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2334              		.loc 1 269 18 is_stmt 0 view .LVU471
 2335 000e 1448     		ldr	r0, .L144
 2336 0010 144A     		ldr	r2, .L144+4
 2337 0012 0260     		str	r2, [r0]
 270:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 2338              		.loc 1 270 3 is_stmt 1 view .LVU472
 270:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 2339              		.loc 1 270 29 is_stmt 0 view .LVU473
 2340 0014 4FF48032 		mov	r2, #65536
 2341 0018 4260     		str	r2, [r0, #4]
 271:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 2342              		.loc 1 271 3 is_stmt 1 view .LVU474
 271:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 2343              		.loc 1 271 25 is_stmt 0 view .LVU475
 2344 001a 8360     		str	r3, [r0, #8]
 272:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 2345              		.loc 1 272 3 is_stmt 1 view .LVU476
 272:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 2346              		.loc 1 272 27 is_stmt 0 view .LVU477
 2347 001c 0361     		str	r3, [r0, #16]
 273:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 2348              		.loc 1 273 3 is_stmt 1 view .LVU478
 273:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 2349              		.loc 1 273 33 is_stmt 0 view .LVU479
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 73


 2350 001e 0376     		strb	r3, [r0, #24]
 274:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2351              		.loc 1 274 3 is_stmt 1 view .LVU480
 274:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2352              		.loc 1 274 36 is_stmt 0 view .LVU481
 2353 0020 80F82030 		strb	r3, [r0, #32]
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2354              		.loc 1 275 3 is_stmt 1 view .LVU482
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2355              		.loc 1 275 35 is_stmt 0 view .LVU483
 2356 0024 C362     		str	r3, [r0, #44]
 276:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2357              		.loc 1 276 3 is_stmt 1 view .LVU484
 276:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2358              		.loc 1 276 31 is_stmt 0 view .LVU485
 2359 0026 104A     		ldr	r2, .L144+8
 2360 0028 8262     		str	r2, [r0, #40]
 277:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 2361              		.loc 1 277 3 is_stmt 1 view .LVU486
 277:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 2362              		.loc 1 277 24 is_stmt 0 view .LVU487
 2363 002a C360     		str	r3, [r0, #12]
 278:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 2364              		.loc 1 278 3 is_stmt 1 view .LVU488
 278:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 2365              		.loc 1 278 30 is_stmt 0 view .LVU489
 2366 002c 0122     		movs	r2, #1
 2367 002e C261     		str	r2, [r0, #28]
 279:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2368              		.loc 1 279 3 is_stmt 1 view .LVU490
 279:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2369              		.loc 1 279 36 is_stmt 0 view .LVU491
 2370 0030 80F83030 		strb	r3, [r0, #48]
 280:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 2371              		.loc 1 280 3 is_stmt 1 view .LVU492
 280:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 2372              		.loc 1 280 27 is_stmt 0 view .LVU493
 2373 0034 4261     		str	r2, [r0, #20]
 281:Core/Src/main.c ****   {
 2374              		.loc 1 281 3 is_stmt 1 view .LVU494
 281:Core/Src/main.c ****   {
 2375              		.loc 1 281 7 is_stmt 0 view .LVU495
 2376 0036 FFF7FEFF 		bl	HAL_ADC_Init
 2377              	.LVL139:
 281:Core/Src/main.c ****   {
 2378              		.loc 1 281 6 view .LVU496
 2379 003a 68B9     		cbnz	r0, .L142
 287:Core/Src/main.c ****   sConfig.Rank = 1;
 2380              		.loc 1 287 3 is_stmt 1 view .LVU497
 287:Core/Src/main.c ****   sConfig.Rank = 1;
 2381              		.loc 1 287 19 is_stmt 0 view .LVU498
 2382 003c 0B23     		movs	r3, #11
 2383 003e 0093     		str	r3, [sp]
 288:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2384              		.loc 1 288 3 is_stmt 1 view .LVU499
 288:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2385              		.loc 1 288 16 is_stmt 0 view .LVU500
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 74


 2386 0040 0123     		movs	r3, #1
 2387 0042 0193     		str	r3, [sp, #4]
 289:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 2388              		.loc 1 289 3 is_stmt 1 view .LVU501
 289:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 2389              		.loc 1 289 24 is_stmt 0 view .LVU502
 2390 0044 0023     		movs	r3, #0
 2391 0046 0293     		str	r3, [sp, #8]
 290:Core/Src/main.c ****   {
 2392              		.loc 1 290 3 is_stmt 1 view .LVU503
 290:Core/Src/main.c ****   {
 2393              		.loc 1 290 7 is_stmt 0 view .LVU504
 2394 0048 6946     		mov	r1, sp
 2395 004a 0548     		ldr	r0, .L144
 2396 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2397              	.LVL140:
 290:Core/Src/main.c ****   {
 2398              		.loc 1 290 6 view .LVU505
 2399 0050 20B9     		cbnz	r0, .L143
 298:Core/Src/main.c **** 
 2400              		.loc 1 298 1 view .LVU506
 2401 0052 05B0     		add	sp, sp, #20
 2402              	.LCFI44:
 2403              		.cfi_remember_state
 2404              		.cfi_def_cfa_offset 4
 2405              		@ sp needed
 2406 0054 5DF804FB 		ldr	pc, [sp], #4
 2407              	.L142:
 2408              	.LCFI45:
 2409              		.cfi_restore_state
 283:Core/Src/main.c ****   }
 2410              		.loc 1 283 5 is_stmt 1 view .LVU507
 2411 0058 FFF7FEFF 		bl	Error_Handler
 2412              	.LVL141:
 2413              	.L143:
 292:Core/Src/main.c ****   }
 2414              		.loc 1 292 5 view .LVU508
 2415 005c FFF7FEFF 		bl	Error_Handler
 2416              	.LVL142:
 2417              	.L145:
 2418              		.align	2
 2419              	.L144:
 2420 0060 00000000 		.word	hadc1
 2421 0064 00200140 		.word	1073815552
 2422 0068 0100000F 		.word	251658241
 2423              		.cfi_endproc
 2424              	.LFE277:
 2426              		.section	.text.MX_ADC2_Init,"ax",%progbits
 2427              		.align	1
 2428              		.syntax unified
 2429              		.thumb
 2430              		.thumb_func
 2431              		.fpu fpv4-sp-d16
 2433              	MX_ADC2_Init:
 2434              	.LFB278:
 306:Core/Src/main.c **** 
 2435              		.loc 1 306 1 view -0
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 75


 2436              		.cfi_startproc
 2437              		@ args = 0, pretend = 0, frame = 16
 2438              		@ frame_needed = 0, uses_anonymous_args = 0
 2439 0000 00B5     		push	{lr}
 2440              	.LCFI46:
 2441              		.cfi_def_cfa_offset 4
 2442              		.cfi_offset 14, -4
 2443 0002 85B0     		sub	sp, sp, #20
 2444              	.LCFI47:
 2445              		.cfi_def_cfa_offset 24
 312:Core/Src/main.c **** 
 2446              		.loc 1 312 3 view .LVU510
 312:Core/Src/main.c **** 
 2447              		.loc 1 312 26 is_stmt 0 view .LVU511
 2448 0004 0023     		movs	r3, #0
 2449 0006 0093     		str	r3, [sp]
 2450 0008 0193     		str	r3, [sp, #4]
 2451 000a 0293     		str	r3, [sp, #8]
 2452 000c 0393     		str	r3, [sp, #12]
 319:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2453              		.loc 1 319 3 is_stmt 1 view .LVU512
 319:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 2454              		.loc 1 319 18 is_stmt 0 view .LVU513
 2455 000e 1448     		ldr	r0, .L152
 2456 0010 144A     		ldr	r2, .L152+4
 2457 0012 0260     		str	r2, [r0]
 320:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 2458              		.loc 1 320 3 is_stmt 1 view .LVU514
 320:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 2459              		.loc 1 320 29 is_stmt 0 view .LVU515
 2460 0014 4FF48032 		mov	r2, #65536
 2461 0018 4260     		str	r2, [r0, #4]
 321:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 2462              		.loc 1 321 3 is_stmt 1 view .LVU516
 321:Core/Src/main.c ****   hadc2.Init.ScanConvMode = DISABLE;
 2463              		.loc 1 321 25 is_stmt 0 view .LVU517
 2464 001a 8360     		str	r3, [r0, #8]
 322:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 2465              		.loc 1 322 3 is_stmt 1 view .LVU518
 322:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 2466              		.loc 1 322 27 is_stmt 0 view .LVU519
 2467 001c 0361     		str	r3, [r0, #16]
 323:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 2468              		.loc 1 323 3 is_stmt 1 view .LVU520
 323:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 2469              		.loc 1 323 33 is_stmt 0 view .LVU521
 2470 001e 0376     		strb	r3, [r0, #24]
 324:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2471              		.loc 1 324 3 is_stmt 1 view .LVU522
 324:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 2472              		.loc 1 324 36 is_stmt 0 view .LVU523
 2473 0020 80F82030 		strb	r3, [r0, #32]
 325:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2474              		.loc 1 325 3 is_stmt 1 view .LVU524
 325:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 2475              		.loc 1 325 35 is_stmt 0 view .LVU525
 2476 0024 C362     		str	r3, [r0, #44]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 76


 326:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2477              		.loc 1 326 3 is_stmt 1 view .LVU526
 326:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 2478              		.loc 1 326 31 is_stmt 0 view .LVU527
 2479 0026 104A     		ldr	r2, .L152+8
 2480 0028 8262     		str	r2, [r0, #40]
 327:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 2481              		.loc 1 327 3 is_stmt 1 view .LVU528
 327:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 2482              		.loc 1 327 24 is_stmt 0 view .LVU529
 2483 002a C360     		str	r3, [r0, #12]
 328:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 2484              		.loc 1 328 3 is_stmt 1 view .LVU530
 328:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 2485              		.loc 1 328 30 is_stmt 0 view .LVU531
 2486 002c 0122     		movs	r2, #1
 2487 002e C261     		str	r2, [r0, #28]
 329:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2488              		.loc 1 329 3 is_stmt 1 view .LVU532
 329:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 2489              		.loc 1 329 36 is_stmt 0 view .LVU533
 2490 0030 80F83030 		strb	r3, [r0, #48]
 330:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 2491              		.loc 1 330 3 is_stmt 1 view .LVU534
 330:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 2492              		.loc 1 330 27 is_stmt 0 view .LVU535
 2493 0034 4261     		str	r2, [r0, #20]
 331:Core/Src/main.c ****   {
 2494              		.loc 1 331 3 is_stmt 1 view .LVU536
 331:Core/Src/main.c ****   {
 2495              		.loc 1 331 7 is_stmt 0 view .LVU537
 2496 0036 FFF7FEFF 		bl	HAL_ADC_Init
 2497              	.LVL143:
 331:Core/Src/main.c ****   {
 2498              		.loc 1 331 6 view .LVU538
 2499 003a 68B9     		cbnz	r0, .L150
 337:Core/Src/main.c ****   sConfig.Rank = 1;
 2500              		.loc 1 337 3 is_stmt 1 view .LVU539
 337:Core/Src/main.c ****   sConfig.Rank = 1;
 2501              		.loc 1 337 19 is_stmt 0 view .LVU540
 2502 003c 0923     		movs	r3, #9
 2503 003e 0093     		str	r3, [sp]
 338:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2504              		.loc 1 338 3 is_stmt 1 view .LVU541
 338:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 2505              		.loc 1 338 16 is_stmt 0 view .LVU542
 2506 0040 0123     		movs	r3, #1
 2507 0042 0193     		str	r3, [sp, #4]
 339:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 2508              		.loc 1 339 3 is_stmt 1 view .LVU543
 339:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 2509              		.loc 1 339 24 is_stmt 0 view .LVU544
 2510 0044 0023     		movs	r3, #0
 2511 0046 0293     		str	r3, [sp, #8]
 340:Core/Src/main.c ****   {
 2512              		.loc 1 340 3 is_stmt 1 view .LVU545
 340:Core/Src/main.c ****   {
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 77


 2513              		.loc 1 340 7 is_stmt 0 view .LVU546
 2514 0048 6946     		mov	r1, sp
 2515 004a 0548     		ldr	r0, .L152
 2516 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 2517              	.LVL144:
 340:Core/Src/main.c ****   {
 2518              		.loc 1 340 6 view .LVU547
 2519 0050 20B9     		cbnz	r0, .L151
 348:Core/Src/main.c **** 
 2520              		.loc 1 348 1 view .LVU548
 2521 0052 05B0     		add	sp, sp, #20
 2522              	.LCFI48:
 2523              		.cfi_remember_state
 2524              		.cfi_def_cfa_offset 4
 2525              		@ sp needed
 2526 0054 5DF804FB 		ldr	pc, [sp], #4
 2527              	.L150:
 2528              	.LCFI49:
 2529              		.cfi_restore_state
 333:Core/Src/main.c ****   }
 2530              		.loc 1 333 5 is_stmt 1 view .LVU549
 2531 0058 FFF7FEFF 		bl	Error_Handler
 2532              	.LVL145:
 2533              	.L151:
 342:Core/Src/main.c ****   }
 2534              		.loc 1 342 5 view .LVU550
 2535 005c FFF7FEFF 		bl	Error_Handler
 2536              	.LVL146:
 2537              	.L153:
 2538              		.align	2
 2539              	.L152:
 2540 0060 00000000 		.word	hadc2
 2541 0064 00210140 		.word	1073815808
 2542 0068 0100000F 		.word	251658241
 2543              		.cfi_endproc
 2544              	.LFE278:
 2546              		.section	.text.MX_I2C1_Init,"ax",%progbits
 2547              		.align	1
 2548              		.syntax unified
 2549              		.thumb
 2550              		.thumb_func
 2551              		.fpu fpv4-sp-d16
 2553              	MX_I2C1_Init:
 2554              	.LFB279:
 356:Core/Src/main.c **** 
 2555              		.loc 1 356 1 view -0
 2556              		.cfi_startproc
 2557              		@ args = 0, pretend = 0, frame = 0
 2558              		@ frame_needed = 0, uses_anonymous_args = 0
 2559 0000 08B5     		push	{r3, lr}
 2560              	.LCFI50:
 2561              		.cfi_def_cfa_offset 8
 2562              		.cfi_offset 3, -8
 2563              		.cfi_offset 14, -4
 365:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 2564              		.loc 1 365 3 view .LVU552
 365:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 78


 2565              		.loc 1 365 18 is_stmt 0 view .LVU553
 2566 0002 0A48     		ldr	r0, .L158
 2567 0004 0A4B     		ldr	r3, .L158+4
 2568 0006 0360     		str	r3, [r0]
 366:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 2569              		.loc 1 366 3 is_stmt 1 view .LVU554
 366:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 2570              		.loc 1 366 25 is_stmt 0 view .LVU555
 2571 0008 0A4B     		ldr	r3, .L158+8
 2572 000a 4360     		str	r3, [r0, #4]
 367:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2573              		.loc 1 367 3 is_stmt 1 view .LVU556
 367:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 2574              		.loc 1 367 24 is_stmt 0 view .LVU557
 2575 000c 0023     		movs	r3, #0
 2576 000e 8360     		str	r3, [r0, #8]
 368:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2577              		.loc 1 368 3 is_stmt 1 view .LVU558
 368:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 2578              		.loc 1 368 26 is_stmt 0 view .LVU559
 2579 0010 C360     		str	r3, [r0, #12]
 369:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2580              		.loc 1 369 3 is_stmt 1 view .LVU560
 369:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 2581              		.loc 1 369 29 is_stmt 0 view .LVU561
 2582 0012 4FF48042 		mov	r2, #16384
 2583 0016 0261     		str	r2, [r0, #16]
 370:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2584              		.loc 1 370 3 is_stmt 1 view .LVU562
 370:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 2585              		.loc 1 370 30 is_stmt 0 view .LVU563
 2586 0018 4361     		str	r3, [r0, #20]
 371:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2587              		.loc 1 371 3 is_stmt 1 view .LVU564
 371:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 2588              		.loc 1 371 26 is_stmt 0 view .LVU565
 2589 001a 8361     		str	r3, [r0, #24]
 372:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2590              		.loc 1 372 3 is_stmt 1 view .LVU566
 372:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 2591              		.loc 1 372 30 is_stmt 0 view .LVU567
 2592 001c C361     		str	r3, [r0, #28]
 373:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 2593              		.loc 1 373 3 is_stmt 1 view .LVU568
 373:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 2594              		.loc 1 373 28 is_stmt 0 view .LVU569
 2595 001e 0362     		str	r3, [r0, #32]
 374:Core/Src/main.c ****   {
 2596              		.loc 1 374 3 is_stmt 1 view .LVU570
 374:Core/Src/main.c ****   {
 2597              		.loc 1 374 7 is_stmt 0 view .LVU571
 2598 0020 FFF7FEFF 		bl	HAL_I2C_Init
 2599              	.LVL147:
 374:Core/Src/main.c ****   {
 2600              		.loc 1 374 6 view .LVU572
 2601 0024 00B9     		cbnz	r0, .L157
 382:Core/Src/main.c **** 
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 79


 2602              		.loc 1 382 1 view .LVU573
 2603 0026 08BD     		pop	{r3, pc}
 2604              	.L157:
 376:Core/Src/main.c ****   }
 2605              		.loc 1 376 5 is_stmt 1 view .LVU574
 2606 0028 FFF7FEFF 		bl	Error_Handler
 2607              	.LVL148:
 2608              	.L159:
 2609              		.align	2
 2610              	.L158:
 2611 002c 00000000 		.word	hi2c1
 2612 0030 00540040 		.word	1073763328
 2613 0034 A0860100 		.word	100000
 2614              		.cfi_endproc
 2615              	.LFE279:
 2617              		.section	.text.MX_I2S3_Init,"ax",%progbits
 2618              		.align	1
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2622              		.fpu fpv4-sp-d16
 2624              	MX_I2S3_Init:
 2625              	.LFB280:
 390:Core/Src/main.c **** 
 2626              		.loc 1 390 1 view -0
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 0
 2629              		@ frame_needed = 0, uses_anonymous_args = 0
 2630 0000 08B5     		push	{r3, lr}
 2631              	.LCFI51:
 2632              		.cfi_def_cfa_offset 8
 2633              		.cfi_offset 3, -8
 2634              		.cfi_offset 14, -4
 399:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 2635              		.loc 1 399 3 view .LVU576
 399:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 2636              		.loc 1 399 18 is_stmt 0 view .LVU577
 2637 0002 0A48     		ldr	r0, .L164
 2638 0004 0A4B     		ldr	r3, .L164+4
 2639 0006 0360     		str	r3, [r0]
 400:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 2640              		.loc 1 400 3 is_stmt 1 view .LVU578
 400:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 2641              		.loc 1 400 19 is_stmt 0 view .LVU579
 2642 0008 4FF40072 		mov	r2, #512
 2643 000c 4260     		str	r2, [r0, #4]
 401:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 2644              		.loc 1 401 3 is_stmt 1 view .LVU580
 401:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 2645              		.loc 1 401 23 is_stmt 0 view .LVU581
 2646 000e 0023     		movs	r3, #0
 2647 0010 8360     		str	r3, [r0, #8]
 402:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 2648              		.loc 1 402 3 is_stmt 1 view .LVU582
 402:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 2649              		.loc 1 402 25 is_stmt 0 view .LVU583
 2650 0012 C360     		str	r3, [r0, #12]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 80


 403:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 2651              		.loc 1 403 3 is_stmt 1 view .LVU584
 403:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 2652              		.loc 1 403 25 is_stmt 0 view .LVU585
 2653 0014 0261     		str	r2, [r0, #16]
 404:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 2654              		.loc 1 404 3 is_stmt 1 view .LVU586
 404:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 2655              		.loc 1 404 24 is_stmt 0 view .LVU587
 2656 0016 074A     		ldr	r2, .L164+8
 2657 0018 4261     		str	r2, [r0, #20]
 405:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 2658              		.loc 1 405 3 is_stmt 1 view .LVU588
 405:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 2659              		.loc 1 405 19 is_stmt 0 view .LVU589
 2660 001a 8361     		str	r3, [r0, #24]
 406:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 2661              		.loc 1 406 3 is_stmt 1 view .LVU590
 406:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 2662              		.loc 1 406 26 is_stmt 0 view .LVU591
 2663 001c C361     		str	r3, [r0, #28]
 407:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 2664              		.loc 1 407 3 is_stmt 1 view .LVU592
 407:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 2665              		.loc 1 407 29 is_stmt 0 view .LVU593
 2666 001e 0362     		str	r3, [r0, #32]
 408:Core/Src/main.c ****   {
 2667              		.loc 1 408 3 is_stmt 1 view .LVU594
 408:Core/Src/main.c ****   {
 2668              		.loc 1 408 7 is_stmt 0 view .LVU595
 2669 0020 FFF7FEFF 		bl	HAL_I2S_Init
 2670              	.LVL149:
 408:Core/Src/main.c ****   {
 2671              		.loc 1 408 6 view .LVU596
 2672 0024 00B9     		cbnz	r0, .L163
 416:Core/Src/main.c **** 
 2673              		.loc 1 416 1 view .LVU597
 2674 0026 08BD     		pop	{r3, pc}
 2675              	.L163:
 410:Core/Src/main.c ****   }
 2676              		.loc 1 410 5 is_stmt 1 view .LVU598
 2677 0028 FFF7FEFF 		bl	Error_Handler
 2678              	.LVL150:
 2679              	.L165:
 2680              		.align	2
 2681              	.L164:
 2682 002c 00000000 		.word	hi2s3
 2683 0030 003C0040 		.word	1073757184
 2684 0034 00770100 		.word	96000
 2685              		.cfi_endproc
 2686              	.LFE280:
 2688              		.section	.text.MX_RTC_Init,"ax",%progbits
 2689              		.align	1
 2690              		.syntax unified
 2691              		.thumb
 2692              		.thumb_func
 2693              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 81


 2695              	MX_RTC_Init:
 2696              	.LFB282:
 452:Core/Src/main.c **** 
 2697              		.loc 1 452 1 view -0
 2698              		.cfi_startproc
 2699              		@ args = 0, pretend = 0, frame = 24
 2700              		@ frame_needed = 0, uses_anonymous_args = 0
 2701 0000 00B5     		push	{lr}
 2702              	.LCFI52:
 2703              		.cfi_def_cfa_offset 4
 2704              		.cfi_offset 14, -4
 2705 0002 87B0     		sub	sp, sp, #28
 2706              	.LCFI53:
 2707              		.cfi_def_cfa_offset 32
 458:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2708              		.loc 1 458 3 view .LVU600
 458:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2709              		.loc 1 458 19 is_stmt 0 view .LVU601
 2710 0004 0023     		movs	r3, #0
 2711 0006 0193     		str	r3, [sp, #4]
 2712 0008 0293     		str	r3, [sp, #8]
 2713 000a 0393     		str	r3, [sp, #12]
 2714 000c 0493     		str	r3, [sp, #16]
 2715 000e 0593     		str	r3, [sp, #20]
 459:Core/Src/main.c **** 
 2716              		.loc 1 459 3 is_stmt 1 view .LVU602
 459:Core/Src/main.c **** 
 2717              		.loc 1 459 19 is_stmt 0 view .LVU603
 2718 0010 0093     		str	r3, [sp]
 466:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2719              		.loc 1 466 3 is_stmt 1 view .LVU604
 466:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2720              		.loc 1 466 17 is_stmt 0 view .LVU605
 2721 0012 1A48     		ldr	r0, .L174
 2722 0014 1A4A     		ldr	r2, .L174+4
 2723 0016 0260     		str	r2, [r0]
 467:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2724              		.loc 1 467 3 is_stmt 1 view .LVU606
 467:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2725              		.loc 1 467 24 is_stmt 0 view .LVU607
 2726 0018 4360     		str	r3, [r0, #4]
 468:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2727              		.loc 1 468 3 is_stmt 1 view .LVU608
 468:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2728              		.loc 1 468 26 is_stmt 0 view .LVU609
 2729 001a 7F22     		movs	r2, #127
 2730 001c 8260     		str	r2, [r0, #8]
 469:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2731              		.loc 1 469 3 is_stmt 1 view .LVU610
 469:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2732              		.loc 1 469 25 is_stmt 0 view .LVU611
 2733 001e FF22     		movs	r2, #255
 2734 0020 C260     		str	r2, [r0, #12]
 470:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2735              		.loc 1 470 3 is_stmt 1 view .LVU612
 470:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2736              		.loc 1 470 20 is_stmt 0 view .LVU613
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 82


 2737 0022 0361     		str	r3, [r0, #16]
 471:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2738              		.loc 1 471 3 is_stmt 1 view .LVU614
 471:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2739              		.loc 1 471 28 is_stmt 0 view .LVU615
 2740 0024 4361     		str	r3, [r0, #20]
 472:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2741              		.loc 1 472 3 is_stmt 1 view .LVU616
 472:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2742              		.loc 1 472 24 is_stmt 0 view .LVU617
 2743 0026 8361     		str	r3, [r0, #24]
 473:Core/Src/main.c ****   {
 2744              		.loc 1 473 3 is_stmt 1 view .LVU618
 473:Core/Src/main.c ****   {
 2745              		.loc 1 473 7 is_stmt 0 view .LVU619
 2746 0028 FFF7FEFF 		bl	HAL_RTC_Init
 2747              	.LVL151:
 473:Core/Src/main.c ****   {
 2748              		.loc 1 473 6 view .LVU620
 2749 002c 00BB     		cbnz	r0, .L171
 484:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2750              		.loc 1 484 3 is_stmt 1 view .LVU621
 484:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2751              		.loc 1 484 15 is_stmt 0 view .LVU622
 2752 002e 0023     		movs	r3, #0
 2753 0030 8DF80430 		strb	r3, [sp, #4]
 485:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2754              		.loc 1 485 3 is_stmt 1 view .LVU623
 485:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2755              		.loc 1 485 17 is_stmt 0 view .LVU624
 2756 0034 8DF80530 		strb	r3, [sp, #5]
 486:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2757              		.loc 1 486 3 is_stmt 1 view .LVU625
 486:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2758              		.loc 1 486 17 is_stmt 0 view .LVU626
 2759 0038 8DF80630 		strb	r3, [sp, #6]
 487:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2760              		.loc 1 487 3 is_stmt 1 view .LVU627
 487:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2761              		.loc 1 487 24 is_stmt 0 view .LVU628
 2762 003c 0493     		str	r3, [sp, #16]
 488:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2763              		.loc 1 488 3 is_stmt 1 view .LVU629
 488:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2764              		.loc 1 488 24 is_stmt 0 view .LVU630
 2765 003e 0593     		str	r3, [sp, #20]
 489:Core/Src/main.c ****   {
 2766              		.loc 1 489 3 is_stmt 1 view .LVU631
 489:Core/Src/main.c ****   {
 2767              		.loc 1 489 7 is_stmt 0 view .LVU632
 2768 0040 0122     		movs	r2, #1
 2769 0042 01A9     		add	r1, sp, #4
 2770 0044 0D48     		ldr	r0, .L174
 2771 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 2772              	.LVL152:
 489:Core/Src/main.c ****   {
 2773              		.loc 1 489 6 view .LVU633
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 83


 2774 004a 98B9     		cbnz	r0, .L172
 493:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2775              		.loc 1 493 3 is_stmt 1 view .LVU634
 493:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2776              		.loc 1 493 17 is_stmt 0 view .LVU635
 2777 004c 0122     		movs	r2, #1
 2778 004e 8DF80020 		strb	r2, [sp]
 494:Core/Src/main.c ****   sDate.Date = 0x1;
 2779              		.loc 1 494 3 is_stmt 1 view .LVU636
 494:Core/Src/main.c ****   sDate.Date = 0x1;
 2780              		.loc 1 494 15 is_stmt 0 view .LVU637
 2781 0052 8DF80120 		strb	r2, [sp, #1]
 495:Core/Src/main.c ****   sDate.Year = 0x0;
 2782              		.loc 1 495 3 is_stmt 1 view .LVU638
 495:Core/Src/main.c ****   sDate.Year = 0x0;
 2783              		.loc 1 495 14 is_stmt 0 view .LVU639
 2784 0056 8DF80220 		strb	r2, [sp, #2]
 496:Core/Src/main.c **** 
 2785              		.loc 1 496 3 is_stmt 1 view .LVU640
 496:Core/Src/main.c **** 
 2786              		.loc 1 496 14 is_stmt 0 view .LVU641
 2787 005a 0023     		movs	r3, #0
 2788 005c 8DF80330 		strb	r3, [sp, #3]
 498:Core/Src/main.c ****   {
 2789              		.loc 1 498 3 is_stmt 1 view .LVU642
 498:Core/Src/main.c ****   {
 2790              		.loc 1 498 7 is_stmt 0 view .LVU643
 2791 0060 6946     		mov	r1, sp
 2792 0062 0648     		ldr	r0, .L174
 2793 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 2794              	.LVL153:
 498:Core/Src/main.c ****   {
 2795              		.loc 1 498 6 view .LVU644
 2796 0068 30B9     		cbnz	r0, .L173
 506:Core/Src/main.c **** 
 2797              		.loc 1 506 1 view .LVU645
 2798 006a 07B0     		add	sp, sp, #28
 2799              	.LCFI54:
 2800              		.cfi_remember_state
 2801              		.cfi_def_cfa_offset 4
 2802              		@ sp needed
 2803 006c 5DF804FB 		ldr	pc, [sp], #4
 2804              	.L171:
 2805              	.LCFI55:
 2806              		.cfi_restore_state
 475:Core/Src/main.c ****   }
 2807              		.loc 1 475 5 is_stmt 1 view .LVU646
 2808 0070 FFF7FEFF 		bl	Error_Handler
 2809              	.LVL154:
 2810              	.L172:
 491:Core/Src/main.c ****   }
 2811              		.loc 1 491 5 view .LVU647
 2812 0074 FFF7FEFF 		bl	Error_Handler
 2813              	.LVL155:
 2814              	.L173:
 500:Core/Src/main.c ****   }
 2815              		.loc 1 500 5 view .LVU648
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 84


 2816 0078 FFF7FEFF 		bl	Error_Handler
 2817              	.LVL156:
 2818              	.L175:
 2819              		.align	2
 2820              	.L174:
 2821 007c 00000000 		.word	hrtc
 2822 0080 00280040 		.word	1073752064
 2823              		.cfi_endproc
 2824              	.LFE282:
 2826              		.section	.text.MX_SPI1_Init,"ax",%progbits
 2827              		.align	1
 2828              		.syntax unified
 2829              		.thumb
 2830              		.thumb_func
 2831              		.fpu fpv4-sp-d16
 2833              	MX_SPI1_Init:
 2834              	.LFB283:
 514:Core/Src/main.c **** 
 2835              		.loc 1 514 1 view -0
 2836              		.cfi_startproc
 2837              		@ args = 0, pretend = 0, frame = 0
 2838              		@ frame_needed = 0, uses_anonymous_args = 0
 2839 0000 08B5     		push	{r3, lr}
 2840              	.LCFI56:
 2841              		.cfi_def_cfa_offset 8
 2842              		.cfi_offset 3, -8
 2843              		.cfi_offset 14, -4
 524:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2844              		.loc 1 524 3 view .LVU650
 524:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2845              		.loc 1 524 18 is_stmt 0 view .LVU651
 2846 0002 0D48     		ldr	r0, .L180
 2847 0004 0D4B     		ldr	r3, .L180+4
 2848 0006 0360     		str	r3, [r0]
 525:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2849              		.loc 1 525 3 is_stmt 1 view .LVU652
 525:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2850              		.loc 1 525 19 is_stmt 0 view .LVU653
 2851 0008 4FF48273 		mov	r3, #260
 2852 000c 4360     		str	r3, [r0, #4]
 526:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2853              		.loc 1 526 3 is_stmt 1 view .LVU654
 526:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2854              		.loc 1 526 24 is_stmt 0 view .LVU655
 2855 000e 0023     		movs	r3, #0
 2856 0010 8360     		str	r3, [r0, #8]
 527:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2857              		.loc 1 527 3 is_stmt 1 view .LVU656
 527:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2858              		.loc 1 527 23 is_stmt 0 view .LVU657
 2859 0012 C360     		str	r3, [r0, #12]
 528:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2860              		.loc 1 528 3 is_stmt 1 view .LVU658
 528:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 2861              		.loc 1 528 26 is_stmt 0 view .LVU659
 2862 0014 0361     		str	r3, [r0, #16]
 529:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 85


 2863              		.loc 1 529 3 is_stmt 1 view .LVU660
 529:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2864              		.loc 1 529 23 is_stmt 0 view .LVU661
 2865 0016 4361     		str	r3, [r0, #20]
 530:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2866              		.loc 1 530 3 is_stmt 1 view .LVU662
 530:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 2867              		.loc 1 530 18 is_stmt 0 view .LVU663
 2868 0018 4FF40072 		mov	r2, #512
 2869 001c 8261     		str	r2, [r0, #24]
 531:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2870              		.loc 1 531 3 is_stmt 1 view .LVU664
 531:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2871              		.loc 1 531 32 is_stmt 0 view .LVU665
 2872 001e C361     		str	r3, [r0, #28]
 532:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2873              		.loc 1 532 3 is_stmt 1 view .LVU666
 532:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2874              		.loc 1 532 23 is_stmt 0 view .LVU667
 2875 0020 0362     		str	r3, [r0, #32]
 533:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2876              		.loc 1 533 3 is_stmt 1 view .LVU668
 533:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2877              		.loc 1 533 21 is_stmt 0 view .LVU669
 2878 0022 4362     		str	r3, [r0, #36]
 534:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2879              		.loc 1 534 3 is_stmt 1 view .LVU670
 534:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 2880              		.loc 1 534 29 is_stmt 0 view .LVU671
 2881 0024 8362     		str	r3, [r0, #40]
 535:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2882              		.loc 1 535 3 is_stmt 1 view .LVU672
 535:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2883              		.loc 1 535 28 is_stmt 0 view .LVU673
 2884 0026 0A23     		movs	r3, #10
 2885 0028 C362     		str	r3, [r0, #44]
 536:Core/Src/main.c ****   {
 2886              		.loc 1 536 3 is_stmt 1 view .LVU674
 536:Core/Src/main.c ****   {
 2887              		.loc 1 536 7 is_stmt 0 view .LVU675
 2888 002a FFF7FEFF 		bl	HAL_SPI_Init
 2889              	.LVL157:
 536:Core/Src/main.c ****   {
 2890              		.loc 1 536 6 view .LVU676
 2891 002e 00B9     		cbnz	r0, .L179
 544:Core/Src/main.c **** 
 2892              		.loc 1 544 1 view .LVU677
 2893 0030 08BD     		pop	{r3, pc}
 2894              	.L179:
 538:Core/Src/main.c ****   }
 2895              		.loc 1 538 5 is_stmt 1 view .LVU678
 2896 0032 FFF7FEFF 		bl	Error_Handler
 2897              	.LVL158:
 2898              	.L181:
 2899 0036 00BF     		.align	2
 2900              	.L180:
 2901 0038 00000000 		.word	hspi1
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 86


 2902 003c 00300140 		.word	1073819648
 2903              		.cfi_endproc
 2904              	.LFE283:
 2906              		.section	.text.MX_TIM1_Init,"ax",%progbits
 2907              		.align	1
 2908              		.syntax unified
 2909              		.thumb
 2910              		.thumb_func
 2911              		.fpu fpv4-sp-d16
 2913              	MX_TIM1_Init:
 2914              	.LFB284:
 552:Core/Src/main.c **** 
 2915              		.loc 1 552 1 view -0
 2916              		.cfi_startproc
 2917              		@ args = 0, pretend = 0, frame = 24
 2918              		@ frame_needed = 0, uses_anonymous_args = 0
 2919 0000 00B5     		push	{lr}
 2920              	.LCFI57:
 2921              		.cfi_def_cfa_offset 4
 2922              		.cfi_offset 14, -4
 2923 0002 87B0     		sub	sp, sp, #28
 2924              	.LCFI58:
 2925              		.cfi_def_cfa_offset 32
 558:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2926              		.loc 1 558 3 view .LVU680
 558:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2927              		.loc 1 558 26 is_stmt 0 view .LVU681
 2928 0004 0023     		movs	r3, #0
 2929 0006 0293     		str	r3, [sp, #8]
 2930 0008 0393     		str	r3, [sp, #12]
 2931 000a 0493     		str	r3, [sp, #16]
 2932 000c 0593     		str	r3, [sp, #20]
 559:Core/Src/main.c **** 
 2933              		.loc 1 559 3 is_stmt 1 view .LVU682
 559:Core/Src/main.c **** 
 2934              		.loc 1 559 27 is_stmt 0 view .LVU683
 2935 000e 0093     		str	r3, [sp]
 2936 0010 0193     		str	r3, [sp, #4]
 564:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2937              		.loc 1 564 3 is_stmt 1 view .LVU684
 564:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2938              		.loc 1 564 18 is_stmt 0 view .LVU685
 2939 0012 1348     		ldr	r0, .L190
 2940 0014 134A     		ldr	r2, .L190+4
 2941 0016 0260     		str	r2, [r0]
 565:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2942              		.loc 1 565 3 is_stmt 1 view .LVU686
 565:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2943              		.loc 1 565 24 is_stmt 0 view .LVU687
 2944 0018 4360     		str	r3, [r0, #4]
 566:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2945              		.loc 1 566 3 is_stmt 1 view .LVU688
 566:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2946              		.loc 1 566 26 is_stmt 0 view .LVU689
 2947 001a 8360     		str	r3, [r0, #8]
 567:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2948              		.loc 1 567 3 is_stmt 1 view .LVU690
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 87


 567:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2949              		.loc 1 567 21 is_stmt 0 view .LVU691
 2950 001c 4FF6FF72 		movw	r2, #65535
 2951 0020 C260     		str	r2, [r0, #12]
 568:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2952              		.loc 1 568 3 is_stmt 1 view .LVU692
 568:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2953              		.loc 1 568 28 is_stmt 0 view .LVU693
 2954 0022 0361     		str	r3, [r0, #16]
 569:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2955              		.loc 1 569 3 is_stmt 1 view .LVU694
 569:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2956              		.loc 1 569 32 is_stmt 0 view .LVU695
 2957 0024 4361     		str	r3, [r0, #20]
 570:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2958              		.loc 1 570 3 is_stmt 1 view .LVU696
 570:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2959              		.loc 1 570 32 is_stmt 0 view .LVU697
 2960 0026 8361     		str	r3, [r0, #24]
 571:Core/Src/main.c ****   {
 2961              		.loc 1 571 3 is_stmt 1 view .LVU698
 571:Core/Src/main.c ****   {
 2962              		.loc 1 571 7 is_stmt 0 view .LVU699
 2963 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2964              	.LVL159:
 571:Core/Src/main.c ****   {
 2965              		.loc 1 571 6 view .LVU700
 2966 002c 90B9     		cbnz	r0, .L187
 575:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2967              		.loc 1 575 3 is_stmt 1 view .LVU701
 575:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2968              		.loc 1 575 34 is_stmt 0 view .LVU702
 2969 002e 4FF48053 		mov	r3, #4096
 2970 0032 0293     		str	r3, [sp, #8]
 576:Core/Src/main.c ****   {
 2971              		.loc 1 576 3 is_stmt 1 view .LVU703
 576:Core/Src/main.c ****   {
 2972              		.loc 1 576 7 is_stmt 0 view .LVU704
 2973 0034 02A9     		add	r1, sp, #8
 2974 0036 0A48     		ldr	r0, .L190
 2975 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2976              	.LVL160:
 576:Core/Src/main.c ****   {
 2977              		.loc 1 576 6 view .LVU705
 2978 003c 60B9     		cbnz	r0, .L188
 580:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2979              		.loc 1 580 3 is_stmt 1 view .LVU706
 580:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2980              		.loc 1 580 37 is_stmt 0 view .LVU707
 2981 003e 0023     		movs	r3, #0
 2982 0040 0093     		str	r3, [sp]
 581:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2983              		.loc 1 581 3 is_stmt 1 view .LVU708
 581:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2984              		.loc 1 581 33 is_stmt 0 view .LVU709
 2985 0042 0193     		str	r3, [sp, #4]
 582:Core/Src/main.c ****   {
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 88


 2986              		.loc 1 582 3 is_stmt 1 view .LVU710
 582:Core/Src/main.c ****   {
 2987              		.loc 1 582 7 is_stmt 0 view .LVU711
 2988 0044 6946     		mov	r1, sp
 2989 0046 0648     		ldr	r0, .L190
 2990 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2991              	.LVL161:
 582:Core/Src/main.c ****   {
 2992              		.loc 1 582 6 view .LVU712
 2993 004c 30B9     		cbnz	r0, .L189
 590:Core/Src/main.c **** 
 2994              		.loc 1 590 1 view .LVU713
 2995 004e 07B0     		add	sp, sp, #28
 2996              	.LCFI59:
 2997              		.cfi_remember_state
 2998              		.cfi_def_cfa_offset 4
 2999              		@ sp needed
 3000 0050 5DF804FB 		ldr	pc, [sp], #4
 3001              	.L187:
 3002              	.LCFI60:
 3003              		.cfi_restore_state
 573:Core/Src/main.c ****   }
 3004              		.loc 1 573 5 is_stmt 1 view .LVU714
 3005 0054 FFF7FEFF 		bl	Error_Handler
 3006              	.LVL162:
 3007              	.L188:
 578:Core/Src/main.c ****   }
 3008              		.loc 1 578 5 view .LVU715
 3009 0058 FFF7FEFF 		bl	Error_Handler
 3010              	.LVL163:
 3011              	.L189:
 584:Core/Src/main.c ****   }
 3012              		.loc 1 584 5 view .LVU716
 3013 005c FFF7FEFF 		bl	Error_Handler
 3014              	.LVL164:
 3015              	.L191:
 3016              		.align	2
 3017              	.L190:
 3018 0060 00000000 		.word	htim1
 3019 0064 00000140 		.word	1073807360
 3020              		.cfi_endproc
 3021              	.LFE284:
 3023              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 3024              		.align	1
 3025              		.syntax unified
 3026              		.thumb
 3027              		.thumb_func
 3028              		.fpu fpv4-sp-d16
 3030              	MX_USART2_UART_Init:
 3031              	.LFB285:
 598:Core/Src/main.c **** 
 3032              		.loc 1 598 1 view -0
 3033              		.cfi_startproc
 3034              		@ args = 0, pretend = 0, frame = 0
 3035              		@ frame_needed = 0, uses_anonymous_args = 0
 3036 0000 08B5     		push	{r3, lr}
 3037              	.LCFI61:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 89


 3038              		.cfi_def_cfa_offset 8
 3039              		.cfi_offset 3, -8
 3040              		.cfi_offset 14, -4
 607:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 3041              		.loc 1 607 3 view .LVU718
 607:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 3042              		.loc 1 607 19 is_stmt 0 view .LVU719
 3043 0002 0A48     		ldr	r0, .L196
 3044 0004 0A4B     		ldr	r3, .L196+4
 3045 0006 0360     		str	r3, [r0]
 608:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 3046              		.loc 1 608 3 is_stmt 1 view .LVU720
 608:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 3047              		.loc 1 608 24 is_stmt 0 view .LVU721
 3048 0008 4FF4E133 		mov	r3, #115200
 3049 000c 4360     		str	r3, [r0, #4]
 609:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 3050              		.loc 1 609 3 is_stmt 1 view .LVU722
 609:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 3051              		.loc 1 609 26 is_stmt 0 view .LVU723
 3052 000e 0023     		movs	r3, #0
 3053 0010 8360     		str	r3, [r0, #8]
 610:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 3054              		.loc 1 610 3 is_stmt 1 view .LVU724
 610:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 3055              		.loc 1 610 24 is_stmt 0 view .LVU725
 3056 0012 C360     		str	r3, [r0, #12]
 611:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 3057              		.loc 1 611 3 is_stmt 1 view .LVU726
 611:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 3058              		.loc 1 611 22 is_stmt 0 view .LVU727
 3059 0014 0361     		str	r3, [r0, #16]
 612:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3060              		.loc 1 612 3 is_stmt 1 view .LVU728
 612:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3061              		.loc 1 612 20 is_stmt 0 view .LVU729
 3062 0016 0C22     		movs	r2, #12
 3063 0018 4261     		str	r2, [r0, #20]
 613:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 3064              		.loc 1 613 3 is_stmt 1 view .LVU730
 613:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 3065              		.loc 1 613 25 is_stmt 0 view .LVU731
 3066 001a 8361     		str	r3, [r0, #24]
 614:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 3067              		.loc 1 614 3 is_stmt 1 view .LVU732
 614:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 3068              		.loc 1 614 28 is_stmt 0 view .LVU733
 3069 001c C361     		str	r3, [r0, #28]
 615:Core/Src/main.c ****   {
 3070              		.loc 1 615 3 is_stmt 1 view .LVU734
 615:Core/Src/main.c ****   {
 3071              		.loc 1 615 7 is_stmt 0 view .LVU735
 3072 001e FFF7FEFF 		bl	HAL_UART_Init
 3073              	.LVL165:
 615:Core/Src/main.c ****   {
 3074              		.loc 1 615 6 view .LVU736
 3075 0022 00B9     		cbnz	r0, .L195
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 90


 623:Core/Src/main.c **** 
 3076              		.loc 1 623 1 view .LVU737
 3077 0024 08BD     		pop	{r3, pc}
 3078              	.L195:
 617:Core/Src/main.c ****   }
 3079              		.loc 1 617 5 is_stmt 1 view .LVU738
 3080 0026 FFF7FEFF 		bl	Error_Handler
 3081              	.LVL166:
 3082              	.L197:
 3083 002a 00BF     		.align	2
 3084              	.L196:
 3085 002c 00000000 		.word	huart2
 3086 0030 00440040 		.word	1073759232
 3087              		.cfi_endproc
 3088              	.LFE285:
 3090              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 3091              		.align	1
 3092              		.syntax unified
 3093              		.thumb
 3094              		.thumb_func
 3095              		.fpu fpv4-sp-d16
 3097              	MX_USART3_UART_Init:
 3098              	.LFB286:
 631:Core/Src/main.c **** 
 3099              		.loc 1 631 1 view -0
 3100              		.cfi_startproc
 3101              		@ args = 0, pretend = 0, frame = 0
 3102              		@ frame_needed = 0, uses_anonymous_args = 0
 3103 0000 08B5     		push	{r3, lr}
 3104              	.LCFI62:
 3105              		.cfi_def_cfa_offset 8
 3106              		.cfi_offset 3, -8
 3107              		.cfi_offset 14, -4
 640:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 3108              		.loc 1 640 3 view .LVU740
 640:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 3109              		.loc 1 640 19 is_stmt 0 view .LVU741
 3110 0002 0A48     		ldr	r0, .L202
 3111 0004 0A4B     		ldr	r3, .L202+4
 3112 0006 0360     		str	r3, [r0]
 641:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 3113              		.loc 1 641 3 is_stmt 1 view .LVU742
 641:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 3114              		.loc 1 641 24 is_stmt 0 view .LVU743
 3115 0008 4FF4E133 		mov	r3, #115200
 3116 000c 4360     		str	r3, [r0, #4]
 642:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 3117              		.loc 1 642 3 is_stmt 1 view .LVU744
 642:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 3118              		.loc 1 642 26 is_stmt 0 view .LVU745
 3119 000e 0023     		movs	r3, #0
 3120 0010 8360     		str	r3, [r0, #8]
 643:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 3121              		.loc 1 643 3 is_stmt 1 view .LVU746
 643:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 3122              		.loc 1 643 24 is_stmt 0 view .LVU747
 3123 0012 C360     		str	r3, [r0, #12]
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 91


 644:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 3124              		.loc 1 644 3 is_stmt 1 view .LVU748
 644:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 3125              		.loc 1 644 22 is_stmt 0 view .LVU749
 3126 0014 0361     		str	r3, [r0, #16]
 645:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3127              		.loc 1 645 3 is_stmt 1 view .LVU750
 645:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3128              		.loc 1 645 20 is_stmt 0 view .LVU751
 3129 0016 0C22     		movs	r2, #12
 3130 0018 4261     		str	r2, [r0, #20]
 646:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 3131              		.loc 1 646 3 is_stmt 1 view .LVU752
 646:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 3132              		.loc 1 646 25 is_stmt 0 view .LVU753
 3133 001a 8361     		str	r3, [r0, #24]
 647:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 3134              		.loc 1 647 3 is_stmt 1 view .LVU754
 647:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 3135              		.loc 1 647 28 is_stmt 0 view .LVU755
 3136 001c C361     		str	r3, [r0, #28]
 648:Core/Src/main.c ****   {
 3137              		.loc 1 648 3 is_stmt 1 view .LVU756
 648:Core/Src/main.c ****   {
 3138              		.loc 1 648 7 is_stmt 0 view .LVU757
 3139 001e FFF7FEFF 		bl	HAL_UART_Init
 3140              	.LVL167:
 648:Core/Src/main.c ****   {
 3141              		.loc 1 648 6 view .LVU758
 3142 0022 00B9     		cbnz	r0, .L201
 656:Core/Src/main.c **** 
 3143              		.loc 1 656 1 view .LVU759
 3144 0024 08BD     		pop	{r3, pc}
 3145              	.L201:
 650:Core/Src/main.c ****   }
 3146              		.loc 1 650 5 is_stmt 1 view .LVU760
 3147 0026 FFF7FEFF 		bl	Error_Handler
 3148              	.LVL168:
 3149              	.L203:
 3150 002a 00BF     		.align	2
 3151              	.L202:
 3152 002c 00000000 		.word	huart3
 3153 0030 00480040 		.word	1073760256
 3154              		.cfi_endproc
 3155              	.LFE286:
 3157              		.section	.text.SystemClock_Config,"ax",%progbits
 3158              		.align	1
 3159              		.global	SystemClock_Config
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3163              		.fpu fpv4-sp-d16
 3165              	SystemClock_Config:
 3166              	.LFB276:
 202:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3167              		.loc 1 202 1 view -0
 3168              		.cfi_startproc
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 92


 3169              		@ args = 0, pretend = 0, frame = 96
 3170              		@ frame_needed = 0, uses_anonymous_args = 0
 3171 0000 00B5     		push	{lr}
 3172              	.LCFI63:
 3173              		.cfi_def_cfa_offset 4
 3174              		.cfi_offset 14, -4
 3175 0002 99B0     		sub	sp, sp, #100
 3176              	.LCFI64:
 3177              		.cfi_def_cfa_offset 104
 203:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3178              		.loc 1 203 3 view .LVU762
 203:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3179              		.loc 1 203 22 is_stmt 0 view .LVU763
 3180 0004 3022     		movs	r2, #48
 3181 0006 0021     		movs	r1, #0
 3182 0008 0DEB0200 		add	r0, sp, r2
 3183 000c FFF7FEFF 		bl	memset
 3184              	.LVL169:
 204:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3185              		.loc 1 204 3 is_stmt 1 view .LVU764
 204:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3186              		.loc 1 204 22 is_stmt 0 view .LVU765
 3187 0010 0023     		movs	r3, #0
 3188 0012 0793     		str	r3, [sp, #28]
 3189 0014 0893     		str	r3, [sp, #32]
 3190 0016 0993     		str	r3, [sp, #36]
 3191 0018 0A93     		str	r3, [sp, #40]
 3192 001a 0B93     		str	r3, [sp, #44]
 205:Core/Src/main.c **** 
 3193              		.loc 1 205 3 is_stmt 1 view .LVU766
 205:Core/Src/main.c **** 
 3194              		.loc 1 205 28 is_stmt 0 view .LVU767
 3195 001c 0393     		str	r3, [sp, #12]
 3196 001e 0493     		str	r3, [sp, #16]
 3197 0020 0593     		str	r3, [sp, #20]
 3198 0022 0693     		str	r3, [sp, #24]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3199              		.loc 1 209 3 is_stmt 1 view .LVU768
 3200              	.LBB14:
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3201              		.loc 1 209 3 view .LVU769
 3202 0024 0193     		str	r3, [sp, #4]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3203              		.loc 1 209 3 view .LVU770
 3204 0026 2A4A     		ldr	r2, .L212
 3205 0028 116C     		ldr	r1, [r2, #64]
 3206 002a 41F08051 		orr	r1, r1, #268435456
 3207 002e 1164     		str	r1, [r2, #64]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3208              		.loc 1 209 3 view .LVU771
 3209 0030 126C     		ldr	r2, [r2, #64]
 3210 0032 02F08052 		and	r2, r2, #268435456
 3211 0036 0192     		str	r2, [sp, #4]
 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3212              		.loc 1 209 3 view .LVU772
 3213 0038 019A     		ldr	r2, [sp, #4]
 3214              	.LBE14:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 93


 209:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3215              		.loc 1 209 3 view .LVU773
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3216              		.loc 1 210 3 view .LVU774
 3217              	.LBB15:
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3218              		.loc 1 210 3 view .LVU775
 3219 003a 0293     		str	r3, [sp, #8]
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3220              		.loc 1 210 3 view .LVU776
 3221 003c 254B     		ldr	r3, .L212+4
 3222 003e 1A68     		ldr	r2, [r3]
 3223 0040 42F48042 		orr	r2, r2, #16384
 3224 0044 1A60     		str	r2, [r3]
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3225              		.loc 1 210 3 view .LVU777
 3226 0046 1B68     		ldr	r3, [r3]
 3227 0048 03F48043 		and	r3, r3, #16384
 3228 004c 0293     		str	r3, [sp, #8]
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3229              		.loc 1 210 3 view .LVU778
 3230 004e 029B     		ldr	r3, [sp, #8]
 3231              	.LBE15:
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3232              		.loc 1 210 3 view .LVU779
 214:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3233              		.loc 1 214 3 view .LVU780
 214:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3234              		.loc 1 214 36 is_stmt 0 view .LVU781
 3235 0050 0923     		movs	r3, #9
 3236 0052 0C93     		str	r3, [sp, #48]
 215:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3237              		.loc 1 215 3 is_stmt 1 view .LVU782
 215:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3238              		.loc 1 215 30 is_stmt 0 view .LVU783
 3239 0054 4FF48033 		mov	r3, #65536
 3240 0058 0D93     		str	r3, [sp, #52]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3241              		.loc 1 216 3 is_stmt 1 view .LVU784
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3242              		.loc 1 216 30 is_stmt 0 view .LVU785
 3243 005a 0123     		movs	r3, #1
 3244 005c 1193     		str	r3, [sp, #68]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3245              		.loc 1 217 3 is_stmt 1 view .LVU786
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3246              		.loc 1 217 34 is_stmt 0 view .LVU787
 3247 005e 0223     		movs	r3, #2
 3248 0060 1293     		str	r3, [sp, #72]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 3249              		.loc 1 218 3 is_stmt 1 view .LVU788
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 3250              		.loc 1 218 35 is_stmt 0 view .LVU789
 3251 0062 4FF48002 		mov	r2, #4194304
 3252 0066 1392     		str	r2, [sp, #76]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 3253              		.loc 1 219 3 is_stmt 1 view .LVU790
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 94


 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 3254              		.loc 1 219 30 is_stmt 0 view .LVU791
 3255 0068 0822     		movs	r2, #8
 3256 006a 1492     		str	r2, [sp, #80]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3257              		.loc 1 220 3 is_stmt 1 view .LVU792
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3258              		.loc 1 220 30 is_stmt 0 view .LVU793
 3259 006c 4FF4A872 		mov	r2, #336
 3260 0070 1592     		str	r2, [sp, #84]
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 3261              		.loc 1 221 3 is_stmt 1 view .LVU794
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 3262              		.loc 1 221 30 is_stmt 0 view .LVU795
 3263 0072 1693     		str	r3, [sp, #88]
 222:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3264              		.loc 1 222 3 is_stmt 1 view .LVU796
 222:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3265              		.loc 1 222 30 is_stmt 0 view .LVU797
 3266 0074 0723     		movs	r3, #7
 3267 0076 1793     		str	r3, [sp, #92]
 223:Core/Src/main.c ****   {
 3268              		.loc 1 223 3 is_stmt 1 view .LVU798
 223:Core/Src/main.c ****   {
 3269              		.loc 1 223 7 is_stmt 0 view .LVU799
 3270 0078 0CA8     		add	r0, sp, #48
 3271 007a FFF7FEFF 		bl	HAL_RCC_OscConfig
 3272              	.LVL170:
 223:Core/Src/main.c ****   {
 3273              		.loc 1 223 6 view .LVU800
 3274 007e 00BB     		cbnz	r0, .L209
 229:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3275              		.loc 1 229 3 is_stmt 1 view .LVU801
 229:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3276              		.loc 1 229 31 is_stmt 0 view .LVU802
 3277 0080 0F23     		movs	r3, #15
 3278 0082 0793     		str	r3, [sp, #28]
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3279              		.loc 1 231 3 is_stmt 1 view .LVU803
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3280              		.loc 1 231 34 is_stmt 0 view .LVU804
 3281 0084 0223     		movs	r3, #2
 3282 0086 0893     		str	r3, [sp, #32]
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3283              		.loc 1 232 3 is_stmt 1 view .LVU805
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3284              		.loc 1 232 35 is_stmt 0 view .LVU806
 3285 0088 0023     		movs	r3, #0
 3286 008a 0993     		str	r3, [sp, #36]
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3287              		.loc 1 233 3 is_stmt 1 view .LVU807
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3288              		.loc 1 233 36 is_stmt 0 view .LVU808
 3289 008c 4FF4A053 		mov	r3, #5120
 3290 0090 0A93     		str	r3, [sp, #40]
 234:Core/Src/main.c **** 
 3291              		.loc 1 234 3 is_stmt 1 view .LVU809
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 95


 234:Core/Src/main.c **** 
 3292              		.loc 1 234 36 is_stmt 0 view .LVU810
 3293 0092 4FF48053 		mov	r3, #4096
 3294 0096 0B93     		str	r3, [sp, #44]
 236:Core/Src/main.c ****   {
 3295              		.loc 1 236 3 is_stmt 1 view .LVU811
 236:Core/Src/main.c ****   {
 3296              		.loc 1 236 7 is_stmt 0 view .LVU812
 3297 0098 0521     		movs	r1, #5
 3298 009a 07A8     		add	r0, sp, #28
 3299 009c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 3300              	.LVL171:
 236:Core/Src/main.c ****   {
 3301              		.loc 1 236 6 view .LVU813
 3302 00a0 88B9     		cbnz	r0, .L210
 240:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 3303              		.loc 1 240 3 is_stmt 1 view .LVU814
 240:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 3304              		.loc 1 240 44 is_stmt 0 view .LVU815
 3305 00a2 0323     		movs	r3, #3
 3306 00a4 0393     		str	r3, [sp, #12]
 241:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 3307              		.loc 1 241 3 is_stmt 1 view .LVU816
 241:Core/Src/main.c ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 3308              		.loc 1 241 38 is_stmt 0 view .LVU817
 3309 00a6 C023     		movs	r3, #192
 3310 00a8 0493     		str	r3, [sp, #16]
 242:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3311              		.loc 1 242 3 is_stmt 1 view .LVU818
 242:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3312              		.loc 1 242 38 is_stmt 0 view .LVU819
 3313 00aa 0223     		movs	r3, #2
 3314 00ac 0593     		str	r3, [sp, #20]
 243:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3315              		.loc 1 243 3 is_stmt 1 view .LVU820
 243:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3316              		.loc 1 243 41 is_stmt 0 view .LVU821
 3317 00ae 4FF40073 		mov	r3, #512
 3318 00b2 0693     		str	r3, [sp, #24]
 244:Core/Src/main.c ****   {
 3319              		.loc 1 244 3 is_stmt 1 view .LVU822
 244:Core/Src/main.c ****   {
 3320              		.loc 1 244 7 is_stmt 0 view .LVU823
 3321 00b4 03A8     		add	r0, sp, #12
 3322 00b6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3323              	.LVL172:
 244:Core/Src/main.c ****   {
 3324              		.loc 1 244 6 view .LVU824
 3325 00ba 30B9     		cbnz	r0, .L211
 248:Core/Src/main.c **** 
 3326              		.loc 1 248 1 view .LVU825
 3327 00bc 19B0     		add	sp, sp, #100
 3328              	.LCFI65:
 3329              		.cfi_remember_state
 3330              		.cfi_def_cfa_offset 4
 3331              		@ sp needed
 3332 00be 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 96


 3333              	.L209:
 3334              	.LCFI66:
 3335              		.cfi_restore_state
 225:Core/Src/main.c ****   }
 3336              		.loc 1 225 5 is_stmt 1 view .LVU826
 3337 00c2 FFF7FEFF 		bl	Error_Handler
 3338              	.LVL173:
 3339              	.L210:
 238:Core/Src/main.c ****   }
 3340              		.loc 1 238 5 view .LVU827
 3341 00c6 FFF7FEFF 		bl	Error_Handler
 3342              	.LVL174:
 3343              	.L211:
 246:Core/Src/main.c ****   }
 3344              		.loc 1 246 5 view .LVU828
 3345 00ca FFF7FEFF 		bl	Error_Handler
 3346              	.LVL175:
 3347              	.L213:
 3348 00ce 00BF     		.align	2
 3349              	.L212:
 3350 00d0 00380240 		.word	1073887232
 3351 00d4 00700040 		.word	1073770496
 3352              		.cfi_endproc
 3353              	.LFE276:
 3355              		.section	.text.main,"ax",%progbits
 3356              		.align	1
 3357              		.global	main
 3358              		.syntax unified
 3359              		.thumb
 3360              		.thumb_func
 3361              		.fpu fpv4-sp-d16
 3363              	main:
 3364              	.LFB275:
 134:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 3365              		.loc 1 134 1 view -0
 3366              		.cfi_startproc
 3367              		@ Volatile: function does not return.
 3368              		@ args = 0, pretend = 0, frame = 0
 3369              		@ frame_needed = 0, uses_anonymous_args = 0
 3370 0000 08B5     		push	{r3, lr}
 3371              	.LCFI67:
 3372              		.cfi_def_cfa_offset 8
 3373              		.cfi_offset 3, -8
 3374              		.cfi_offset 14, -4
 138:Core/Src/main.c **** 
 3375              		.loc 1 138 3 view .LVU830
 3376 0002 FFF7FEFF 		bl	HAL_Init
 3377              	.LVL176:
 141:Core/Src/main.c **** 
 3378              		.loc 1 141 3 view .LVU831
 3379 0006 FFF7FEFF 		bl	SystemClock_Config
 3380              	.LVL177:
 144:Core/Src/main.c ****   MX_ADC1_Init();
 3381              		.loc 1 144 3 view .LVU832
 3382 000a FFF7FEFF 		bl	MX_GPIO_Init
 3383              	.LVL178:
 145:Core/Src/main.c ****   MX_ADC2_Init();
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 97


 3384              		.loc 1 145 3 view .LVU833
 3385 000e FFF7FEFF 		bl	MX_ADC1_Init
 3386              	.LVL179:
 146:Core/Src/main.c ****   MX_I2C1_Init();
 3387              		.loc 1 146 3 view .LVU834
 3388 0012 FFF7FEFF 		bl	MX_ADC2_Init
 3389              	.LVL180:
 147:Core/Src/main.c ****   MX_I2S3_Init();
 3390              		.loc 1 147 3 view .LVU835
 3391 0016 FFF7FEFF 		bl	MX_I2C1_Init
 3392              	.LVL181:
 148:Core/Src/main.c ****   //MX_IWDG_Init();//program enable when debug 2 sec need to reset
 3393              		.loc 1 148 3 view .LVU836
 3394 001a FFF7FEFF 		bl	MX_I2S3_Init
 3395              	.LVL182:
 150:Core/Src/main.c ****   MX_SPI1_Init();
 3396              		.loc 1 150 3 view .LVU837
 3397 001e FFF7FEFF 		bl	MX_RTC_Init
 3398              	.LVL183:
 151:Core/Src/main.c ****   MX_TIM1_Init();
 3399              		.loc 1 151 3 view .LVU838
 3400 0022 FFF7FEFF 		bl	MX_SPI1_Init
 3401              	.LVL184:
 152:Core/Src/main.c ****   MX_USART2_UART_Init();
 3402              		.loc 1 152 3 view .LVU839
 3403 0026 FFF7FEFF 		bl	MX_TIM1_Init
 3404              	.LVL185:
 153:Core/Src/main.c ****   MX_USART3_UART_Init();
 3405              		.loc 1 153 3 view .LVU840
 3406 002a FFF7FEFF 		bl	MX_USART2_UART_Init
 3407              	.LVL186:
 154:Core/Src/main.c **** 
 3408              		.loc 1 154 3 view .LVU841
 3409 002e FFF7FEFF 		bl	MX_USART3_UART_Init
 3410              	.LVL187:
 156:Core/Src/main.c ****   UARTRx_IT();
 3411              		.loc 1 156 3 view .LVU842
 3412 0032 FFF7FEFF 		bl	BSP_ACCELERO_Init
 3413              	.LVL188:
 157:Core/Src/main.c ****   LoRa_Set();
 3414              		.loc 1 157 3 view .LVU843
 3415 0036 FFF7FEFF 		bl	UARTRx_IT
 3416              	.LVL189:
 158:Core/Src/main.c **** 
 3417              		.loc 1 158 3 view .LVU844
 3418 003a FFF7FEFF 		bl	LoRa_Set
 3419              	.LVL190:
 161:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 3420              		.loc 1 161 3 view .LVU845
 161:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
 3421              		.loc 1 161 14 is_stmt 0 view .LVU846
 3422 003e 0022     		movs	r2, #0
 3423 0040 1421     		movs	r1, #20
 3424 0042 0120     		movs	r0, #1
 3425 0044 FFF7FEFF 		bl	xQueueGenericCreate
 3426              	.LVL191:
 161:Core/Src/main.c ****   acceleroQueue = xQueueCreate(1,sizeof(accelero_datastruct));
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 98


 3427              		.loc 1 161 12 view .LVU847
 3428 0048 0B4B     		ldr	r3, .L217
 3429 004a 1860     		str	r0, [r3]
 162:Core/Src/main.c **** 	
 3430              		.loc 1 162 3 is_stmt 1 view .LVU848
 162:Core/Src/main.c **** 	
 3431              		.loc 1 162 19 is_stmt 0 view .LVU849
 3432 004c 0022     		movs	r2, #0
 3433 004e 0621     		movs	r1, #6
 3434 0050 0120     		movs	r0, #1
 3435 0052 FFF7FEFF 		bl	xQueueGenericCreate
 3436              	.LVL192:
 162:Core/Src/main.c **** 	
 3437              		.loc 1 162 17 view .LVU850
 3438 0056 094B     		ldr	r3, .L217+4
 3439 0058 1860     		str	r0, [r3]
 166:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3440              		.loc 1 166 3 is_stmt 1 view .LVU851
 166:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3441              		.loc 1 166 14 is_stmt 0 view .LVU852
 3442 005a FFF7FEFF 		bl	Mode_take
 3443              	.LVL193:
 166:Core/Src/main.c ****   IWDGReset_Init();//PA power on
 3444              		.loc 1 166 12 view .LVU853
 3445 005e 084B     		ldr	r3, .L217+8
 3446 0060 1870     		strb	r0, [r3]
 167:Core/Src/main.c ****   	
 3447              		.loc 1 167 3 is_stmt 1 view .LVU854
 3448 0062 FFF7FEFF 		bl	IWDGReset_Init
 3449              	.LVL194:
 170:Core/Src/main.c **** 	
 3450              		.loc 1 170 3 view .LVU855
 3451 0066 FFF7FEFF 		bl	StartCreateTask
 3452              	.LVL195:
 175:Core/Src/main.c **** 	
 3453              		.loc 1 175 3 view .LVU856
 175:Core/Src/main.c **** 	
 3454              		.loc 1 175 20 is_stmt 0 view .LVU857
 3455 006a FFF7FEFF 		bl	xEventGroupCreate
 3456              	.LVL196:
 175:Core/Src/main.c **** 	
 3457              		.loc 1 175 18 view .LVU858
 3458 006e 054B     		ldr	r3, .L217+12
 3459 0070 1860     		str	r0, [r3]
 183:Core/Src/main.c **** 
 3460              		.loc 1 183 3 is_stmt 1 view .LVU859
 3461 0072 FFF7FEFF 		bl	vTaskStartScheduler
 3462              	.LVL197:
 3463              	.L215:
 188:Core/Src/main.c ****   {
 3464              		.loc 1 188 3 discriminator 1 view .LVU860
 193:Core/Src/main.c ****   /* USER CODE END 3 */
 3465              		.loc 1 193 3 discriminator 1 view .LVU861
 188:Core/Src/main.c ****   {
 3466              		.loc 1 188 9 discriminator 1 view .LVU862
 3467 0076 FEE7     		b	.L215
 3468              	.L218:
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 99


 3469              		.align	2
 3470              	.L217:
 3471 0078 00000000 		.word	rtcQueue
 3472 007c 00000000 		.word	acceleroQueue
 3473 0080 00000000 		.word	.LANCHOR0
 3474 0084 00000000 		.word	iwdgEventGroup
 3475              		.cfi_endproc
 3476              	.LFE275:
 3478              		.comm	uxBits,4,4
 3479              		.comm	iwdgEventGroup,4,4
 3480              		.comm	acceleroQueue,4,4
 3481              		.comm	rtcQueue,4,4
 3482              		.global	Transmit
 3483              		.global	Payload
 3484              		.global	Accelero
 3485              		.global	RealTimeClock
 3486              		.global	Iwdg
 3487              		.global	Referance
 3488              		.global	LaunchTest
 3489              		.comm	huart3,68,4
 3490              		.comm	huart2,68,4
 3491              		.comm	htim1,72,4
 3492              		.comm	hspi1,88,4
 3493              		.comm	hrtc,32,4
 3494              		.comm	hiwdg,12,4
 3495              		.comm	hi2s3,72,4
 3496              		.comm	hi2c1,84,4
 3497              		.comm	hadc2,72,4
 3498              		.comm	hadc1,72,4
 3499              		.comm	acceler_store,150,4
 3500              		.global	RX1_Char
 3501              		.section	.bss.Accelero,"aw",%nobits
 3502              		.align	2
 3503              		.set	.LANCHOR5,. + 0
 3506              	Accelero:
 3507 0000 00000000 		.space	4
 3508              		.section	.bss.Iwdg,"aw",%nobits
 3509              		.align	2
 3510              		.set	.LANCHOR3,. + 0
 3513              	Iwdg:
 3514 0000 00000000 		.space	4
 3515              		.section	.bss.LaunchTest,"aw",%nobits
 3516              		.align	2
 3517              		.set	.LANCHOR1,. + 0
 3520              	LaunchTest:
 3521 0000 00000000 		.space	4
 3522              		.section	.bss.Payload,"aw",%nobits
 3523              		.align	2
 3524              		.set	.LANCHOR6,. + 0
 3527              	Payload:
 3528 0000 00000000 		.space	4
 3529              		.section	.bss.RX1_Char,"aw",%nobits
 3530              		.set	.LANCHOR0,. + 0
 3533              	RX1_Char:
 3534 0000 00       		.space	1
 3535              		.section	.bss.RealTimeClock,"aw",%nobits
 3536              		.align	2
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 100


 3537              		.set	.LANCHOR4,. + 0
 3540              	RealTimeClock:
 3541 0000 00000000 		.space	4
 3542              		.section	.bss.Referance,"aw",%nobits
 3543              		.align	2
 3544              		.set	.LANCHOR2,. + 0
 3547              	Referance:
 3548 0000 00000000 		.space	4
 3549              		.section	.bss.Transmit,"aw",%nobits
 3550              		.align	2
 3551              		.set	.LANCHOR7,. + 0
 3554              	Transmit:
 3555 0000 00000000 		.space	4
 3556              		.text
 3557              	.Letext0:
 3558              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/machine/_default_types
 3559              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/_stdint.h"
 3560              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 3561              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 3562              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 3563              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3564              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 3565              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 3566              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 3567              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 3568              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 3569              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 3570              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 3571              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 3572              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_iwdg.h"
 3573              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 3574              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 3575              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 3576              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 3577              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3578              		.file 23 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/lib/gcc/arm-none-eabi/9.3.1/include/stddef.
 3579              		.file 24 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/_types.h"
 3580              		.file 25 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/reent.h"
 3581              		.file 26 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/sys/lock.h"
 3582              		.file 27 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 3583              		.file 28 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 3584              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 3585              		.file 30 "Middlewares/Third_Party/FreeRTOS/Source/include/event_groups.h"
 3586              		.file 31 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/math.h"
 3587              		.file 32 "Drivers/accelero/Common/../Common/accelero.h"
 3588              		.file 33 "Drivers/accelero/Common/../Components/lis302dl/lis302dl.h"
 3589              		.file 34 "Drivers/accelero/Common/../Components/lis3dsh/lis3dsh.h"
 3590              		.file 35 "Drivers/accelero/BSP/inc/stm32f4_discovery_accelerometer.h"
 3591              		.file 36 "Middlewares/Third_Party/FreeRTOS/Source/include/portable.h"
 3592              		.file 37 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/stdio.h"
 3593              		.file 38 "/usr/local/Cellar/gcc-arm-none-eabi/20200630/arm-none-eabi/include/string.h"
 3594              		.file 39 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 3595              		.file 40 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 3596              		.file 41 "Drivers/CMSIS/DSP/Include/arm_math.h"
 3597              		.file 42 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 3598              		.file 43 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 3599              		.file 44 "<built-in>"
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 101


ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 102


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:18     .text.PayloadTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:26     .text.PayloadTask:0000000000000000 PayloadTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:45     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:51     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:424    .text.MX_GPIO_Init:00000000000001c8 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:435    .text.IwdgTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:442    .text.IwdgTask:0000000000000000 IwdgTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:541    .text.IwdgTask:0000000000000080 $d
                            *COM*:0000000000000004 iwdgEventGroup
                            *COM*:0000000000000004 uxBits
                            *COM*:000000000000000c hiwdg
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:549    .text.RealTimeClockTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:556    .text.RealTimeClockTask:0000000000000000 RealTimeClockTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:622    .text.RealTimeClockTask:0000000000000048 $d
                            *COM*:0000000000000020 hrtc
                            *COM*:0000000000000004 rtcQueue
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:630    .rodata.StartCreateTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:652    .text.StartCreateTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:659    .text.StartCreateTask:0000000000000000 StartCreateTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:781    .text.StartCreateTask:00000000000000b8 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1823   .text.ReferanceTask:0000000000000000 ReferanceTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2217   .text.TransmitTask:0000000000000000 TransmitTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1455   .text.LaunchTestTask:0000000000000000 LaunchTestTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1690   .text.AcceleroTask:0000000000000000 AcceleroTask
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:807    .rodata.HAL_UART_RxCpltCallback.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:814    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:821    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:925    .text.HAL_UART_RxCpltCallback:0000000000000074 $d
                            *COM*:0000000000000044 huart3
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:934    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:941    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:999    .text.HAL_GPIO_EXTI_Callback:0000000000000034 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1005   .text.UARTRx_IT:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1012   .text.UARTRx_IT:0000000000000000 UARTRx_IT
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1034   .text.UARTRx_IT:0000000000000010 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1040   .rodata.LoRa_Set.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1050   .text.LoRa_Set:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1057   .text.LoRa_Set:0000000000000000 LoRa_Set
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1138   .text.LoRa_Set:0000000000000074 $d
                            *COM*:0000000000000044 huart2
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1146   .rodata.Uplink_Ground.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1156   .text.Uplink_Ground:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1163   .text.Uplink_Ground:0000000000000000 Uplink_Ground
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1213   .text.Uplink_Ground:0000000000000042 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1432   .text.Uplink_Ground:0000000000000158 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1444   .rodata.LaunchTestTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1448   .text.LaunchTestTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1508   .text.LaunchTestTask:0000000000000034 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1515   .text.Accelero_funct:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1522   .text.Accelero_funct:0000000000000000 Accelero_funct
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1608   .text.Accelero_funct:0000000000000054 $d
                            *COM*:0000000000000096 acceler_store
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1613   .text.Accelero_RMS_q:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1620   .text.Accelero_RMS_q:0000000000000000 Accelero_RMS_q
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1677   .text.Accelero_RMS_q:000000000000004c $d
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 103


                            *COM*:0000000000000004 acceleroQueue
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1683   .text.AcceleroTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1734   .text.AcceleroTask:0000000000000024 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1741   .text.Flash_Write:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1748   .text.Flash_Write:0000000000000000 Flash_Write
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1809   .rodata.ReferanceTask.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1816   .text.ReferanceTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1945   .text.ReferanceTask:00000000000000a0 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1958   .text.Flash_Read:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1965   .text.Flash_Read:0000000000000000 Flash_Read
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1985   .text.Mode_take:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1992   .text.Mode_take:0000000000000000 Mode_take
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2040   .text.Mode_take:000000000000001c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2045   .text.IWDGReset_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2052   .text.IWDGReset_Init:0000000000000000 IWDGReset_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2087   .text.IWDGReset_Init:000000000000001c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2093   .rodata.beacon_data_f.str1.4:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2097   .text.beacon_data_f:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2104   .text.beacon_data_f:0000000000000000 beacon_data_f
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2201   .text.beacon_data_f:0000000000000080 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2210   .text.TransmitTask:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2261   .text.TransmitTask:0000000000000024 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2268   .text.Error_Handler:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2275   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2307   .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2313   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2420   .text.MX_ADC1_Init:0000000000000060 $d
                            *COM*:0000000000000048 hadc1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2427   .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2433   .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2540   .text.MX_ADC2_Init:0000000000000060 $d
                            *COM*:0000000000000048 hadc2
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2547   .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2553   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2611   .text.MX_I2C1_Init:000000000000002c $d
                            *COM*:0000000000000054 hi2c1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2618   .text.MX_I2S3_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2624   .text.MX_I2S3_Init:0000000000000000 MX_I2S3_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2682   .text.MX_I2S3_Init:000000000000002c $d
                            *COM*:0000000000000048 hi2s3
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2689   .text.MX_RTC_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2695   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2821   .text.MX_RTC_Init:000000000000007c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2827   .text.MX_SPI1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2833   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2901   .text.MX_SPI1_Init:0000000000000038 $d
                            *COM*:0000000000000058 hspi1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2907   .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:2913   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3018   .text.MX_TIM1_Init:0000000000000060 $d
                            *COM*:0000000000000048 htim1
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3024   .text.MX_USART2_UART_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3030   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3085   .text.MX_USART2_UART_Init:000000000000002c $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3091   .text.MX_USART3_UART_Init:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3097   .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3152   .text.MX_USART3_UART_Init:000000000000002c $d
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 104


/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3158   .text.SystemClock_Config:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3165   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3350   .text.SystemClock_Config:00000000000000d0 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3356   .text.main:0000000000000000 $t
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3363   .text.main:0000000000000000 main
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3471   .text.main:0000000000000078 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3554   .bss.Transmit:0000000000000000 Transmit
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3527   .bss.Payload:0000000000000000 Payload
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3506   .bss.Accelero:0000000000000000 Accelero
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3540   .bss.RealTimeClock:0000000000000000 RealTimeClock
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3513   .bss.Iwdg:0000000000000000 Iwdg
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3547   .bss.Referance:0000000000000000 Referance
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3520   .bss.LaunchTest:0000000000000000 LaunchTest
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3533   .bss.RX1_Char:0000000000000000 RX1_Char
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3502   .bss.Accelero:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3509   .bss.Iwdg:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3516   .bss.LaunchTest:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3523   .bss.Payload:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3534   .bss.RX1_Char:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3536   .bss.RealTimeClock:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3543   .bss.Referance:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:3550   .bss.Transmit:0000000000000000 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1232   .text.Uplink_Ground:0000000000000055 $d
/var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s:1232   .text.Uplink_Ground:0000000000000056 $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
xEventGroupWaitBits
HAL_IWDG_Refresh
HAL_RTC_GetTime
HAL_RTC_GetDate
xQueueGenericSend
xEventGroupSetBits
xTaskCreate
HAL_UART_Receive_IT
HAL_UART_Transmit
xTaskResumeFromISR
HAL_Delay
HAL_RTC_Init
BSP_ACCELERO_Init
vTaskSuspend
xTaskGetTickCount
BSP_ACCELERO_GetXYZ
vTaskDelayUntil
arm_rms_q15
memset
HAL_FLASH_Unlock
FLASH_Erase_Sector
HAL_FLASH_Program
HAL_FLASH_Lock
vTaskDelete
vTaskResume
vQueueDelete
xQueueReceive
ARM GAS  /var/folders/y1/mrm7396d3yl40ryf_xr6m12h0000gn/T//cc3QSziT.s 			page 105


pvPortMalloc
sprintf
strlen
vPortFree
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_I2S_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
xQueueGenericCreate
xEventGroupCreate
vTaskStartScheduler
