{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:51 2018 " "Info: Processing started: Fri May 18 10:37:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-synth " "Info: Found design unit 1: adder-synth" {  } { { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Info: Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Info: Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 10:37:52 2018 " "Info: Processing ended: Fri May 18 10:37:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:53 2018 " "Info: Processing started: Fri May 18 10:37:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adder -c adder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "adder EP1C6T144C6 " "Info: Selected device EP1C6T144C6 for design \"adder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C6 " "Info: Device EP1C3T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "Critical Warning: No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Info: Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[0] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Info: Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[1] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Info: Pin s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[2] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Info: Pin s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[3] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\] " "Info: Pin s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[4] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[5\] " "Info: Pin s\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[5] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[6\] " "Info: Pin s\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[6] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[7\] " "Info: Pin s\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[7] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[8\] " "Info: Pin s\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[8] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[9\] " "Info: Pin s\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[9] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[10\] " "Info: Pin s\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[10] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[11\] " "Info: Pin s\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[11] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[12\] " "Info: Pin s\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[12] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[13\] " "Info: Pin s\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[13] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[14\] " "Info: Pin s\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[14] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[15\] " "Info: Pin s\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { s[15] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Info: Pin cout not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cout } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info: Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[0] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[0] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info: Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[1] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[1] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info: Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[2] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[2] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info: Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[3] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[3] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Info: Pin b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[4] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[4] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Info: Pin b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[5] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[5] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Info: Pin b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[6] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[6] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Info: Pin b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[7] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[7] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[8\] " "Info: Pin b\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[8] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Info: Pin a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[8] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[9\] " "Info: Pin b\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[9] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Info: Pin a\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[9] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[10\] " "Info: Pin b\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[10] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Info: Pin a\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[10] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[11\] " "Info: Pin b\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[11] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Info: Pin a\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[11] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[12\] " "Info: Pin b\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[12] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Info: Pin a\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[12] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[13\] " "Info: Pin b\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[13] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Info: Pin a\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[13] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[14\] " "Info: Pin b\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[14] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Info: Pin a\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[14] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[15\] " "Info: Pin b\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { b[15] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Info: Pin a\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[15] } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin " "Info: Pin cin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cin } } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Projetos/adder/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 33 17 0 " "Info: Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 33 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 26 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 24 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 26 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 10:37:54 2018 " "Info: Processing ended: Fri May 18 10:37:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:54 2018 " "Info: Processing started: Fri May 18 10:37:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adder -c adder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 10:37:55 2018 " "Info: Processing ended: Fri May 18 10:37:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:55 2018 " "Info: Processing started: Fri May 18 10:37:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[12\] s\[14\] 14.461 ns Longest " "Info: Longest tpd from source pin \"a\[12\]\" to destination pin \"s\[14\]\" is 14.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns a\[12\] 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'a\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.768 ns) + CELL(0.449 ns) 8.347 ns Add0~62 2 COMB LC_X13_Y19_N4 4 " "Info: 2: + IC(6.768 ns) + CELL(0.449 ns) = 8.347 ns; Loc. = LC_X13_Y19_N4; Fanout = 4; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { a[12] Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 8.825 ns Add0~70 3 COMB LC_X13_Y19_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.478 ns) = 8.825 ns; Loc. = LC_X13_Y19_N6; Fanout = 1; COMB Node = 'Add0~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { Add0~62 Add0~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.002 ns) + CELL(1.634 ns) 14.461 ns s\[14\] 4 PIN PIN_76 0 " "Info: 4: + IC(4.002 ns) + CELL(1.634 ns) = 14.461 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 's\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { Add0~70 s[14] } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.691 ns ( 25.52 % ) " "Info: Total cell delay = 3.691 ns ( 25.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.770 ns ( 74.48 % ) " "Info: Total interconnect delay = 10.770 ns ( 74.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.461 ns" { a[12] Add0~62 Add0~70 s[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.461 ns" { a[12] {} a[12]~out0 {} Add0~62 {} Add0~70 {} s[14] {} } { 0.000ns 0.000ns 6.768ns 0.000ns 4.002ns } { 0.000ns 1.130ns 0.449ns 0.478ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 10:37:56 2018 " "Info: Processing ended: Fri May 18 10:37:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:56 2018 " "Info: Processing started: Fri May 18 10:37:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adder -c adder " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "adder.vho adder_vhd.sdo C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/ simulation " "Info: Generated files \"adder.vho\" and \"adder_vhd.sdo\" in directory \"C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 10:37:57 2018 " "Info: Processing ended: Fri May 18 10:37:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II " "Info: Running Quartus II Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 10:37:57 2018 " "Info: Processing started: Fri May 18 10:37:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui adder adder " "Info: Command: quartus_sh -t c:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui adder adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui adder adder " "Info: Quartus(args): --block_on_gui adder adder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: File adder_run_msim_gate_vhdl.do already exists - backing up current file as adder_run_msim_gate_vhdl.do.bak" {  } {  } 0 0 "Warning: File adder_run_msim_gate_vhdl.do already exists - backing up current file as adder_run_msim_gate_vhdl.do.bak" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/adder_run_msim_gate_vhdl.do" {  } { { "C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/adder_run_msim_gate_vhdl.do" "0" { Text "C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/adder_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/aluno/Desktop/Projetos/adder/simulation/modelsim/adder_run_msim_gate_vhdl.do" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # do adder_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do adder_run_msim_gate_vhdl.do " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Copying C:\\altera\\91sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\91sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\91sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\91sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{adder.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{adder.vho\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cyclone_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclone_atom_pack" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cyclone_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclone_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture structure of adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_arith" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture sim of testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture sim of testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=adder_vhd.sdo -L cyclone -L gate_work -L work -voptargs=\"+acc\" testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=adder_vhd.sdo -L cyclone -L gate_work -L work -voptargs=\"+acc\" testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cyclone -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /dut=adder_vhd.sdo -t 1ps testbench_adder " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cyclone -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /dut=adder_vhd.sdo -t 1ps testbench_adder " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading work.testbench_adder(sim)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench_adder(sim)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # SDF 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_atom_pack(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading work.adder(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.adder(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_io(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_mux21(altvital)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_dffe(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_io(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_lcell(vital_le_atom)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_lcell(vital_le_atom)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_lcell(vital_le)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_lcell(vital_le)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_lcell_register(vital_le_reg)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_lcell_register(vital_le_reg)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading instances from adder_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from adder_vhd.sdo" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading timing data from adder_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from adder_vhd.sdo" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench_adder File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench_adder File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado coutesp ='1'Valor Obtido: cout='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado coutesp ='1'Valor Obtido: cout='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # ** Failure: 8tests completed, errors = 33" {  } {  } 0 0 "ModelSim-Altera Info: # ** Failure: 8tests completed, errors = 33" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Process: /testbench_adder/line__77 File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Process: /testbench_adder/line__77 File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Simulation Breakpoint: Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # MACRO ./adder_run_msim_gate_vhdl.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./adder_run_msim_gate_vhdl.do PAUSED at line 17" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: do adder_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: do adder_run_msim_gate_vhdl.do" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # transcript on" {  } {  } 0 0 "ModelSim-Altera Info: # transcript on" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{adder.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{adder.vho\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cyclone_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclone_atom_pack" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cyclone_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclone_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture structure of adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_arith" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture sim of testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture sim of testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=adder_vhd.sdo -L cyclone -L gate_work -L work -voptargs=\"+acc\" testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=adder_vhd.sdo -L cyclone -L gate_work -L work -voptargs=\"+acc\" testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cyclone -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /dut=adder_vhd.sdo -t 1ps testbench_adder " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cyclone -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /dut=adder_vhd.sdo -t 1ps testbench_adder " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading work.testbench_adder(sim)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench_adder(sim)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_atom_pack(body)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading work.adder(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.adder(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_io(structure)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_mux21(altvital)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_dffe(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_io(behave)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_lcell(vital_le_atom)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_lcell(vital_le_atom)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_lcell(vital_le)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_asynch_lcell(vital_le)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading cyclone.cyclone_lcell_register(vital_le_reg)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclone.cyclone_lcell_register(vital_le_reg)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading instances from adder_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from adder_vhd.sdo" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Loading timing data from adder_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from adder_vhd.sdo" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench_adder File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench_adder File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 3. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 75 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(1) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(2) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(3) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(4) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(5) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(6) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(7) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(8) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(9) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(10) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(11) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(12) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(13) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado sesp ='1'Valor Obtido: s1(14) ='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado coutesp ='1'Valor Obtido: cout='0'" {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: Vetor deu erro n. Teste: 7. Esperado coutesp ='1'Valor Obtido: cout='0'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Instance: /testbench_adder" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # ** Failure: 8tests completed, errors = 33" {  } {  } 0 0 "ModelSim-Altera Info: # ** Failure: 8tests completed, errors = 33" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Process: /testbench_adder/line__77 File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 155 ns  Iteration: 1  Process: /testbench_adder/line__77 File: C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Simulation Breakpoint: Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: Break in Process line__77 at C:/Users/aluno/Desktop/Projetos/adder/testbench_adder.vhd line 107" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # MACRO ./adder_run_msim_gate_vhdl.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./adder_run_msim_gate_vhdl.do PAUSED at line 17" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/aluno/Desktop/Projetos/adder/adder_nativelink_simulation.rpt" {  } { { "C:/Users/aluno/Desktop/Projetos/adder/adder_nativelink_simulation.rpt" "0" { Text "C:/Users/aluno/Desktop/Projetos/adder/adder_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/aluno/Desktop/Projetos/adder/adder_nativelink_simulation.rpt" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 57 s 5 s " "Error: Quartus II Full Compilation was unsuccessful. 57 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
