/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[58] | in_data[27]) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_5z = ~((celloutsig_0_0z[2] | in_data[79]) & (celloutsig_0_0z[0] | celloutsig_0_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_5z | celloutsig_0_2z));
  assign celloutsig_0_17z = ~((in_data[22] | celloutsig_0_14z) & (celloutsig_0_8z | celloutsig_0_10z));
  assign celloutsig_0_13z = in_data[0] ^ celloutsig_0_10z;
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ celloutsig_0_4z);
  assign celloutsig_1_8z = celloutsig_1_7z[15:1] && celloutsig_1_7z[15:1];
  assign celloutsig_0_3z = { in_data[49:41], celloutsig_0_0z } < { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_2z[10:7] < in_data[138:135];
  assign celloutsig_1_18z = { celloutsig_1_7z[6:2], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_9z } < { celloutsig_1_3z[3:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_9z = celloutsig_1_7z[6] & ~(celloutsig_1_1z);
  assign celloutsig_0_0z = in_data[20:18] % { 1'h1, in_data[15:14] };
  assign celloutsig_0_6z = { celloutsig_0_0z[0], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_1_3z = { celloutsig_1_2z[9:4], celloutsig_1_0z } * { in_data[123:119], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = | { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_2z = | celloutsig_0_1z[3:1];
  assign celloutsig_0_10z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[185:182];
  assign celloutsig_1_2z = { in_data[180:171], celloutsig_1_1z } >> in_data[177:167];
  assign celloutsig_1_7z = { celloutsig_1_2z[7:3], celloutsig_1_2z } >> in_data[164:149];
  assign celloutsig_0_7z = ~((in_data[12] & celloutsig_0_6z[0]) | celloutsig_0_0z[0]);
  assign celloutsig_1_0z = ~((in_data[165] & in_data[150]) | in_data[150]);
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_19z = in_data[149:130];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[14], celloutsig_0_0z };
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_14z) | (celloutsig_0_13z & celloutsig_0_14z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_2z) | (celloutsig_0_12z & celloutsig_0_13z));
  assign { out_data[128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
