# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 21:07:10  grudnia 08, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sys_ctrl_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7128SLC84-15"
set_global_assignment -name TOP_LEVEL_ENTITY sys_ctrl
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:07:10  GRUDNIA 08, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name DEVICE_FILTER_PACKAGE PLCC
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 84
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 15
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name VHDL_FILE sys_ctrl.vhd
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD TTL
set_location_assignment PIN_67 -to addr[31]
set_location_assignment PIN_64 -to addr[30]
set_location_assignment PIN_65 -to addr[29]
set_location_assignment PIN_63 -to addr[28]
set_location_assignment PIN_61 -to addr[27]
set_location_assignment PIN_60 -to addr[26]
set_location_assignment PIN_58 -to addr[25]
set_location_assignment PIN_57 -to addr[24]
set_location_assignment PIN_56 -to addr[23]
set_location_assignment PIN_55 -to addr[22]
set_location_assignment PIN_52 -to addr[21]
set_location_assignment PIN_54 -to addr[20]
set_location_assignment PIN_31 -to addr[19]
set_location_assignment PIN_34 -to addr[18]
set_location_assignment PIN_6 -to addr[17]
set_location_assignment PIN_50 -to addr[16]
set_location_assignment PIN_44 -to addr_lo[3]
set_location_assignment PIN_41 -to addr_lo[2]
set_location_assignment PIN_40 -to addr_lo[1]
set_location_assignment PIN_2 -to as
set_location_assignment PIN_51 -to berr
set_location_assignment PIN_83 -to clk
set_location_assignment PIN_35 -to dcs
set_location_assignment PIN_8 -to dirq
set_location_assignment PIN_36 -to ds
set_location_assignment PIN_25 -to dsack0
set_location_assignment PIN_70 -to fc[1]
set_location_assignment PIN_68 -to fc[0]
set_location_assignment PIN_46 -to ipl[2]
set_location_assignment PIN_49 -to ipl[1]
set_location_assignment PIN_48 -to ipl[0]
set_location_assignment PIN_69 -to mirq
set_location_assignment PIN_77 -to oe
set_location_assignment PIN_74 -to pcs
set_location_assignment PIN_5 -to pirq
set_location_assignment PIN_75 -to ramcs
set_location_assignment PIN_76 -to romcs
set_location_assignment PIN_1 -to rstn
set_location_assignment PIN_45 -to rw
set_location_assignment PIN_37 -to scs
set_location_assignment PIN_4 -to tirq
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"