<module name="DMASS0_BCDMA_0_BCDMA_TCHAN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="BCDMA_TCHAN_TCFG" acronym="BCDMA_TCHAN_TCFG" offset="0x0" width="32" description="The Tx Channel Configuration Register is used to initialize static mode settings for the Tx DMA channel.  This register may only be written when the channel is disabled (tx_enable in realtime control reg is 0).">
		<bitfield id="TX_PAUSE_ON_ERR" width="1" begin="31" end="31" resetval="0x0" description="Pause On Error:  this field controls what the channel will do if an error or exception occurs during a data transfer.  This field is encoded as follows: 0 = Channel will drop current work and move on 1 = Channel will pause and wait for SW to investigate and un-pause the channel." range="31" rwaccess="R/W"/> 
		<bitfield id="TX_CHAN_TYPE" width="4" begin="19" end="16" resetval="0x10" description="Channel Type:  this field controls and / or indicates the functional channel type for this channel and the work passing mechanism that the channel uses for communicating with the Host.  Available channel types are as follows: 0-9 = RESERVED 10 = Channel performs Third Party Block Copy DMA transfers from memory to PSI-L using pass by reference rings. 11-15 = RESERVED" range="19 - 16" rwaccess="R/NA"/> 
		<bitfield id="TX_BURST_SIZE" width="2" begin="11" end="10" resetval="0x1" description="Specifies the nominal burst size and alignment for data transfers on this channel.  0 = 32 Bytes 1 = 64 Bytes All other values are reserved The optimal burst size setting is 64 Bytes to maximize utilization of the channel FIFOs." range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="TX_TDTYPE" width="1" begin="9" end="9" resetval="0x0" description="Specifies whether or not the channel should immediately return a teardown completion response to the default completion queue or wait until a status message is returned from the remote PSI-L paired peripheral.  0 = return immediately once all traffic is complete in BCDMA.  1 = wait until remote peer sends back a completion message." range="9" rwaccess="R/W"/> 
		<bitfield id="TX_NOTDPKT" width="1" begin="8" end="8" resetval="0x0" description="Specifies whether or not the channel should suppress sending the single data phase teardown packet when teardown is complete.  0 = TD packet is sent 1 = Suppress sending TD packet" range="8" rwaccess="R/W"/>
	</register>
	<register id="BCDMA_TCHAN_TPRI_CTRL" acronym="BCDMA_TCHAN_TPRI_CTRL" offset="0x64" width="32" description="The priority control register is used to control the priority of the transactions which the DMA generates on it's master interface.">
		<bitfield id="PRIORITY" width="3" begin="30" end="28" resetval="0x0" description="Tx Priority: This field contains the 3-bit value which will be output on the mem*_cpriority and mem_cepriority outputs during all transactions for this channel." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="3" end="0" resetval="0x0" description="Tx Order ID: This field contains the 4-bit value which will be output on the mem*_corderid output during all transactions for this channel." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="BCDMA_TCHAN_TTHRD_ID" acronym="BCDMA_TCHAN_TTHRD_ID" offset="0x68" width="32" description="The thread ID mapping register is used to pair the Tx DMA channel to a specific destination thread.  All traffic generated from this channel will be sent with a thread_id on the PSI-L interface with the value from this register.">
		<bitfield id="THREAD_ID" width="16" begin="15" end="0" resetval="0x0" description="Thread ID: This field contains the (up-to) 16-bit value which will be output on the strm_o_thread_id output during all transactions for this channel." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="BCDMA_TCHAN_TFIFO_DEPTH" acronym="BCDMA_TCHAN_TFIFO_DEPTH" offset="0x70" width="32" description="The fifo depth register is used to specify how many FIFO data phases deep the Tx per channel FIFO will be for the channel.  While the maximum depth of the Tx FIFO is set at design time, the FIFO depth can be artificially reduced in order to control the maximum latency which can be introduced due to buffering effects.">
		<bitfield id="FDEPTH" width="8" begin="7" end="0" resetval="0x192" description="FIFO Depth: This field contains the number of Tx FIFO bytes which will be allowed to be stored for the channel.  The minimum value is equal to the PSI-L interface data path width (tstrm_wdth), the maximum value varies by channel class (ultra-high capacity/high capacity/normal capacity) and is equal to the tubuf_size/thbuf_size/tbuf_size parameter respectively multiplied by the PSI-L data path width (tstrm_wdth). The fdepth must always be an integer multiple of tstrm_wdth.  The reset value of this register varies by channel class (ultra-high capacity/high capacity/normal capacity) but will be equal to the tubuf_size/thbuf_size/tbuf_size parameter respectively multiplied by the PSI-L interface data width (tstrm_wdth)." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="BCDMA_TCHAN_TST_SCHED" acronym="BCDMA_TCHAN_TST_SCHED" offset="0x80" width="32" description="The Tx Channel N Static Scheduler Configuration Register contains static configuration information which affects the conditions under which each channel will be given an opportunity to use the Tx DMA unit(s).  The fields in this register are as follows:">
		<bitfield id="PRIORITY" width="2" begin="1" end="0" resetval="0x0" description="Tx Scheduling Priority:  These bits select which scheduling bin the channel will be placed in for bandwidth allocation of the Tx DMA units.  This field is encoded as follows: 0 = High priority 1 = Medium - high priority 2 = Medium - low priority 3 = Low priority Arbitration between bins is performed in a strict priority fashion.   High priority channels will always be serviced first.  If no high priority channels are requesting then all medium-high priority channels will be serviced next.  If no high priority or medium-high priority channels are requesting then all medium-low priority channels will be serviced next.  When no other channels are requesting, the low priority channels will be serviced.  All channels within a given bin are serviced in a round robin order.  Only channels which are enabled and which have sufficient free space in their Per Channel FIFO will be included in the round robin arbitration." range="1 - 0" rwaccess="R/W"/>
	</register>
</module>