/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [4:0] _01_;
  reg [17:0] _02_;
  reg [5:0] _03_;
  reg [24:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [19:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_51z;
  wire [16:0] celloutsig_0_52z;
  wire [30:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[64:62], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 18'h00000;
    else _02_ <= { in_data[150:137], celloutsig_1_8z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_3z[6], _01_ };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 25'h0000000;
    else _04_ <= { celloutsig_0_14z[6:2], celloutsig_0_15z, _00_, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_49z = { celloutsig_0_20z[20:7], celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[12:2], celloutsig_0_2z };
  assign celloutsig_0_51z = { celloutsig_0_36z[5:0], celloutsig_0_50z, celloutsig_0_7z } % { 1'h1, celloutsig_0_20z[22:17], celloutsig_0_32z };
  assign celloutsig_0_52z = { celloutsig_0_33z[16:1], celloutsig_0_38z } % { 1'h1, celloutsig_0_49z[11:7], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[126:117] % { 1'h1, in_data[118:110] };
  assign celloutsig_1_1z = celloutsig_1_0z[6:1] % { 1'h1, celloutsig_1_0z[6:2] };
  assign celloutsig_1_3z = { in_data[158], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[185:175] };
  assign celloutsig_0_5z = { in_data[65:48], celloutsig_0_1z, _00_ } % { 1'h1, in_data[72:60], celloutsig_0_2z, celloutsig_0_0z, _00_, _00_, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[156:143], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[6:0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[9:7], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[3:1] };
  assign celloutsig_0_6z = { celloutsig_0_5z[20:6], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, _00_, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_3z[3:0] % { 1'h1, _02_[11:9] };
  assign celloutsig_1_15z = _03_ % { 1'h1, celloutsig_1_4z[5:1] };
  assign celloutsig_0_1z = in_data[95:89] % { 1'h1, in_data[70:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_5z[14:7], celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_5z[18:12], _00_, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, _00_ } % { 1'h1, celloutsig_0_11z[13:0] };
  assign celloutsig_0_14z = { celloutsig_0_6z[7:4], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z } % { 1'h1, celloutsig_0_5z[4:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_19z = celloutsig_0_13z[8:5] % { 1'h1, celloutsig_0_5z[8:6] };
  assign celloutsig_0_20z = { celloutsig_0_5z[22:13], celloutsig_0_9z, _00_, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_0z, _00_ } % { 1'h1, celloutsig_0_6z[13:6], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[7:3], celloutsig_0_15z } % { 1'h1, in_data[10:9], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[51:50] };
  assign celloutsig_0_22z = { celloutsig_0_5z[18:11], celloutsig_0_21z } % { 1'h1, celloutsig_0_6z[8:5], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_6z[4:1] % { 1'h1, celloutsig_0_20z[18:16] };
  assign celloutsig_0_33z = { in_data[36:21], celloutsig_0_19z } % { 1'h1, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_0_36z = celloutsig_0_22z[10:4] % { 1'h1, celloutsig_0_14z[6:2], celloutsig_0_30z };
  assign celloutsig_0_0z = ^ in_data[91:81];
  assign celloutsig_0_38z = ^ { _04_[20:1], celloutsig_0_8z };
  assign celloutsig_0_50z = ^ celloutsig_0_21z[5:1];
  assign celloutsig_1_2z = ^ celloutsig_1_1z[5:1];
  assign celloutsig_1_5z = ^ celloutsig_1_4z[14:4];
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[4:0], celloutsig_1_2z };
  assign celloutsig_1_9z = ^ { celloutsig_1_4z[12:9], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = ^ in_data[165:144];
  assign celloutsig_1_19z = ^ { celloutsig_1_15z[5:1], celloutsig_1_14z };
  assign celloutsig_0_7z = ^ in_data[59:37];
  assign celloutsig_0_8z = ^ { in_data[25:15], _00_, celloutsig_0_6z };
  assign celloutsig_0_9z = ^ celloutsig_0_2z;
  assign celloutsig_0_10z = ^ { celloutsig_0_2z[1:0], celloutsig_0_7z };
  assign celloutsig_0_12z = ^ celloutsig_0_6z[13:0];
  assign celloutsig_0_15z = ^ celloutsig_0_11z[15:5];
  assign celloutsig_0_17z = ^ { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_18z = ^ _04_[8:4];
  assign celloutsig_0_24z = ^ { _00_[4:0], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_30z = ^ { _00_[4:0], celloutsig_0_2z };
  assign celloutsig_0_32z = ^ { celloutsig_0_20z[20:4], celloutsig_0_17z };
  assign celloutsig_0_3z = ^ { in_data[51], celloutsig_0_0z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
