// Seed: 2328964338
module module_0 (
    output tri1 id_0,
    output tri0 id_1
);
  assign module_1._id_6 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd71
) (
    input  wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wand  _id_6,
    input  wire  id_7,
    output wire  id_8,
    input  tri0  id_9
);
  wire id_11 = id_0;
  or primCall (id_8, id_4, id_3, id_9, id_0, id_1, id_11);
  parameter id_12 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire [1 : id_6] id_13 = id_11;
endmodule
