# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do finalProject_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase2
# -- Compiling architecture bdf_type of phase2
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_R0
# -- Compiling architecture behavioral of register_R0
# ** Warning: C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd(21): (vcom-1275) Arguments of overloaded "and" operator are not the same length (32 vs. 4).
# 
# ** Warning: C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd(23): (vcom-1275) Arguments of overloaded "and" operator are not the same length (32 vs. 4).
# 
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/select_encode_logic_sel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity select_encode_logic_sel
# -- Compiling architecture behavioral of select_encode_logic_sel
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/Z_split.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Z_split
# -- Compiling architecture behavioral of Z_split
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_64.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_64
# -- Compiling architecture behavioral of register_64
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_32
# -- Compiling architecture behavioral of register_32
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/MDMux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MDMUX
# -- Compiling architecture behavioral of MDMUX
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/encoder_32_to_5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity encoder_32_to_5
# -- Compiling architecture behavioral of encoder_32_to_5
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/bus_mux_32_to_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_mux_32_to_1
# -- Compiling architecture behavioral of bus_mux_32_to_1
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity con_ff_logic
# -- Compiling architecture behavioral of con_ff_logic
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/D_flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_flipflop
# -- Compiling architecture behavioral of d_flipflop
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/MAR_splicer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAR_splicer
# -- Compiling architecture behavioral of MAR_splicer
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/SelecEncodeLogic_R_splitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SelectEncodeLogic_R_splitter
# -- Compiling architecture behavioral of SelectEncodeLogic_R_splitter
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/IR_ConFF_Split.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IR_ConFF_Split
# -- Compiling architecture behavioral of IR_ConFF_Split
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_TA
# -- Compiling architecture SYN of ram_ta
# 
# vcom -93 -work work {C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2_tb_ld.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase2_tb_ld
# -- Compiling architecture phase2_tb_arch of phase2_tb_ld
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  phase2_tb_ld
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps phase2_tb_ld 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.phase2_tb_ld(phase2_tb_arch)
# Loading work.phase2(bdf_type)
# Loading work.register_32(behavioral)
# Loading work.encoder_32_to_5(behavioral)
# Loading work.bus_mux_32_to_1(behavioral)
# Loading work.register_r0(behavioral)
# Loading work.con_ff_logic(behavioral)
# Loading work.d_flipflop(behavioral)
# Loading work.ir_conff_split(behavioral)
# Loading work.ram_ta(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)
# Loading work.z_split(behavioral)
# Loading work.select_encode_logic_sel(behavioral)
# Loading work.mdmux(behavioral)
# Loading work.mar_splicer(behavioral)
# Loading work.selectencodelogic_r_splitter(behavioral)
# Loading work.register_64(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 900 ns
# WARNING: No extended dataflow license exists
