# Copyright (C) 2018  Intel Corporation. All rights reserved.,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,
# refer to the applicable agreement for further details.,,,,,,,,,,,
,,,,,,,,,,,
# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition,,,,,,,,,,,
# File: C:\Users\19ang\OneDrive\Desktop\School\EE454\Project\Phase 2 REF\Phase 2\transceiver.csv,,,,,,,,,,,
# Generated on: Thu Dec 12 20:29:54 2024,,,,,,,,,,,
,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,
,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
LEDG[0],Output,PIN_E21,7,B7_N0,PIN_AG23,,,,,,
CLOCK_50,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
SW[0],Input,PIN_AB28,5,B5_N1,PIN_AF8,,,,,,
UART_RXD,Input,PIN_G12,8,B8_N1,PIN_AH23,,,,,,
UART_TXD,Output,PIN_G9,8,B8_N2,PIN_AE8,,,,,,
