// Seed: 2272764064
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire  id_0,
    input logic id_1,
    input wire  id_2,
    input tri   id_3
);
  assign id_5 = id_5;
  assign id_5 = 1;
  always @(posedge 1) begin : LABEL_0
    if (id_3) begin : LABEL_0
      if (1 / id_3 - 1) begin : LABEL_0
        id_5 = id_1;
      end
    end else id_5 <= 1;
  end
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  tri1 id_7 = id_2;
  wire id_8;
endmodule
