#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21840f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2184280 .scope module, "tb" "tb" 3 108;
 .timescale -12 -12;
L_0x2177850 .functor NOT 1, L_0x21b9320, C4<0>, C4<0>, C4<0>;
L_0x2177c20 .functor XOR 32, L_0x21b8f80, L_0x21b9040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2177f60 .functor XOR 32, L_0x2177c20, L_0x21b9200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x21b8060_0 .net *"_ivl_10", 31 0, L_0x21b9200;  1 drivers
v0x21b8160_0 .net *"_ivl_12", 31 0, L_0x2177f60;  1 drivers
v0x21b8240_0 .net *"_ivl_2", 31 0, L_0x21b8e70;  1 drivers
v0x21b8300_0 .net *"_ivl_4", 31 0, L_0x21b8f80;  1 drivers
v0x21b83e0_0 .net *"_ivl_6", 31 0, L_0x21b9040;  1 drivers
v0x21b8510_0 .net *"_ivl_8", 31 0, L_0x2177c20;  1 drivers
v0x21b85f0_0 .var "clk", 0 0;
v0x21b8690_0 .net "in", 31 0, v0x21b71b0_0;  1 drivers
v0x21b8750_0 .net "out_dut", 31 0, v0x21b7ba0_0;  1 drivers
v0x21b88a0_0 .net "out_ref", 31 0, v0x2177d30_0;  1 drivers
v0x21b8940_0 .net "reset", 0 0, v0x21b7250_0;  1 drivers
v0x21b89e0_0 .var/2u "stats1", 159 0;
v0x21b8aa0_0 .var/2u "strobe", 0 0;
v0x21b8b60_0 .net "tb_match", 0 0, L_0x21b9320;  1 drivers
v0x21b8c00_0 .net "tb_mismatch", 0 0, L_0x2177850;  1 drivers
v0x21b8ca0_0 .net "wavedrom_enable", 0 0, v0x21b7390_0;  1 drivers
v0x21b8d70_0 .net "wavedrom_title", 511 0, v0x21b7480_0;  1 drivers
L_0x21b8e70 .concat [ 32 0 0 0], v0x2177d30_0;
L_0x21b8f80 .concat [ 32 0 0 0], v0x2177d30_0;
L_0x21b9040 .concat [ 32 0 0 0], v0x21b7ba0_0;
L_0x21b9200 .concat [ 32 0 0 0], v0x2177d30_0;
L_0x21b9320 .cmp/eeq 32, L_0x21b8e70, L_0x2177f60;
S_0x218dca0 .scope module, "good1" "reference_module" 3 149, 3 4 0, S_0x2184280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x2177070_0 .net "clk", 0 0, v0x21b85f0_0;  1 drivers
v0x2177530_0 .var "d_last", 31 0;
v0x21779a0_0 .net "in", 31 0, v0x21b71b0_0;  alias, 1 drivers
v0x2177d30_0 .var "out", 31 0;
v0x2178070_0 .net "reset", 0 0, v0x21b7250_0;  alias, 1 drivers
E_0x2182960 .event posedge, v0x2177070_0;
S_0x21b6a40 .scope module, "stim1" "stimulus_gen" 3 144, 3 23 0, S_0x2184280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 32 "in";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x21789f0_0 .net "clk", 0 0, v0x21b85f0_0;  alias, 1 drivers
v0x21b71b0_0 .var "in", 31 0;
v0x21b7250_0 .var "reset", 0 0;
v0x21b72f0_0 .net "tb_match", 0 0, L_0x21b9320;  alias, 1 drivers
v0x21b7390_0 .var "wavedrom_enable", 0 0;
v0x21b7480_0 .var "wavedrom_title", 511 0;
E_0x2182550/0 .event negedge, v0x2177070_0;
E_0x2182550/1 .event posedge, v0x2177070_0;
E_0x2182550 .event/or E_0x2182550/0, E_0x2182550/1;
E_0x216c9f0 .event negedge, v0x2177070_0;
S_0x21b6d50 .scope task, "wavedrom_start" "wavedrom_start" 3 37, 3 37 0, S_0x21b6a40;
 .timescale -12 -12;
v0x2178550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21b6fb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 40, 3 40 0, S_0x21b6a40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21b7600 .scope module, "top_module1" "top_module" 3 155, 4 1 0, S_0x2184280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x21b78c0_0 .net "clk", 0 0, v0x21b85f0_0;  alias, 1 drivers
v0x21b79d0_0 .var "d_last", 31 0;
v0x21b7ab0_0 .net "in", 31 0, v0x21b71b0_0;  alias, 1 drivers
v0x21b7ba0_0 .var "out", 31 0;
v0x21b7c80_0 .net "reset", 0 0, v0x21b7250_0;  alias, 1 drivers
E_0x2182de0/0 .event negedge, v0x2178070_0;
E_0x2182de0/1 .event posedge, v0x2177070_0;
E_0x2182de0 .event/or E_0x2182de0/0, E_0x2182de0/1;
S_0x21b7e40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0x2184280;
 .timescale -12 -12;
E_0x2199670 .event anyedge, v0x21b8aa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21b8aa0_0;
    %nor/r;
    %assign/vec4 v0x21b8aa0_0, 0;
    %wait E_0x2199670;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21b6a40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %wait E_0x2182960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %wait E_0x216c9f0;
    %wait E_0x2182960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b7250_0, 0, 1;
    %wait E_0x2182960;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %wait E_0x2182960;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b7250_0, 0, 1;
    %wait E_0x2182960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b7250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21b71b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %wait E_0x216c9f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21b6fb0;
    %join;
    %wait E_0x216c9f0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x216c9f0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %wait E_0x216c9f0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.17, 5;
    %jmp/1 T_3.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.16;
T_3.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %wait E_0x2182960;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %wait E_0x2182960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %wait E_0x2182960;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %wait E_0x2182960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21b7250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b71b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.19, 5;
    %jmp/1 T_3.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182960;
    %jmp T_3.18;
T_3.19 ;
    %pop/vec4 1;
    %wait E_0x216c9f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21b6fb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.21, 5;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2182550;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %assign/vec4 v0x21b71b0_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x21b7250_0, 0;
    %jmp T_3.20;
T_3.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x218dca0;
T_4 ;
    %wait E_0x2182960;
    %load/vec4 v0x21779a0_0;
    %assign/vec4 v0x2177530_0, 0;
    %load/vec4 v0x2178070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2177d30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2177d30_0;
    %load/vec4 v0x21779a0_0;
    %inv;
    %load/vec4 v0x2177530_0;
    %and;
    %or;
    %assign/vec4 v0x2177d30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21b7600;
T_5 ;
    %wait E_0x2182de0;
    %load/vec4 v0x21b7c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b79d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b7ba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x21b7ab0_0;
    %assign/vec4 v0x21b79d0_0, 0;
    %load/vec4 v0x21b7ba0_0;
    %load/vec4 v0x21b7ab0_0;
    %inv;
    %load/vec4 v0x21b79d0_0;
    %and;
    %or;
    %assign/vec4 v0x21b7ba0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2184280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b85f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b8aa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2184280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21b85f0_0;
    %inv;
    %store/vec4 v0x21b85f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2184280;
T_8 ;
    %vpi_call/w 3 136 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 137 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21789f0_0, v0x21b8c00_0, v0x21b85f0_0, v0x21b8940_0, v0x21b8690_0, v0x21b88a0_0, v0x21b8750_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2184280;
T_9 ;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2184280;
T_10 ;
    %wait E_0x2182550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b89e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b89e0_0, 4, 32;
    %load/vec4 v0x21b8b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b89e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b89e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b89e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21b88a0_0;
    %load/vec4 v0x21b88a0_0;
    %load/vec4 v0x21b8750_0;
    %xor;
    %load/vec4 v0x21b88a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b89e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21b89e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b89e0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/edgecapture/edgecapture_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/edgecapture/iter0/response3/top_module.sv";
