Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Aug 29 14:58:04 2016
| Host         : Compy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AWGN_timing_summary_routed.rpt -rpx AWGN_timing_summary_routed.rpx
| Design       : AWGN
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[12]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[12]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s0_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[16]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[16]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[16]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[17]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[17]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[17]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[18]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[18]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[18]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[19]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[19]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[19]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[20]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[20]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[20]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[26]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[27]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_a/s2_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_a/s2_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[12]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[12]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s0_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[16]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[16]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[16]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[17]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[17]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[17]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[18]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[18]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[18]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[19]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[19]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[19]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[20]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[20]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[20]_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[26]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[27]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: urng_b/s2_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urng_b/s2_reg[31]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 119 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.425        0.000                      0                   80        0.374        0.000                      0                   80        4.600        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             4.600        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.425        0.000                      0                   80        0.374        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X41Y119  urng_a/s2_reg[31]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X47Y133  urng_b/s0_reg[31]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X46Y114  urng_b/s1_reg[23]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X46Y114  urng_b/s1_reg[24]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X46Y114  urng_b/s1_reg[25]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X46Y114  urng_b/s1_reg[26]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X45Y121  urng_b/s1_reg[31]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X45Y121  urng_b/s2_reg[23]/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X47Y114  urng_b/s2_reg[25]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X41Y119  urng_a/s2_reg[31]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X47Y133  urng_b/s0_reg[31]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X46Y114  urng_b/s1_reg[23]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X46Y114  urng_b/s1_reg[24]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X46Y114  urng_b/s1_reg[25]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X46Y114  urng_b/s1_reg[26]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X45Y121  urng_b/s1_reg[31]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X45Y121  urng_b/s2_reg[23]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X47Y114  urng_b/s2_reg[25]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X47Y114  urng_b/s2_reg[26]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X39Y120  urng_a/s2_reg[18]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X40Y118  urng_a/s2_reg[20]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X40Y118  urng_a/s2_reg[20]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X43Y118  urng_a/s2_reg[20]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X45Y117  urng_a/s2_reg[21]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X41Y119  urng_a/s2_reg[22]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X45Y117  urng_a/s2_reg[24]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X41Y119  urng_a/s2_reg[25]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X45Y117  urng_a/s2_reg[26]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X41Y119  urng_a/s2_reg[28]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.414ns (18.041%)  route 1.881ns (81.959%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.732     5.203    urng_b/clk
    SLICE_X46Y120        FDCE                                         r  urng_b/s2_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.308     5.511 r  urng_b/s2_reg[17]_C/Q
                         net (fo=2, routed)           1.048     6.559    urng_b/s2_reg[17]_C_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.053     6.612 f  urng_b/s2_reg[9]_LDC_i_3__0/O
                         net (fo=4, routed)           0.419     7.031    urng_b/s2_reg[9]_LDC_i_3__0_n_0
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.053     7.084 f  urng_b/s2_reg[9]_LDC_i_1__0/O
                         net (fo=2, routed)           0.414     7.498    urng_b/s2_reg[9]_LDC_i_1__0_n_0
    SLICE_X45Y125        FDPE                                         f  urng_b/s2_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620    14.841    urng_b/clk
    SLICE_X45Y125        FDPE                                         r  urng_b/s2_reg[9]_P/C
                         clock pessimism              0.334    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X45Y125        FDPE (Recov_fdpe_C_PRE)     -0.217    14.922    urng_b/s2_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.404ns (18.495%)  route 1.780ns (81.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.211    urng_b/clk
    SLICE_X47Y114        FDPE                                         r  urng_b/s2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.246     5.457 r  urng_b/s2_reg[25]/Q
                         net (fo=85, routed)          0.914     6.371    urng_b/Q[3]
    SLICE_X47Y119        LUT3 (Prop_lut3_I1_O)        0.158     6.529 f  urng_b/s2_reg[17]_LDC_i_1__0/O
                         net (fo=2, routed)           0.867     7.395    urng_b/s2_reg[17]_LDC_i_1__0_n_0
    SLICE_X44Y120        FDPE                                         f  urng_b/s2_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.625    14.846    urng_b/clk
    SLICE_X44Y120        FDPE                                         r  urng_b/s2_reg[17]_P/C
                         clock pessimism              0.338    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.217    14.931    urng_b/s2_reg[17]_P
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.399ns (18.847%)  route 1.718ns (81.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.731     5.202    urng_b/clk
    SLICE_X45Y121        FDPE                                         r  urng_b/s2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.246     5.448 r  urng_b/s2_reg[23]/Q
                         net (fo=39, routed)          1.166     6.613    urng_b/s2[23]
    SLICE_X44Y127        LUT3 (Prop_lut3_I1_O)        0.153     6.766 f  urng_b/s2_reg[15]_LDC_i_1__0/O
                         net (fo=2, routed)           0.552     7.319    urng_b/s2_reg[15]_LDC_i_1__0_n_0
    SLICE_X45Y127        FDPE                                         f  urng_b/s2_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.623    14.844    urng_b/clk
    SLICE_X45Y127        FDPE                                         r  urng_b/s2_reg[15]_P/C
                         clock pessimism              0.334    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X45Y127        FDPE (Recov_fdpe_C_PRE)     -0.217    14.925    urng_b/s2_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 urng_a/s2_reg[19]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s2_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.414ns (20.493%)  route 1.606ns (79.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.793     5.264    urng_a/CLK
    SLICE_X42Y120        FDPE                                         r  urng_a/s2_reg[19]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDPE (Prop_fdpe_C_Q)         0.308     5.572 r  urng_a/s2_reg[19]_P/Q
                         net (fo=4, routed)           0.441     6.013    urng_a/s2_reg[19]_P_n_0
    SLICE_X42Y119        LUT6 (Prop_lut6_I5_O)        0.053     6.066 r  urng_a/s2_reg[8]_LDC_i_3/O
                         net (fo=3, routed)           0.490     6.555    urng_a/s2_reg[8]_LDC_i_3_n_0
    SLICE_X42Y119        LUT2 (Prop_lut2_I0_O)        0.053     6.608 f  urng_a/s2_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.676     7.284    urng_a/s2_reg[8]_LDC_i_2_n_0
    SLICE_X44Y115        FDCE                                         f  urng_a/s2_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.630    14.851    urng_a/CLK
    SLICE_X44Y115        FDCE                                         r  urng_a/s2_reg[8]_C/C
                         clock pessimism              0.334    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X44Y115        FDCE (Recov_fdce_C_CLR)     -0.255    14.894    urng_a/s2_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 urng_a/s2_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s2_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.414ns (20.339%)  route 1.621ns (79.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.800     5.271    urng_a/CLK
    SLICE_X40Y116        FDCE                                         r  urng_a/s2_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDCE (Prop_fdce_C_Q)         0.308     5.579 r  urng_a/s2_reg[17]_C/Q
                         net (fo=2, routed)           0.589     6.167    urng_a/s2_reg[17]_C_n_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I0_O)        0.053     6.220 f  urng_a/s2_reg[9]_LDC_i_3/O
                         net (fo=3, routed)           0.619     6.840    urng_a/s2_reg[9]_LDC_i_3_n_0
    SLICE_X42Y115        LUT2 (Prop_lut2_I0_O)        0.053     6.893 f  urng_a/s2_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.414     7.306    urng_a/s2_reg[9]_LDC_i_1_n_0
    SLICE_X43Y115        FDPE                                         f  urng_a/s2_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.692    14.913    urng_a/CLK
    SLICE_X43Y115        FDPE                                         r  urng_a/s2_reg[9]_P/C
                         clock pessimism              0.334    15.247    
                         clock uncertainty           -0.035    15.211    
    SLICE_X43Y115        FDPE (Recov_fdpe_C_PRE)     -0.217    14.994    urng_a/s2_reg[9]_P
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.414ns (20.223%)  route 1.633ns (79.777%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.732     5.203    urng_b/clk
    SLICE_X46Y120        FDCE                                         r  urng_b/s2_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.308     5.511 r  urng_b/s2_reg[17]_C/Q
                         net (fo=2, routed)           1.048     6.559    urng_b/s2_reg[17]_C_n_0
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.053     6.612 r  urng_b/s2_reg[9]_LDC_i_3__0/O
                         net (fo=4, routed)           0.310     6.922    urng_b/s2_reg[9]_LDC_i_3__0_n_0
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.053     6.975 f  urng_b/s2_reg[9]_LDC_i_2__0/O
                         net (fo=2, routed)           0.275     7.250    urng_b/s2_reg[9]_LDC_i_2__0_n_0
    SLICE_X46Y125        FDCE                                         f  urng_b/s2_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620    14.841    urng_b/clk
    SLICE_X46Y125        FDCE                                         r  urng_b/s2_reg[9]_C/C
                         clock pessimism              0.334    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X46Y125        FDCE (Recov_fdce_C_CLR)     -0.192    14.947    urng_b/s2_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[14]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.404ns (20.314%)  route 1.585ns (79.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.211    urng_b/clk
    SLICE_X47Y114        FDPE                                         r  urng_b/s2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDPE (Prop_fdpe_C_Q)         0.246     5.457 r  urng_b/s2_reg[25]/Q
                         net (fo=85, routed)          1.031     6.488    urng_b/Q[3]
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.158     6.646 f  urng_b/s2_reg[14]_LDC_i_1__0/O
                         net (fo=2, routed)           0.553     7.200    urng_b/s2_reg[14]_LDC_i_1__0_n_0
    SLICE_X46Y123        FDPE                                         f  urng_b/s2_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.622    14.843    urng_b/clk
    SLICE_X46Y123        FDPE                                         r  urng_b/s2_reg[14]_P/C
                         clock pessimism              0.338    15.181    
                         clock uncertainty           -0.035    15.145    
    SLICE_X46Y123        FDPE (Recov_fdpe_C_PRE)     -0.228    14.917    urng_b/s2_reg[14]_P
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[20]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.404ns (20.390%)  route 1.577ns (79.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.208    urng_b/clk
    SLICE_X45Y116        FDPE                                         r  urng_b/s2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDPE (Prop_fdpe_C_Q)         0.246     5.454 r  urng_b/s2_reg[28]/Q
                         net (fo=6, routed)           0.429     5.883    urng_b/s2[28]
    SLICE_X45Y119        LUT3 (Prop_lut3_I1_O)        0.158     6.041 f  urng_b/s2_reg[20]_LDC_i_1__0/O
                         net (fo=2, routed)           1.148     7.189    urng_b/s2_reg[20]_LDC_i_1__0_n_0
    SLICE_X47Y125        FDPE                                         f  urng_b/s2_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.620    14.841    urng_b/clk
    SLICE_X47Y125        FDPE                                         r  urng_b/s2_reg[20]_P/C
                         clock pessimism              0.334    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X47Y125        FDPE (Recov_fdpe_C_PRE)     -0.217    14.922    urng_b/s2_reg[20]_P
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.399ns (20.534%)  route 1.544ns (79.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.731     5.202    urng_b/clk
    SLICE_X45Y121        FDPE                                         r  urng_b/s2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.246     5.448 r  urng_b/s2_reg[23]/Q
                         net (fo=39, routed)          1.150     6.598    urng_b/s2[23]
    SLICE_X46Y126        LUT5 (Prop_lut5_I0_O)        0.153     6.751 f  urng_b/s2_reg[12]_LDC_i_2__0/O
                         net (fo=2, routed)           0.394     7.145    urng_b/s2_reg[12]_LDC_i_2__0_n_0
    SLICE_X44Y126        FDCE                                         f  urng_b/s2_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.622    14.843    urng_b/clk
    SLICE_X44Y126        FDCE                                         r  urng_b/s2_reg[12]_C/C
                         clock pessimism              0.334    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X44Y126        FDCE (Recov_fdce_C_CLR)     -0.255    14.886    urng_b/s2_reg[12]_C
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.743ns  (required time - arrival time)
  Source:                 urng_b/s2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[12]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.399ns (20.160%)  route 1.580ns (79.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.731     5.202    urng_b/clk
    SLICE_X45Y121        FDPE                                         r  urng_b/s2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.246     5.448 r  urng_b/s2_reg[23]/Q
                         net (fo=39, routed)          1.306     6.754    urng_b/s2[23]
    SLICE_X46Y126        LUT5 (Prop_lut5_I0_O)        0.153     6.907 f  urng_b/s2_reg[12]_LDC_i_1__0/O
                         net (fo=2, routed)           0.274     7.181    urng_b/s2_reg[12]_LDC_i_1__0_n_0
    SLICE_X45Y126        FDPE                                         f  urng_b/s2_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.622    14.843    urng_b/clk
    SLICE_X45Y126        FDPE                                         r  urng_b/s2_reg[12]_P/C
                         clock pessimism              0.334    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X45Y126        FDPE (Recov_fdpe_C_PRE)     -0.217    14.924    urng_b/s2_reg[12]_P
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  7.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 urng_a/s2_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s2_reg[13]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.628%)  route 0.187ns (59.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.683     1.961    urng_a/CLK
    SLICE_X45Y117        FDPE                                         r  urng_a/s2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_fdpe_C_Q)         0.100     2.061 r  urng_a/s2_reg[24]/Q
                         net (fo=6, routed)           0.079     2.140    urng_a/s2[24]
    SLICE_X44Y117        LUT3 (Prop_lut3_I0_O)        0.028     2.168 f  urng_a/s2_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.108     2.276    urng_a/s2_reg[13]_LDC_i_1_n_0
    SLICE_X44Y116        FDPE                                         f  urng_a/s2_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.904     2.423    urng_a/CLK
    SLICE_X44Y116        FDPE                                         r  urng_a/s2_reg[13]_P/C
                         clock pessimism             -0.449     1.974    
    SLICE_X44Y116        FDPE (Remov_fdpe_C_PRE)     -0.072     1.902    urng_a/s2_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 urng_a/s0_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s0_reg[7]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.818%)  route 0.240ns (65.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.709     1.987    urng_a/CLK
    SLICE_X41Y124        FDPE                                         r  urng_a/s0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDPE (Prop_fdpe_C_Q)         0.100     2.087 r  urng_a/s0_reg[26]/Q
                         net (fo=3, routed)           0.128     2.215    urng_a/p_0_in[7]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.028     2.243 f  urng_a/s0_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.111     2.355    urng_a/s0_reg[7]_LDC_i_2_n_0
    SLICE_X38Y124        FDCE                                         f  urng_a/s0_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.930     2.449    urng_a/CLK
    SLICE_X38Y124        FDCE                                         r  urng_a/s0_reg[7]_C/C
                         clock pessimism             -0.429     2.020    
    SLICE_X38Y124        FDCE (Remov_fdce_C_CLR)     -0.050     1.970    urng_a/s0_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 urng_a/s2_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s2_reg[19]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.150%)  route 0.258ns (66.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.679     1.957    urng_a/CLK
    SLICE_X45Y121        FDPE                                         r  urng_a/s2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDPE (Prop_fdpe_C_Q)         0.100     2.057 r  urng_a/s2_reg[30]/Q
                         net (fo=3, routed)           0.151     2.208    urng_a/s2[30]
    SLICE_X42Y121        LUT3 (Prop_lut3_I0_O)        0.028     2.236 f  urng_a/s2_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.107     2.343    urng_a/s2_reg[19]_LDC_i_2_n_0
    SLICE_X43Y120        FDCE                                         f  urng_a/s2_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.931     2.450    urng_a/CLK
    SLICE_X43Y120        FDCE                                         r  urng_a/s2_reg[19]_C/C
                         clock pessimism             -0.429     2.021    
    SLICE_X43Y120        FDCE (Remov_fdce_C_CLR)     -0.069     1.952    urng_a/s2_reg[19]_C
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 urng_b/s2_reg[20]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s2_reg[12]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.598%)  route 0.222ns (63.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.677     1.955    urng_b/clk
    SLICE_X47Y126        FDCE                                         r  urng_b/s2_reg[20]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.100     2.055 r  urng_b/s2_reg[20]_C/Q
                         net (fo=4, routed)           0.117     2.172    urng_b/s2_reg[20]_C_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I3_O)        0.028     2.200 f  urng_b/s2_reg[12]_LDC_i_1__0/O
                         net (fo=2, routed)           0.104     2.305    urng_b/s2_reg[12]_LDC_i_1__0_n_0
    SLICE_X45Y126        FDPE                                         f  urng_b/s2_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.896     2.415    urng_b/clk
    SLICE_X45Y126        FDPE                                         r  urng_b/s2_reg[12]_P/C
                         clock pessimism             -0.449     1.966    
    SLICE_X45Y126        FDPE (Remov_fdpe_C_PRE)     -0.072     1.894    urng_b/s2_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 urng_a/s0_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s0_reg[8]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.146ns (36.349%)  route 0.256ns (63.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.711     1.989    urng_a/CLK
    SLICE_X42Y129        FDPE                                         r  urng_a/s0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDPE (Prop_fdpe_C_Q)         0.118     2.107 r  urng_a/s0_reg[14]/Q
                         net (fo=3, routed)           0.141     2.248    urng_a/s0_reg_n_0_[14]
    SLICE_X42Y128        LUT3 (Prop_lut3_I1_O)        0.028     2.276 f  urng_a/s0_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.115     2.391    urng_a/s0_reg[8]_LDC_i_1_n_0
    SLICE_X40Y128        FDPE                                         f  urng_a/s0_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.932     2.451    urng_a/CLK
    SLICE_X40Y128        FDPE                                         r  urng_a/s0_reg[8]_P/C
                         clock pessimism             -0.429     2.022    
    SLICE_X40Y128        FDPE (Remov_fdpe_C_PRE)     -0.052     1.970    urng_a/s0_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 urng_b/s0_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s0_reg[12]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.366%)  route 0.256ns (66.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.685     1.963    urng_b/clk
    SLICE_X47Y136        FDPE                                         r  urng_b/s0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDPE (Prop_fdpe_C_Q)         0.100     2.063 r  urng_b/s0_reg[18]/Q
                         net (fo=3, routed)           0.142     2.205    urng_b/s0_reg_n_0_[18]
    SLICE_X47Y134        LUT3 (Prop_lut3_I1_O)        0.028     2.233 f  urng_b/s0_reg[12]_LDC_i_2__0/O
                         net (fo=2, routed)           0.114     2.347    urng_b/s0_reg[12]_LDC_i_2__0_n_0
    SLICE_X46Y134        FDCE                                         f  urng_b/s0_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.905     2.424    urng_b/clk
    SLICE_X46Y134        FDCE                                         r  urng_b/s0_reg[12]_C/C
                         clock pessimism             -0.449     1.975    
    SLICE_X46Y134        FDCE (Remov_fdce_C_CLR)     -0.050     1.925    urng_b/s0_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 urng_a/s2_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s2_reg[13]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.955%)  route 0.249ns (66.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.683     1.961    urng_a/CLK
    SLICE_X45Y117        FDPE                                         r  urng_a/s2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDPE (Prop_fdpe_C_Q)         0.100     2.061 r  urng_a/s2_reg[21]/Q
                         net (fo=6, routed)           0.079     2.140    urng_a/s2[21]
    SLICE_X44Y117        LUT3 (Prop_lut3_I1_O)        0.028     2.168 f  urng_a/s2_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.170     2.338    urng_a/s2_reg[13]_LDC_i_2_n_0
    SLICE_X44Y117        FDCE                                         f  urng_a/s2_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.903     2.422    urng_a/CLK
    SLICE_X44Y117        FDCE                                         r  urng_a/s2_reg[13]_C/C
                         clock pessimism             -0.450     1.972    
    SLICE_X44Y117        FDCE (Remov_fdce_C_CLR)     -0.069     1.903    urng_a/s2_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 urng_a/s0_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s0_reg[9]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.545%)  route 0.265ns (67.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.712     1.990    urng_a/CLK
    SLICE_X41Y128        FDPE                                         r  urng_a/s0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y128        FDPE (Prop_fdpe_C_Q)         0.100     2.090 r  urng_a/s0_reg[28]/Q
                         net (fo=3, routed)           0.118     2.208    urng_a/p_0_in[9]
    SLICE_X40Y126        LUT3 (Prop_lut3_I0_O)        0.028     2.236 f  urng_a/s0_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.147     2.383    urng_a/s0_reg[9]_LDC_i_2_n_0
    SLICE_X40Y125        FDCE                                         f  urng_a/s0_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.928     2.447    urng_a/CLK
    SLICE_X40Y125        FDCE                                         r  urng_a/s0_reg[9]_C/C
                         clock pessimism             -0.449     1.998    
    SLICE_X40Y125        FDCE (Remov_fdce_C_CLR)     -0.050     1.948    urng_a/s0_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 urng_b/s0_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_b/s0_reg[11]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.690%)  route 0.252ns (66.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.683     1.961    urng_b/clk
    SLICE_X47Y132        FDPE                                         r  urng_b/s0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDPE (Prop_fdpe_C_Q)         0.100     2.061 r  urng_b/s0_reg[17]/Q
                         net (fo=3, routed)           0.147     2.209    urng_b/s0_reg_n_0_[17]
    SLICE_X46Y130        LUT3 (Prop_lut3_I1_O)        0.028     2.237 f  urng_b/s0_reg[11]_LDC_i_1__0/O
                         net (fo=2, routed)           0.104     2.341    urng_b/s0_reg[11]_LDC_i_1__0_n_0
    SLICE_X45Y130        FDPE                                         f  urng_b/s0_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.901     2.420    urng_b/clk
    SLICE_X45Y130        FDPE                                         r  urng_b/s0_reg[11]_P/C
                         clock pessimism             -0.449     1.971    
    SLICE_X45Y130        FDPE (Remov_fdpe_C_PRE)     -0.072     1.899    urng_b/s0_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 urng_a/s0_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urng_a/s0_reg[7]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.142%)  route 0.297ns (69.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.709     1.987    urng_a/CLK
    SLICE_X41Y124        FDPE                                         r  urng_a/s0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDPE (Prop_fdpe_C_Q)         0.100     2.087 r  urng_a/s0_reg[26]/Q
                         net (fo=3, routed)           0.129     2.216    urng_a/p_0_in[7]
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.028     2.244 f  urng_a/s0_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.167     2.412    urng_a/s0_reg[7]_LDC_i_1_n_0
    SLICE_X38Y125        FDPE                                         f  urng_a/s0_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.930     2.449    urng_a/CLK
    SLICE_X38Y125        FDPE                                         r  urng_a/s0_reg[7]_P/C
                         clock pessimism             -0.429     2.020    
    SLICE_X38Y125        FDPE (Remov_fdpe_C_PRE)     -0.052     1.968    urng_a/s0_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.444    





