<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jan 22 15:43:00 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets clk_pid]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 29.573ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \xpos_pid_inst/pos_adc_reg_i0  (from clk_pid +)
   Destination:    FD1S3DX    D              \xpos_pid_inst/pos_dac_reg_d1_i15  (to clk_pid +)

   Delay:                  34.488ns  (33.7% logic, 66.3% route), 22 logic levels.

 Constraint Details:

     34.488ns data_path \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 29.573ns

 Path Details: \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xpos_pid_inst/pos_adc_reg_i0 (from clk_pid)
Route         1   e 1.020                                  \xpos_pid_inst/pos_adc_reg[0]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_0
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/ek_inst/co1
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_2
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_3
Route         4   e 1.020                                  \xpos_pid_inst/pos_pre_reg[8]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/pos_pre_reg[8]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_5
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co5
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_6
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co6
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/ek_inst/co7
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_8
Route         4   e 1.297                                  \xpos_pid_inst/delta_e1_inst/co7
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_8
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1[15]
MuPd        ---     5.115          B[18] to P[36]          \xpos_pid_inst/Mp_delta_e1_inst/dsp_0
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[0]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_0
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[3]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_2
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_3
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co3
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[10]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_5
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[11]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_6
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[13]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/sum1[14]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/sum2[15]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_8
Route         2   e 1.158                                  xdac_data[15]
                  --------
                   34.488  (33.7% logic, 66.3% route), 22 logic levels.


Error:  The following path violates requirements by 29.573ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \xpos_pid_inst/pos_adc_reg_i0  (from clk_pid +)
   Destination:    FD1S3DX    D              \xpos_pid_inst/pos_dac_reg_d1_i15  (to clk_pid +)

   Delay:                  34.488ns  (33.7% logic, 66.3% route), 22 logic levels.

 Constraint Details:

     34.488ns data_path \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 29.573ns

 Path Details: \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xpos_pid_inst/pos_adc_reg_i0 (from clk_pid)
Route         1   e 1.020                                  \xpos_pid_inst/pos_adc_reg[0]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_0
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/ek_inst/co1
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_2
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_3
Route         4   e 1.297                                  \xpos_pid_inst/ek[6]
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_3
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1_inst/co3
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/ek[9]
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_5
Route         1   e 1.020                                  \xpos_pid_inst/ek_d1[11]
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_6
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1_inst/co6
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1_inst/co7
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_8
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1[15]
MuPd        ---     5.115          B[18] to P[36]          \xpos_pid_inst/Mp_delta_e1_inst/dsp_0
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[0]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_0
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[3]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_2
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_3
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co3
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/sumall_inst/co3
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/sum1[9]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_5
Route         1   e 1.020                                  \xpos_pid_inst/sum2[12]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_6
Route         1   e 1.020                                  \xpos_pid_inst/sum1[14]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/sum2[15]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_8
Route         2   e 1.158                                  xdac_data[15]
                  --------
                   34.488  (33.7% logic, 66.3% route), 22 logic levels.


Error:  The following path violates requirements by 29.573ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \xpos_pid_inst/pos_adc_reg_i0  (from clk_pid +)
   Destination:    FD1S3DX    D              \xpos_pid_inst/pos_dac_reg_d1_i15  (to clk_pid +)

   Delay:                  34.488ns  (33.7% logic, 66.3% route), 22 logic levels.

 Constraint Details:

     34.488ns data_path \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 29.573ns

 Path Details: \xpos_pid_inst/pos_adc_reg_i0 to \xpos_pid_inst/pos_dac_reg_d1_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \xpos_pid_inst/pos_adc_reg_i0 (from clk_pid)
Route         1   e 1.020                                  \xpos_pid_inst/pos_adc_reg[0]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_0
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/ek_inst/co1
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_2
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_3
Route         4   e 1.020                                  \xpos_pid_inst/pos_pre_reg[8]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/pos_pre_reg[8]
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_5
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co5
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_6
Route         4   e 1.020                                  \xpos_pid_inst/ek_inst/co6
LUT4        ---     0.302                to                \xpos_pid_inst/ek_inst/addsub_7
Route         1   e 1.297                                  \xpos_pid_inst/delta_e1_inst/co6
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1_inst/co7
LUT4        ---     0.302                to                \xpos_pid_inst/delta_e1_inst/addsub_8
Route         1   e 1.020                                  \xpos_pid_inst/delta_e1[15]
MuPd        ---     5.115          B[18] to P[36]          \xpos_pid_inst/Mp_delta_e1_inst/dsp_0
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[0]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_0
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co0
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_1
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[3]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_2
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co2
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_3
Route         1   e 1.020                                  \xpos_pid_inst/sum1_inst/co3
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_4
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[10]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_5
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[11]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_6
Route         1   e 1.020                                  \xpos_pid_inst/pos_dac_reg_d1[13]
LUT4        ---     0.302                to                \xpos_pid_inst/sum1_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/sum1[14]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_7
Route         1   e 1.020                                  \xpos_pid_inst/sum2[15]
LUT4        ---     0.302                to                \xpos_pid_inst/sumall_inst/addsub_8
Route         2   e 1.158                                  xdac_data[15]
                  --------
                   34.488  (33.7% logic, 66.3% route), 22 logic levels.

Warning: 34.573 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \XIADC_Filter_Inst/word_clk_N_823]
            399 items scored, 240 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \XIADC_Filter_Inst/diff3_res1_e3__i4  (from \XIADC_Filter_Inst/word_clk_N_823 +)
   Destination:    FD1S3AX    D              \XIADC_Filter_Inst/DATA_i0  (to \XIADC_Filter_Inst/word_clk_N_823 +)

   Delay:                   6.256ns  (22.1% logic, 77.9% route), 4 logic levels.

 Constraint Details:

      6.256ns data_path \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i0 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 1.341ns

 Path Details: \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \XIADC_Filter_Inst/diff3_res1_e3__i4 (from \XIADC_Filter_Inst/word_clk_N_823)
Route         2   e 1.258                                  \XIADC_Filter_Inst/diff3[3]
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i1_4_lut_adj_168
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23242
LUT4        ---     0.302              A to Z              \XIADC_Filter_Inst/i1_4_lut_adj_166
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23244
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i19735_4_lut
Route        16   e 1.574                                  \XIADC_Filter_Inst/DATA_15__N_661[0]
                  --------
                    6.256  (22.1% logic, 77.9% route), 4 logic levels.


Error:  The following path violates requirements by 1.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \XIADC_Filter_Inst/diff3_res1_e3__i4  (from \XIADC_Filter_Inst/word_clk_N_823 +)
   Destination:    FD1S3JX    PD             \XIADC_Filter_Inst/DATA_i15  (to \XIADC_Filter_Inst/word_clk_N_823 +)

   Delay:                   6.256ns  (22.1% logic, 77.9% route), 4 logic levels.

 Constraint Details:

      6.256ns data_path \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i15 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 1.341ns

 Path Details: \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \XIADC_Filter_Inst/diff3_res1_e3__i4 (from \XIADC_Filter_Inst/word_clk_N_823)
Route         2   e 1.258                                  \XIADC_Filter_Inst/diff3[3]
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i1_4_lut_adj_168
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23242
LUT4        ---     0.302              A to Z              \XIADC_Filter_Inst/i1_4_lut_adj_166
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23244
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i19735_4_lut
Route        16   e 1.574                                  \XIADC_Filter_Inst/DATA_15__N_661[0]
                  --------
                    6.256  (22.1% logic, 77.9% route), 4 logic levels.


Error:  The following path violates requirements by 1.341ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \XIADC_Filter_Inst/diff3_res1_e3__i4  (from \XIADC_Filter_Inst/word_clk_N_823 +)
   Destination:    FD1S3JX    PD             \XIADC_Filter_Inst/DATA_i14  (to \XIADC_Filter_Inst/word_clk_N_823 +)

   Delay:                   6.256ns  (22.1% logic, 77.9% route), 4 logic levels.

 Constraint Details:

      6.256ns data_path \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i14 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 1.341ns

 Path Details: \XIADC_Filter_Inst/diff3_res1_e3__i4 to \XIADC_Filter_Inst/DATA_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \XIADC_Filter_Inst/diff3_res1_e3__i4 (from \XIADC_Filter_Inst/word_clk_N_823)
Route         2   e 1.258                                  \XIADC_Filter_Inst/diff3[3]
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i1_4_lut_adj_168
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23242
LUT4        ---     0.302              A to Z              \XIADC_Filter_Inst/i1_4_lut_adj_166
Route         1   e 1.020                                  \XIADC_Filter_Inst/n23244
LUT4        ---     0.302              B to Z              \XIADC_Filter_Inst/i19735_4_lut
Route        16   e 1.574                                  \XIADC_Filter_Inst/DATA_15__N_661[0]
                  --------
                    6.256  (22.1% logic, 77.9% route), 4 logic levels.

Warning: 6.341 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets clk3]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets XY_CLK_c]
            286 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.800ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             XY_Y_POS_5778__i0  (from XY_CLK_c +)
   Destination:    FD1P3DX    D              XY_Y_POS_5778__i15  (to XY_CLK_c +)

   Delay:                   4.115ns  (40.8% logic, 59.2% route), 10 logic levels.

 Constraint Details:

      4.115ns data_path XY_Y_POS_5778__i0 to XY_Y_POS_5778__i15 meets
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.800ns

 Path Details: XY_Y_POS_5778__i0 to XY_Y_POS_5778__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              XY_Y_POS_5778__i0 (from XY_CLK_c)
Route         2   e 1.258                                  XY_Y_POS[0]
A1_TO_FCO   ---     0.364           A[2] to COUT           XY_Y_POS_5778_add_4_1
Route         1   e 0.020                                  n20477
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_3
Route         1   e 0.020                                  n20478
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_5
Route         1   e 0.020                                  n20479
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_7
Route         1   e 0.020                                  n20480
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_9
Route         1   e 0.020                                  n20481
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_11
Route         1   e 0.020                                  n20482
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_13
Route         1   e 0.020                                  n20483
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_15
Route         1   e 0.020                                  n20484
FCI_TO_F    ---     0.317            CIN to S[2]           XY_Y_POS_5778_add_4_17
Route         1   e 1.020                                  n70_adj_4588
                  --------
                    4.115  (40.8% logic, 59.2% route), 10 logic levels.


Passed:  The following path meets requirements by 0.800ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             XY_X_POS_5777__i0  (from XY_CLK_c +)
   Destination:    FD1P3DX    D              XY_X_POS_5777__i15  (to XY_CLK_c +)

   Delay:                   4.115ns  (40.8% logic, 59.2% route), 10 logic levels.

 Constraint Details:

      4.115ns data_path XY_X_POS_5777__i0 to XY_X_POS_5777__i15 meets
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.800ns

 Path Details: XY_X_POS_5777__i0 to XY_X_POS_5777__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              XY_X_POS_5777__i0 (from XY_CLK_c)
Route         2   e 1.258                                  XY_X_POS[0]
A1_TO_FCO   ---     0.364           A[2] to COUT           XY_X_POS_5777_add_4_1
Route         1   e 0.020                                  n20469
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_3
Route         1   e 0.020                                  n20470
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_5
Route         1   e 0.020                                  n20471
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_7
Route         1   e 0.020                                  n20472
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_9
Route         1   e 0.020                                  n20473
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_11
Route         1   e 0.020                                  n20474
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_13
Route         1   e 0.020                                  n20475
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_X_POS_5777_add_4_15
Route         1   e 0.020                                  n20476
FCI_TO_F    ---     0.317            CIN to S[2]           XY_X_POS_5777_add_4_17
Route         1   e 1.020                                  n70
                  --------
                    4.115  (40.8% logic, 59.2% route), 10 logic levels.


Passed:  The following path meets requirements by 0.894ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             XY_Y_POS_5778__i0  (from XY_CLK_c +)
   Destination:    FD1P3DX    D              XY_Y_POS_5778__i13  (to XY_CLK_c +)

   Delay:                   4.021ns  (39.9% logic, 60.1% route), 9 logic levels.

 Constraint Details:

      4.021ns data_path XY_Y_POS_5778__i0 to XY_Y_POS_5778__i13 meets
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 0.894ns

 Path Details: XY_Y_POS_5778__i0 to XY_Y_POS_5778__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              XY_Y_POS_5778__i0 (from XY_CLK_c)
Route         2   e 1.258                                  XY_Y_POS[0]
A1_TO_FCO   ---     0.364           A[2] to COUT           XY_Y_POS_5778_add_4_1
Route         1   e 0.020                                  n20477
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_3
Route         1   e 0.020                                  n20478
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_5
Route         1   e 0.020                                  n20479
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_7
Route         1   e 0.020                                  n20480
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_9
Route         1   e 0.020                                  n20481
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_11
Route         1   e 0.020                                  n20482
FCI_TO_FCO  ---     0.074            CIN to COUT           XY_Y_POS_5778_add_4_13
Route         1   e 0.020                                  n20483
FCI_TO_F    ---     0.317            CIN to S[2]           XY_Y_POS_5778_add_4_15
Route         1   e 1.020                                  n72_adj_4586
                  --------
                    4.021  (39.9% logic, 60.1% route), 9 logic levels.

Report: 4.200 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets XIADC_CLKIN_N]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \top_reveal_coretop_instance/jtck[0]]
            2441 items scored, 2441 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.031ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i3  (from \top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1S3DX    D              \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9  (to \top_reveal_coretop_instance/jtck[0] +)

   Delay:                  11.946ns  (24.8% logic, 75.2% route), 12 logic levels.

 Constraint Details:

     11.946ns data_path \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i3 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 7.031ns

 Path Details: \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i3 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i3 (from \top_reveal_coretop_instance/jtck[0])
Route         6   e 1.478                                  \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt[3]
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_4_lut_adj_190
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/jtag_int_u/n22612
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_4_lut_adj_189
Route       128   e 1.522                                  \top_reveal_coretop_instance/core0/n15
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_241
Route         5   e 1.341                                  \top_reveal_coretop_instance/core0/n98
LUT4        ---     0.302              A to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_261
Route        10   e 1.480                                  \top_reveal_coretop_instance/core0/tm_u/n13258
LUT4        ---     0.302              D to Z              \top_reveal_coretop_instance/core0/tm_u/i12679_4_lut
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n20_adj_4422
A1_TO_FCO   ---     0.364           A[2] to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_1
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20540
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_3
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20541
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_5
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20542
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_7
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20543
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_9
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20544
FCI_TO_F    ---     0.317            CIN to S[2]           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_11
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n46
                  --------
                   11.946  (24.8% logic, 75.2% route), 12 logic levels.


Error:  The following path violates requirements by 6.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i4  (from \top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1S3DX    D              \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9  (to \top_reveal_coretop_instance/jtck[0] +)

   Delay:                  11.909ns  (24.9% logic, 75.1% route), 12 logic levels.

 Constraint Details:

     11.909ns data_path \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i4 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 6.994ns

 Path Details: \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i4 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i4 (from \top_reveal_coretop_instance/jtck[0])
Route         5   e 1.441                                  \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt[4]
LUT4        ---     0.302              C to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_4_lut_adj_190
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/jtag_int_u/n22612
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_4_lut_adj_189
Route       128   e 1.522                                  \top_reveal_coretop_instance/core0/n15
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_241
Route         5   e 1.341                                  \top_reveal_coretop_instance/core0/n98
LUT4        ---     0.302              A to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_261
Route        10   e 1.480                                  \top_reveal_coretop_instance/core0/tm_u/n13258
LUT4        ---     0.302              D to Z              \top_reveal_coretop_instance/core0/tm_u/i12679_4_lut
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n20_adj_4422
A1_TO_FCO   ---     0.364           A[2] to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_1
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20540
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_3
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20541
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_5
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20542
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_7
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20543
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_9
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20544
FCI_TO_F    ---     0.317            CIN to S[2]           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_11
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n46
                  --------
                   11.909  (24.9% logic, 75.1% route), 12 logic levels.


Error:  The following path violates requirements by 6.994ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i2  (from \top_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1S3DX    D              \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9  (to \top_reveal_coretop_instance/jtck[0] +)

   Delay:                  11.909ns  (24.9% logic, 75.1% route), 12 logic levels.

 Constraint Details:

     11.909ns data_path \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i2 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9 violates
      5.000ns delay constraint less
      0.085ns L_S requirement (totaling 4.915ns) by 6.994ns

 Path Details: \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i2 to \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.478             CK to Q              \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt_i0_i2 (from \top_reveal_coretop_instance/jtck[0])
Route         5   e 1.441                                  \top_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnt[2]
LUT4        ---     0.302              A to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_2_lut_adj_192
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/jtag_int_u/n22604
LUT4        ---     0.302              C to Z              \top_reveal_coretop_instance/core0/jtag_int_u/i1_4_lut_adj_189
Route       128   e 1.522                                  \top_reveal_coretop_instance/core0/n15
LUT4        ---     0.302              B to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_241
Route         5   e 1.341                                  \top_reveal_coretop_instance/core0/n98
LUT4        ---     0.302              A to Z              \top_reveal_coretop_instance/core0/tm_u/i1_3_lut_adj_261
Route        10   e 1.480                                  \top_reveal_coretop_instance/core0/tm_u/n13258
LUT4        ---     0.302              D to Z              \top_reveal_coretop_instance/core0/tm_u/i12679_4_lut
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n20_adj_4422
A1_TO_FCO   ---     0.364           A[2] to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_1
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20540
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_3
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20541
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_5
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20542
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_7
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20543
FCI_TO_FCO  ---     0.074            CIN to COUT           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_9
Route         1   e 0.020                                  \top_reveal_coretop_instance/core0/tm_u/n20544
FCI_TO_F    ---     0.317            CIN to S[2]           \top_reveal_coretop_instance/core0/tm_u/tm_rd_addr_cntr_5807_add_4_11
Route         1   e 1.020                                  \top_reveal_coretop_instance/core0/tm_u/n46
                  --------
                   11.909  (24.9% logic, 75.1% route), 12 logic levels.

Warning: 12.031 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk2]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets clk_pid]                 |     5.000 ns|    34.573 ns|    22 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\XIADC_Filter_Inst/word_clk_N_823]      |     5.000 ns|     6.341 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk3]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets XY_CLK_c]                |     5.000 ns|     4.200 ns|    10  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets XIADC_CLKIN_N]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\top_reveal_coretop_instance/jtck[0]]   |     5.000 ns|    12.031 ns|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk2]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\xpos_pid_inst/ek_inst/co0              |       1|    3844|     56.72%
                                        |        |        |
\xpos_pid_inst/delta_e1_inst/co6        |       1|    3842|     56.69%
                                        |        |        |
\xpos_pid_inst/sum1_inst/co0            |       1|    3819|     56.35%
                                        |        |        |
\xpos_pid_inst/pos_pre_reg[8]           |       2|    3756|     55.42%
                                        |        |        |
\xpos_pid_inst/sum2[12]                 |       1|    3591|     52.99%
                                        |        |        |
\xpos_pid_inst/sum1[14]                 |       1|    3569|     52.66%
                                        |        |        |
\xpos_pid_inst/ek_d1[11]                |       1|    3508|     51.76%
                                        |        |        |
\xpos_pid_inst/pos_adc_reg[0]           |       1|    3494|     51.56%
                                        |        |        |
\xpos_pid_inst/ek_inst/co1              |       1|    3290|     48.55%
                                        |        |        |
\xpos_pid_inst/pos_dac_reg_d1[3]        |       1|    3289|     48.53%
                                        |        |        |
\xpos_pid_inst/sum1[9]                  |       1|    3241|     47.82%
                                        |        |        |
\xpos_pid_inst/ek[9]                    |       4|    3016|     44.50%
                                        |        |        |
\xpos_pid_inst/pos_dac_reg_d1[0]        |       1|    2872|     42.38%
                                        |        |        |
\xpos_pid_inst/delta_e1[15]             |       1|    2830|     41.76%
                                        |        |        |
\xpos_pid_inst/delta_e1_inst/co7        |       1|    2830|     41.76%
                                        |        |        |
\xpos_pid_inst/sum1_inst/co2            |       1|    2727|     40.24%
                                        |        |        |
\xpos_pid_inst/ek_inst/co2              |       1|    2688|     39.66%
                                        |        |        |
\xpos_pid_inst/delta_e1_inst/co3        |       1|    2484|     36.65%
                                        |        |        |
\xpos_pid_inst/sumall_inst/co3          |       1|    2479|     36.58%
                                        |        |        |
\xpos_pid_inst/sum1_inst/co3            |       1|    2165|     31.95%
                                        |        |        |
\xpos_pid_inst/ek[6]                    |       4|    1952|     28.80%
                                        |        |        |
\xpos_pid_inst/sumall_inst/co2          |       1|    1913|     28.23%
                                        |        |        |
\xpos_pid_inst/sum2[15]                 |       1|    1912|     28.21%
                                        |        |        |
xdac_data[15]                           |       2|    1912|     28.21%
                                        |        |        |
\xpos_pid_inst/pos_dac_reg_d1[10]       |       1|    1603|     23.65%
                                        |        |        |
\xpos_pid_inst/ek[3]                    |       4|    1408|     20.78%
                                        |        |        |
\xpos_pid_inst/sumall_inst/co1          |       1|    1347|     19.88%
                                        |        |        |
\top_reveal_coretop_instance/core0/n15  |     128|    1332|     19.65%
                                        |        |        |
\top_reveal_coretop_instance/core0/n98  |       5|    1256|     18.53%
                                        |        |        |
\xpos_pid_inst/ek_inst/co5              |       1|    1080|     15.94%
                                        |        |        |
\top_reveal_coretop_instance/core0/tm_u/|        |        |
n13258                                  |      10|     964|     14.22%
                                        |        |        |
xdac_data[13]                           |       2|     884|     13.04%
                                        |        |        |
xdac_data[14]                           |       2|     884|     13.04%
                                        |        |        |
\xpos_pid_inst/pos_dac_reg_d1[11]       |       1|     845|     12.47%
                                        |        |        |
\top_reveal_coretop_instance/core0/jtag_|        |        |
int_u/n22612                            |       1|     810|     11.95%
                                        |        |        |
\xpos_pid_inst/delta_e1_inst/co0        |       1|     806|     11.89%
                                        |        |        |
\xpos_pid_inst/sum2[1]                  |       1|     781|     11.52%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 6777  Score: 123737793

Constraints cover  1407234 paths, 1452 nets, and 3798 connections (31.8% coverage)


Peak memory: 163962880 bytes, TRCE: 10371072 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
