`timescale 1ps/1ps
import isa_defs::*;

module data_memory (
    input logic clk,
    input logic [XLEN-1:0] address,
    input logic WriteEnable,
    input logic [XLEN-1:0] WriteData
    output logic [XLEN-1:0] ReadData
);

    always)
    
endmodule