INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/audio_2_demo/audio_2_demo.srcs/sources_1/imports/Unit9_demo2_music box/Music.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Music
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/audio_2_demo/audio_2_demo.srcs/sources_1/imports/Unit9_demo2_music box/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/audio_2_demo/audio_2_demo.srcs/sources_1/imports/Unit9_demo2_music box/PlayerCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlayerCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/audio_2_demo/audio_2_demo.srcs/sources_1/imports/Unit9_demo2_music box/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/audio_2_demo/audio_2_demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
