/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [4:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [6:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[133] ^ in_data[179]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[4] ^ celloutsig_0_6z[0]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 12'h000;
    else _00_ <= in_data[187:176];
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= _00_[5:1];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_12z;
  assign celloutsig_0_44z = { celloutsig_0_26z[6:5], celloutsig_0_34z } & celloutsig_0_4z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_5z[8:7], celloutsig_0_11z, celloutsig_0_10z } & celloutsig_0_1z[4:1];
  assign celloutsig_0_16z = { in_data[10:9], celloutsig_0_9z } & in_data[31:25];
  assign celloutsig_0_26z = { celloutsig_0_7z[14:7], celloutsig_0_18z } & { celloutsig_0_16z[1:0], celloutsig_0_22z, _02_, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[100:98], celloutsig_1_1z } / { 1'h1, in_data[161:159] };
  assign celloutsig_0_5z = { in_data[77:71], celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[2:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_7z = in_data[150:147] / { 1'h1, celloutsig_1_6z[2:0] };
  assign celloutsig_1_8z = { _00_[8:1], celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_6z = { in_data[74:66], celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[3:0], celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[24:22], celloutsig_0_2z } / { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_23z = { in_data[94], celloutsig_0_0z, celloutsig_0_10z, _02_ } / { 1'h1, celloutsig_0_13z[3:1], celloutsig_0_19z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_10z } >= { in_data[101:100], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_4z = in_data[164:157] && { in_data[133:131], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z[3:1], celloutsig_1_3z } && _00_[10:4];
  assign celloutsig_0_11z = in_data[19:17] && celloutsig_0_8z[8:6];
  assign celloutsig_1_10z = ! celloutsig_1_6z[3:1];
  assign celloutsig_0_22z = { celloutsig_0_12z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_21z } !== in_data[76:69];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } | in_data[34:28];
  assign celloutsig_1_6z = celloutsig_1_3z | { celloutsig_1_0z[1:0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[85:84], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } | celloutsig_0_5z[10:2];
  assign celloutsig_0_9z = { celloutsig_0_8z[6:4], celloutsig_0_3z, celloutsig_0_0z } | celloutsig_0_7z[10:6];
  assign celloutsig_0_30z = celloutsig_0_15z | { celloutsig_0_13z[5:3], celloutsig_0_22z };
  assign celloutsig_0_0z = | in_data[20:10];
  assign celloutsig_0_18z = | { celloutsig_0_4z[2], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_21z = | celloutsig_0_8z[5:3];
  assign celloutsig_0_45z = celloutsig_0_23z[0] & celloutsig_0_30z[3];
  assign celloutsig_1_1z = in_data[121] & celloutsig_1_0z[3];
  assign celloutsig_0_3z = in_data[28] & in_data[87];
  assign celloutsig_0_34z = celloutsig_0_5z[4] & celloutsig_0_3z;
  assign celloutsig_0_7z = { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } >> { celloutsig_0_5z[9:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[73:69] >> celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[100:97] ~^ in_data[152:149];
  assign celloutsig_1_12z = celloutsig_1_6z[2:0] ~^ { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_12z[2], celloutsig_1_6z } ^ celloutsig_1_8z[5:1];
  assign celloutsig_1_19z = { celloutsig_1_0z[3:1], _01_, celloutsig_1_1z } ^ { celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_1z = in_data[78:74] ^ { in_data[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = in_data[88:84] ^ in_data[94:90];
  assign celloutsig_0_19z = celloutsig_0_8z[5:2] ^ celloutsig_0_12z[4:1];
  assign { out_data[128], out_data[104:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
