TimeQuest Timing Analyzer report for test_bcom_DE2_115
Fri Apr 11 19:22:21 2025
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; test_bcom_DE2_115                                                ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C8                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-14        ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; SDC File List                                                     ;
+-------------------------------+--------+--------------------------+
; SDC File Path                 ; Status ; Read at                  ;
+-------------------------------+--------+--------------------------+
; sdc/top_test_bcom_DE2_115.sdc ; OK     ; Fri Apr 11 19:22:15 2025 ;
+-------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 216.54 MHz ; 216.54 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; 15.382 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.445 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.715 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]               ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.382 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.576      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][1]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.685 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 4.280      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0]               ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.691 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][5]               ; clk          ; clk         ; 20.000       ; -0.054     ; 4.276      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 4.251      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][7]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][7]               ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.701 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][6]               ; clk          ; clk         ; 20.000       ; -0.063     ; 4.257      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]               ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.729 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]                ; clk          ; clk         ; 20.000       ; -0.063     ; 4.229      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.775 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][0]                ; clk          ; clk         ; 20.000       ; -0.049     ; 4.197      ;
; 15.890 ; bcom:INST1|bcom_rs232:C1|b0_rxdw_r[2]                                          ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.IDLE ; clk          ; clk         ; 20.000       ; -0.088     ; 4.043      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][3]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][3]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][3]               ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][4]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.026 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]                ; clk          ; clk         ; 20.000       ; -0.065     ; 3.930      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][1]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][5]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.032 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                ; clk          ; clk         ; 20.000       ; -0.056     ; 3.933      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.034 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]                ; clk          ; clk         ; 20.000       ; -0.071     ; 3.916      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0]               ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][5]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.038 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][5]               ; clk          ; clk         ; 20.000       ; -0.054     ; 3.929      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
; 16.048 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                ; clk          ; clk         ; 20.000       ; -0.069     ; 3.904      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; clk          ; clk         ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.087      ; 0.746      ;
; 0.457 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 0.758      ;
; 0.458 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.758      ;
; 0.458 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.088      ; 0.758      ;
; 0.459 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.087      ; 0.758      ;
; 0.492 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.793      ;
; 0.493 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.793      ;
; 0.493 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.087      ; 0.792      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[10][1]                 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]                     ; clk          ; clk         ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.794      ;
; 0.495 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[0][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.796      ;
; 0.496 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][4]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.796      ;
; 0.497 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.797      ;
; 0.499 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.799      ;
; 0.499 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.800      ;
; 0.500 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.801      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.801      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.801      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.801      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.089      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][5]                  ; clk          ; clk         ; 0.000        ; 0.089      ; 0.803      ;
; 0.503 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; bcom:INST1|bcom_rs232:C1|b0_rxsyn_r[0]                                            ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.088      ; 0.803      ;
; 0.504 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][5]                  ; clk          ; clk         ; 0.000        ; 0.089      ; 0.805      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.818      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][6]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][3]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][0]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][4]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][5]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][2]                      ; clk          ; clk         ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.088      ; 0.820      ;
; 0.521 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.821      ;
; 0.521 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][1]                      ; clk          ; clk         ; 0.000        ; 0.088      ; 0.821      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 227.69 MHz ; 227.69 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 15.608 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.395 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.729 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]               ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.608 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.362      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][1]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.910 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 4.066      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0]               ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.919 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][5]               ; clk          ; clk         ; 20.000       ; -0.044     ; 4.059      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 4.035      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]                ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][7]                ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][7]               ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]                ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]                ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.928 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][6]               ; clk          ; clk         ; 20.000       ; -0.051     ; 4.043      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]               ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 15.934 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]                ; clk          ; clk         ; 20.000       ; -0.052     ; 4.036      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.005 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][0]                ; clk          ; clk         ; 20.000       ; -0.039     ; 3.978      ;
; 16.163 ; bcom:INST1|bcom_rs232:C1|b0_rxdw_r[2]                                          ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.IDLE ; clk          ; clk         ; 20.000       ; -0.079     ; 3.780      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][1]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][5]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.236 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                ; clk          ; clk         ; 20.000       ; -0.046     ; 3.740      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][3]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][3]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][3]               ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][4]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.239 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]                ; clk          ; clk         ; 20.000       ; -0.054     ; 3.729      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.243 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]                ; clk          ; clk         ; 20.000       ; -0.060     ; 3.719      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0]               ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][5]                ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.245 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][5]               ; clk          ; clk         ; 20.000       ; -0.044     ; 3.733      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
; 16.254 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                ; clk          ; clk         ; 20.000       ; -0.059     ; 3.709      ;
+--------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.684      ;
; 0.410 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.684      ;
; 0.410 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.684      ;
; 0.411 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.078      ; 0.684      ;
; 0.458 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.732      ;
; 0.462 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.737      ;
; 0.463 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.737      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[10][1]                 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[0][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.738      ;
; 0.465 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.739      ;
; 0.465 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.739      ;
; 0.465 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.739      ;
; 0.466 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.740      ;
; 0.466 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.740      ;
; 0.466 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.740      ;
; 0.466 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.740      ;
; 0.468 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.743      ;
; 0.468 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.742      ;
; 0.469 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.744      ;
; 0.470 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.744      ;
; 0.470 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][5]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.745      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.745      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.744      ;
; 0.471 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.745      ;
; 0.472 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][5]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.747      ;
; 0.472 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; bcom:INST1|bcom_rs232:C1|b0_rxsyn_r[0]                                            ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.473 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.747      ;
; 0.473 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.747      ;
; 0.473 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.746      ;
; 0.473 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.747      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.758      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][7]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.758      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][6]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][3]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.760      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.760      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][0]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.761      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][5]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.761      ;
; 0.486 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.760      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.760      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.760      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.760      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.078      ; 0.760      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.761      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][3]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.761      ;
; 0.487 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][4]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][4]                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.761      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 17.937 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.184 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.388 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1] ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 17.937 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 2.058      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][7]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][7] ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.064 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][6] ; clk          ; clk         ; 20.000       ; -0.011     ; 1.932      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.066 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.923      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0] ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.072 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][5] ; clk          ; clk         ; 20.000       ; -0.003     ; 1.932      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][1]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][5]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][5]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][5]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][5]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][2]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.073 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]  ; clk          ; clk         ; 20.000       ; -0.005     ; 1.929      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][1]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][1]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1] ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.115 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][3]  ; clk          ; clk         ; 20.000       ; -0.012     ; 1.880      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.129 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][0]  ; clk          ; clk         ; 20.000       ; 0.001      ; 1.879      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][3]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][3]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][3] ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][4]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]  ; clk          ; clk         ; 20.000       ; -0.014     ; 1.788      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.227 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]  ; clk          ; clk         ; 20.000       ; -0.020     ; 1.760      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][7]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][7] ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]  ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.242 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][6] ; clk          ; clk         ; 20.000       ; -0.011     ; 1.754      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.244 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]  ; clk          ; clk         ; 20.000       ; -0.018     ; 1.745      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][2]  ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.START_RD  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][2] ; clk          ; clk         ; 20.000       ; -0.001     ; 1.756      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][0]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.754      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][0]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.754      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][0] ; clk          ; clk         ; 20.000       ; -0.003     ; 1.754      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.754      ;
; 18.250 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.SEND_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]  ; clk          ; clk         ; 20.000       ; -0.003     ; 1.754      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b1_txcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[2]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_WR    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|state.WAITING_DATA ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_main:C1|state.WAIT_RD    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.WAIT_BUSY    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|state.IDLE         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.190 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][2]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[10][1]                 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[10][1]                     ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][3]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[0][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[0][4]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][6]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b0_cntw_r[0]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][7]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][3]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[6][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[6][4]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[5][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[7][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3|data_counter[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[8][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][4]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][4]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][0]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][5]                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][2]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[2][1]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[9][6]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][2]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][2]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; bcom:INST1|bcom_rs232:C1|b0_rxsyn_r[0]                                            ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; clk          ; clk         ; 0.000        ; 0.039      ; 0.319      ;
; 0.197 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.320      ;
; 0.197 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][3]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][3]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.320      ;
; 0.197 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[4][7]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[4][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[3][5]                  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.320      ;
; 0.200 ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[1]    ; bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2|data_counter[2]    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][6]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][0]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.324      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|config_shift_reg[1][5]                  ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|tx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; bcom:INST1|bcom_rs232:C1|b0_rxbit_r                                               ; bcom:INST1|bcom_rs232:C1|b0_rxcrun_r                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][3]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][3]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][3]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][3]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[10][3]                     ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][3]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][4]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][7]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][7]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][6]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][6]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][5]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][5]                      ; clk          ; clk         ; 0.000        ; 0.039      ; 0.326      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][2]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][2]                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][0]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][0]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[0][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[9][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[8][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[3][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][4]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][4]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[7][4]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[6][4]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[0]                                             ; bcom:INST1|bcom_rs232:C1|b1_cntw_r[1]                                             ; clk          ; clk         ; 0.000        ; 0.039      ; 0.327      ;
; 0.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[2][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[1][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.327      ;
; 0.205 ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[5][1]                      ; bcom:INST1|bcom_conf:C2|bcom_conf_regs:C2|rx_shift_reg[4][1]                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.327      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 15.382 ; 0.184 ; N/A      ; N/A     ; 9.388               ;
;  clk             ; 15.382 ; 0.184 ; N/A      ; N/A     ; 9.388               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1271     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1271     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 106   ; 106  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 144   ; 144  ;
+---------------------------------+-------+------+


+---------------------------------------+
; Clock Status Summary                  ;
+----------+-------+------+-------------+
; Target   ; Clock ; Type ; Status      ;
+----------+-------+------+-------------+
; CLOCK_50 ; clk   ; Base ; Constrained ;
+----------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri Apr 11 19:22:14 2025
Info: Command: quartus_sta test_bcom_DE2_115 -c test_bcom_DE2_115
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc/top_test_bcom_DE2_115.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.382               0.000 clk 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.715               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 15.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.608               0.000 clk 
Info (332146): Worst-case hold slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.729               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 17.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.937               0.000 clk 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.388               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4982 megabytes
    Info: Processing ended: Fri Apr 11 19:22:21 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


