TimeQuest Timing Analyzer report for Uni_Projektas
Tue Sep 26 09:14:41 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 18. Slow Model Minimum Pulse Width: 'CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_CLK'
 20. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 21. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLK'
 36. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 37. Fast Model Hold: 'CLK'
 38. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 39. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 40. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 41. Fast Model Minimum Pulse Width: 'CLK'
 42. Fast Model Minimum Pulse Width: 'ADC_CLK'
 43. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 44. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Tue Sep 26 09:14:40 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name              ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ADC_CLK                 ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                       ;
; ADC_DCLKA               ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                     ;
; CLK                     ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                           ;
; CORR_BUFFER_UPDATE_CLK0 ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk } ;
; PLL_CLK0                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }            ;
; PLL_CLK1                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }         ;
; PLL_CLK2                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }         ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                  ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; 141.48 MHz ; 141.48 MHz      ; CLK                     ;                                                       ;
; 165.78 MHz ; 163.03 MHz      ; CORR_BUFFER_UPDATE_CLK0 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 0.097  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 13.929 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.739 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.091  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 6.933  ; 0.000         ;
; ADC_CLK                 ; 16.000 ; 0.000         ;
; ADC_DCLKA               ; 17.223 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 46.933 ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                               ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.097 ; Corr_Main_1|corr_buffer_update|regout                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]   ; PLL_CLK2                ; CLK         ; 3.335        ; 5.070      ; 8.348      ;
; 1.513 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 22.013     ;
; 1.721 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.805     ;
; 1.825 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.701     ;
; 1.870 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.656     ;
; 2.114 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.412     ;
; 2.273 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.253     ;
; 2.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.217     ;
; 2.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.217     ;
; 2.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.162     ;
; 2.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.159     ;
; 2.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 21.096     ;
; 2.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.107     ;
; 2.435 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 21.080     ;
; 2.487 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.039     ;
; 2.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 21.005     ;
; 2.512 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 21.003     ;
; 2.514 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 21.012     ;
; 2.514 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 21.001     ;
; 2.522 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 20.993     ;
; 2.558 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.968     ;
; 2.649 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.877     ;
; 2.653 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 20.862     ;
; 2.669 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 20.846     ;
; 2.682 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.475      ; 20.833     ;
; 2.825 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.701     ;
; 2.863 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.663     ;
; 2.869 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.657     ;
; 2.880 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.646     ;
; 2.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.624     ;
; 2.937 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.603     ;
; 2.955 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.571     ;
; 2.965 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.575     ;
; 2.986 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.540     ;
; 2.988 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.552     ;
; 2.992 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.638     ;
; 3.009 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.531     ;
; 3.018 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.508     ;
; 3.020 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.506     ;
; 3.027 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.499     ;
; 3.047 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.493     ;
; 3.061 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.465     ;
; 3.073 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.467     ;
; 3.095 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.445     ;
; 3.123 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.488     ;
; 3.128 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 20.497     ;
; 3.144 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.486     ;
; 3.147 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.393     ;
; 3.151 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.457     ;
; 3.151 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.375     ;
; 3.166 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.464     ;
; 3.183 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.357     ;
; 3.199 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.431     ;
; 3.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.320     ;
; 3.237 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.289     ;
; 3.247 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.364     ;
; 3.265 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.365     ;
; 3.267 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.363     ;
; 3.272 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.336     ;
; 3.278 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.330     ;
; 3.283 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.328     ;
; 3.293 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.233     ;
; 3.294 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.575      ; 20.321     ;
; 3.301 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.310     ;
; 3.316 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.210     ;
; 3.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.286     ;
; 3.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.280     ;
; 3.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.279     ;
; 3.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.197     ;
; 3.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.194     ;
; 3.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.238     ;
; 3.374 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.256     ;
; 3.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.144     ;
; 3.396 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.234     ;
; 3.405 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.206     ;
; 3.428 ; Corr_Main_1|corr_buffer_update|regout                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]   ; PLL_CLK2                ; CLK         ; 6.666        ; 5.070      ; 8.348      ;
; 3.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.590      ; 20.199     ;
; 3.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.178     ;
; 3.446 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.094     ;
; 3.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.072     ;
; 3.458 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.082     ;
; 3.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.486      ; 20.062     ;
; 3.475 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 20.133     ;
; 3.479 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.061     ;
; 3.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 20.030     ;
; 3.520 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.588      ; 20.108     ;
; 3.525 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 20.100     ;
; 3.551 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 20.074     ;
; 3.561 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.050     ;
; 3.566 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.571      ; 20.045     ;
; 3.581 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 20.044     ;
; 3.620 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.575      ; 19.995     ;
; 3.621 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 19.919     ;
; 3.624 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 19.916     ;
; 3.630 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 19.995     ;
; 3.631 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 19.994     ;
; 3.642 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.500      ; 19.898     ;
; 3.646 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 19.962     ;
; 3.647 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.568      ; 19.961     ;
; 3.650 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.585      ; 19.975     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 13.929 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.518      ;
; 13.955 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.492      ;
; 13.960 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.487      ;
; 13.960 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.487      ;
; 13.964 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.483      ;
; 13.969 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.594     ; 2.477      ;
; 13.970 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.593     ; 2.477      ;
; 14.323 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 2.127      ;
; 93.968 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.112      ; 6.098      ;
; 94.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.112      ; 5.881      ;
; 94.547 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.408      ;
; 94.794 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.161      ;
; 94.866 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.112      ; 5.200      ;
; 94.871 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.084      ;
; 94.941 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 5.014      ;
; 95.005 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.950      ;
; 95.049 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.102      ; 5.007      ;
; 95.211 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.112      ; 4.855      ;
; 95.251 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.704      ;
; 95.267 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.688      ;
; 95.271 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.112      ; 4.795      ;
; 95.394 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.561      ;
; 95.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.128      ; 4.665      ;
; 95.634 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.321      ;
; 95.681 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[34]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 4.360      ;
; 95.690 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.082     ; 4.268      ;
; 95.784 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.102      ; 4.272      ;
; 95.849 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.090     ; 4.101      ;
; 95.948 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.090     ; 4.002      ;
; 95.958 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.082     ; 4.000      ;
; 95.959 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.082     ; 3.999      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.idle                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.idle                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.running                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.running                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.start                                                                                                                        ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.start                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.data                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.data                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.stop                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.stop                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.idle                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.idle                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|curr_state.waiting                                                                                                                                        ; UART_Controller:UART_Controller_1|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|address_counter[0]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|address_counter[1]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                        ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.745 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.751 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.067      ;
; 0.764 ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.done                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.767 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.770 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.772 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.772 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.773 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.774 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.774 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.776 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.082      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.739 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.748 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.207      ;
; 0.905 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.211      ;
; 0.956 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.324      ;
; 0.961 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.329      ;
; 0.963 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.331      ;
; 0.968 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.336      ;
; 0.970 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.338      ;
; 0.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.351      ;
; 0.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.288      ;
; 0.992 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.401      ;
; 1.035 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.401      ;
; 1.062 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.367      ;
; 1.173 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.479      ;
; 1.184 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.490      ;
; 1.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.491      ;
; 1.197 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.503      ;
; 1.205 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.511      ;
; 1.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.548      ;
; 1.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.548      ;
; 1.245 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.551      ;
; 1.350 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.719      ;
; 1.356 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.725      ;
; 1.359 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.727      ;
; 1.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 1.775      ;
; 1.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.728      ;
; 1.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg4   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.728      ;
; 1.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.738      ;
; 1.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.739      ;
; 1.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg5   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.737      ;
; 1.373 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.741      ;
; 1.378 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg6   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.743      ;
; 1.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.749      ;
; 1.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.747      ;
; 1.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.747      ;
; 1.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.690      ;
; 1.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 1.801      ;
; 1.395 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 1.807      ;
; 1.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.771      ;
; 1.406 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.775      ;
; 1.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.712      ;
; 1.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 1.823      ;
; 1.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.128      ; 1.811      ;
; 1.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.737      ;
; 1.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.801      ;
; 1.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.807      ;
; 1.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.823      ;
; 1.459 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.085      ; 1.811      ;
; 1.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.773      ;
; 1.469 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.774      ;
; 1.473 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.778      ;
; 1.487 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.792      ;
; 1.488 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.705      ;
; 1.516 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.821      ;
; 1.521 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.826      ;
; 1.522 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.828      ;
; 1.525 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.830      ;
; 1.534 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.839      ;
; 1.637 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.089     ; 1.854      ;
; 1.652 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.958      ;
; 1.663 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.970      ;
; 1.676 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 1.897      ;
; 1.686 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.992      ;
; 1.721 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.027      ;
; 1.722 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.028      ;
; 1.735 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 2.147      ;
; 1.738 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.044      ;
; 1.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.128      ; 2.136      ;
; 1.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.102      ;
; 1.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.107      ;
; 1.755 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.112      ;
; 1.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.113      ;
; 1.757 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.114      ;
; 1.759 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.116      ;
; 1.765 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.090      ; 2.122      ;
; 1.771 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.128      ; 2.166      ;
; 1.772 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.112      ; 2.151      ;
; 1.772 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.078      ;
; 1.775 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.128      ; 2.170      ;
; 1.778 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 2.147      ;
; 1.782 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.112      ; 2.161      ;
; 1.800 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.128      ; 2.195      ;
; 1.807 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.113      ;
; 1.808 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.114      ;
; 1.817 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 2.119      ;
; 1.823 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.112      ; 2.202      ;
; 1.835 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.141      ;
; 1.848 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 2.069      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.358 ; 7.358 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.294 ; 7.294 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.358 ; 7.358 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.843 ; 6.843 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.724 ; 6.724 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.569 ; 4.569 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.872 ; 6.872 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.841 ; 6.841 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.189 ; 7.189 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.356 ; 7.356 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.676 ; 7.676 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.886 ; 7.886 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.074 ; 8.074 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.475 ; 8.475 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.436 ; 7.436 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.008 ; 8.008 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.440 ; 7.440 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.458 ; -6.458 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.036 ; -7.036 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.028 ; -7.028 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.092 ; -7.092 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.992 ; -6.992 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.577 ; -6.577 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.671 ; -6.671 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.541 ; -6.541 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.458 ; -6.458 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.819 ; -3.819 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.570 ; -6.570 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -6.606 ; -6.606 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -6.570 ; -6.570 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.575 ; -6.575 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -6.923 ; -6.923 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -7.090 ; -7.090 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.410 ; -7.410 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.620 ; -7.620 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.808 ; -7.808 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -8.212 ; -8.212 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -8.209 ; -8.209 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -7.821 ; -7.821 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.170 ; -7.170 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -7.742 ; -7.742 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -7.174 ; -7.174 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.836 ; 4.836 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.881 ; 4.881 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.572 ; 5.572 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.188 ; 6.188 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.979 ; 4.979 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.970 ; 4.970 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.979 ; 4.979 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.627 ; 4.627 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.976 ; 4.976 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 6.571 ; 6.571 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 4.629 ; 4.629 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 4.622 ; 4.622 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.638 ; 4.638 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 4.967 ; 4.967 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.972 ; 4.972 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.383 ; 5.383 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.070 ; 6.070 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 5.727 ; 5.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.571 ; 6.571 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 5.271 ; 5.271 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.483 ; 6.483 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 5.265 ; 5.265 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 5.274 ; 5.274 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.259 ; 5.259 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 4.617 ; 4.617 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.848 ; 4.848 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.090 ; 6.090 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 6.045 ; 6.045 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 9.228 ; 9.228 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.836 ; 4.836 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.881 ; 4.881 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.572 ; 5.572 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.188 ; 6.188 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.627 ; 4.627 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.970 ; 4.970 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.979 ; 4.979 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.627 ; 4.627 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.976 ; 4.976 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 4.629 ; 4.629 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 4.622 ; 4.622 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.638 ; 4.638 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 4.967 ; 4.967 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.972 ; 4.972 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.383 ; 5.383 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.070 ; 6.070 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 5.727 ; 5.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.571 ; 6.571 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 5.271 ; 5.271 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.483 ; 6.483 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 5.265 ; 5.265 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 5.274 ; 5.274 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.259 ; 5.259 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 4.617 ; 4.617 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.848 ; 4.848 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.090 ; 6.090 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 6.045 ; 6.045 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.790 ; 6.790 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.431 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.531 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.554 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.531 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.120 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.531 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.554 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.531 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.431     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.531     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.554     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.531     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.120     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.531     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.554     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.531     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 5.434  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 15.096 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; -2.219 ; -2.219        ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.239  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.333  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 7.873  ; 0.000         ;
; ADC_CLK                 ; 17.223 ; 0.000         ;
; ADC_DCLKA               ; 17.778 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 47.873 ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                              ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 5.434  ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]                                  ; PLL_CLK2                ; CLK         ; 3.335        ; 4.849      ; 2.782      ;
; 7.945  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]            ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.952      ;
; 7.945  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]            ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.952      ;
; 7.945  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]            ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.952      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.043  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.854      ;
; 8.161  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.736      ;
; 8.161  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.736      ;
; 8.162  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.735      ;
; 8.182  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                 ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.715      ;
; 8.183  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.714      ;
; 8.184  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]            ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.713      ;
; 8.765  ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]                                  ; PLL_CLK2                ; CLK         ; 6.666        ; 4.849      ; 2.782      ;
; 17.039 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 7.016      ;
; 17.133 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.922      ;
; 17.145 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.910      ;
; 17.170 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.885      ;
; 17.236 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.819      ;
; 17.273 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.772      ;
; 17.286 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.769      ;
; 17.314 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.741      ;
; 17.315 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.740      ;
; 17.322 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.733      ;
; 17.323 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.732      ;
; 17.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.720      ;
; 17.328 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.637      ;
; 17.328 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.637      ;
; 17.328 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.637      ;
; 17.328 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.637      ;
; 17.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.707      ;
; 17.346 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.699      ;
; 17.356 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.699      ;
; 17.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.695      ;
; 17.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.685      ;
; 17.371 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.684      ;
; 17.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.673      ;
; 17.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.659      ;
; 17.397 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.658      ;
; 17.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.644      ;
; 17.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.653      ;
; 17.404 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.037      ; 6.665      ;
; 17.407 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.558      ;
; 17.407 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.558      ;
; 17.407 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.558      ;
; 17.407 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.558      ;
; 17.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.648      ;
; 17.409 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.065      ; 6.688      ;
; 17.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.644      ;
; 17.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.037      ; 6.655      ;
; 17.418 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.547      ;
; 17.418 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.547      ;
; 17.418 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.547      ;
; 17.418 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.547      ;
; 17.422 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.543      ;
; 17.422 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.543      ;
; 17.422 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.543      ;
; 17.422 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.543      ;
; 17.423 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.542      ;
; 17.423 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.542      ;
; 17.423 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.542      ;
; 17.423 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.542      ;
; 17.425 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.540      ;
; 17.425 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.540      ;
; 17.425 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.540      ;
; 17.425 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.540      ;
; 17.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.065      ; 6.671      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.429 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]     ; CLK                     ; CLK         ; 20.000       ; -0.067     ; 2.536      ;
; 17.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.624      ;
; 17.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.613      ;
; 17.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.065      ; 6.665      ;
; 17.434 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.621      ;
; 17.435 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.620      ;
; 17.435 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.037      ; 6.634      ;
; 17.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.676      ;
; 17.444 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.085      ; 6.673      ;
; 17.444 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.013      ; 6.601      ;
; 17.446 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.609      ;
; 17.447 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.023      ; 6.608      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.062      ; 6.640      ;
; 17.458 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[34]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.629      ;
; 17.460 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.065      ; 6.637      ;
; 17.461 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.065      ; 6.636      ;
; 17.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.062      ; 6.630      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 15.096 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.843      ;
; 15.107 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.832      ;
; 15.111 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.828      ;
; 15.113 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.826      ;
; 15.114 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.825      ;
; 15.115 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.093     ; 0.824      ;
; 15.115 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.094     ; 0.823      ;
; 15.220 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.092     ; 0.720      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg16 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg17 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg20  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg21  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg23  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg24  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg25  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg26  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg27  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 98.006 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.077      ; 2.070      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.219 ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; PLL_CLK2     ; CLK         ; 0.000        ; 4.849      ; 2.782      ;
; 0.215  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.idle                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.idle                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.running                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.running                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.start                                                                                                                        ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.start                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.data                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.data                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.stop                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.stop                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.idle                                                                                                                         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|curr_state.idle                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|curr_state.waiting                                                                                                                                        ; UART_Controller:UART_Controller_1|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|address_counter[0]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|address_counter[1]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                        ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Corr_Main:Corr_Main_1|address_counter[2]                                                                                                                                                    ; Corr_Main:Corr_Main_1|address_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; SPI_Controller:adc_spi_controller|curr_state.waiting                                                                                                                                        ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state.done                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                       ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                         ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.255 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.454      ;
; 0.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.457      ;
; 0.260 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.459      ;
; 0.260 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.459      ;
; 0.261 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.460      ;
; 0.270 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.469      ;
; 0.296 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.496      ;
; 0.300 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.058      ; 0.496      ;
; 0.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.475      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.482      ;
; 0.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.583      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.584      ;
; 0.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.588      ;
; 0.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg4   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.584      ;
; 0.390 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.589      ;
; 0.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.586      ;
; 0.393 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.592      ;
; 0.393 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.592      ;
; 0.396 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg5   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.591      ;
; 0.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.598      ;
; 0.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg6   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.594      ;
; 0.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.597      ;
; 0.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.597      ;
; 0.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.610      ;
; 0.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.559      ;
; 0.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.610      ;
; 0.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.610      ;
; 0.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.624      ;
; 0.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.627      ;
; 0.425 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.624      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.627      ;
; 0.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.633      ;
; 0.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.582      ;
; 0.434 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.633      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.048      ; 0.625      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.590      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.591      ;
; 0.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.593      ;
; 0.443 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.044      ; 0.625      ;
; 0.444 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.595      ;
; 0.449 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.600      ;
; 0.449 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.600      ;
; 0.453 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.604      ;
; 0.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.605      ;
; 0.455 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.607      ;
; 0.457 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.608      ;
; 0.487 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.046     ; 0.593      ;
; 0.500 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.086      ; 0.725      ;
; 0.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.511 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.705      ;
; 0.511 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.077      ; 0.726      ;
; 0.514 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.708      ;
; 0.515 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.086      ; 0.739      ;
; 0.517 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.711      ;
; 0.518 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.086      ; 0.742      ;
; 0.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.713      ;
; 0.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[1]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.713      ;
; 0.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.714      ;
; 0.520 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.077      ; 0.735      ;
; 0.520 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.672      ;
; 0.523 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.726      ;
; 0.523 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.717      ;
; 0.527 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.726      ;
; 0.532 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.086      ; 0.756      ;
; 0.535 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.077      ; 0.751      ;
; 0.536 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.688      ;
; 0.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.002     ; 0.691      ;
; 0.547 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.002     ; 0.697      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.707      ;
; 0.569 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.720      ;
; 0.571 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.056      ; 0.767      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram1|ram_block2a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.753 ; 3.753 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.679 ; 3.679 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.753 ; 3.753 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.691 ; 3.691 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.614 ; 3.614 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.514 ; 3.514 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.480 ; 3.480 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.055 ; 2.055 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.123 ; 4.123 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.523 ; 3.523 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.505 ; 3.505 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.508 ; 3.508 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.605 ; 3.605 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.698 ; 3.698 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.815 ; 3.815 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.877 ; 3.877 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.988 ; 3.988 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.120 ; 4.120 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 4.123 ; 4.123 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 4.054 ; 4.054 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.761 ; 3.761 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.758 ; 3.758 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.559 ; -3.559 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.633 ; -3.633 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.571 ; -3.571 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.435 ; -3.435 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.494 ; -3.494 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.696 ; -1.696 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.385 ; -3.385 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.403 ; -3.403 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.385 ; -3.385 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.388 ; -3.388 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.485 ; -3.485 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.578 ; -3.578 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.695 ; -3.695 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.757 ; -3.757 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.868 ; -3.868 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -4.000 ; -4.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.003 ; -4.003 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.934 ; -3.934 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.641 ; -3.641 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.638 ; -3.638 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.875 ; 1.875 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.904 ; 1.904 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.108 ; 2.108 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.403 ; 2.403 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.013 ; 2.013 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.013 ; 2.013 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.912 ; 1.912 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.489 ; 2.489 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 1.910 ; 1.910 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 1.907 ; 1.907 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.915 ; 1.915 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.001 ; 2.001 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 1.888 ; 1.888 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 1.999 ; 1.999 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.141 ; 2.141 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.345 ; 2.345 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.489 ; 2.489 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 2.041 ; 2.041 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 1.901 ; 1.901 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.897 ; 1.897 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.356 ; 2.356 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 2.390 ; 2.390 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.277 ; 3.277 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.875 ; 1.875 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.904 ; 1.904 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.108 ; 2.108 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.403 ; 2.403 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.912 ; 1.912 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.013 ; 2.013 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.912 ; 1.912 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.888 ; 1.888 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 1.910 ; 1.910 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 1.907 ; 1.907 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.915 ; 1.915 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.001 ; 2.001 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 1.888 ; 1.888 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 1.999 ; 1.999 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.141 ; 2.141 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.345 ; 2.345 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.489 ; 2.489 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 2.041 ; 2.041 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 1.901 ; 1.901 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.897 ; 1.897 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.356 ; 2.356 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 2.390 ; 2.390 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.585 ; 2.585 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.668 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.854 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.878 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.877 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.854 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.580 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.854 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.878 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.877 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.854 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.668     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.854     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.878     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.877     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.854     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.580     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.854     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.878     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.877     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.854     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+--------------------------+--------+--------+----------+---------+---------------------+
; Clock                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack         ; 0.097  ; -2.219 ; N/A      ; N/A     ; 2.091               ;
;  ADC_CLK                 ; N/A    ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA               ; N/A    ; N/A    ; N/A      ; N/A     ; 17.223              ;
;  CLK                     ; 0.097  ; -2.219 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 13.929 ; 0.239  ; N/A      ; N/A     ; 46.933              ;
;  PLL_CLK0                ; N/A    ; N/A    ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2                ; N/A    ; N/A    ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS          ; 0.0    ; -2.219 ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                 ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA               ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLK                     ; 0.000  ; -2.219 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0                ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2                ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+--------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.358 ; 7.358 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.294 ; 7.294 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.358 ; 7.358 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.258 ; 7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.843 ; 6.843 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.724 ; 6.724 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.569 ; 4.569 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.872 ; 6.872 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.841 ; 6.841 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.189 ; 7.189 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.356 ; 7.356 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.676 ; 7.676 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.886 ; 7.886 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.074 ; 8.074 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.478 ; 8.478 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.475 ; 8.475 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.436 ; 7.436 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.008 ; 8.008 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.440 ; 7.440 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.559 ; -3.559 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.633 ; -3.633 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.571 ; -3.571 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.435 ; -3.435 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.494 ; -3.494 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.696 ; -1.696 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.385 ; -3.385 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.403 ; -3.403 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.385 ; -3.385 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.388 ; -3.388 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.485 ; -3.485 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.578 ; -3.578 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.695 ; -3.695 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.757 ; -3.757 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.868 ; -3.868 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -4.000 ; -4.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.003 ; -4.003 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.934 ; -3.934 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.641 ; -3.641 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.638 ; -3.638 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.836 ; 4.836 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.881 ; 4.881 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.572 ; 5.572 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 6.188 ; 6.188 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.979 ; 4.979 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.970 ; 4.970 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.979 ; 4.979 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.627 ; 4.627 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.976 ; 4.976 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 6.571 ; 6.571 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 4.629 ; 4.629 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 4.622 ; 4.622 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.638 ; 4.638 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 4.967 ; 4.967 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 4.972 ; 4.972 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.383 ; 5.383 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.070 ; 6.070 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 5.727 ; 5.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.571 ; 6.571 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 5.271 ; 5.271 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.483 ; 6.483 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 5.265 ; 5.265 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 5.274 ; 5.274 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 5.259 ; 5.259 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 4.617 ; 4.617 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.848 ; 4.848 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.010 ; 5.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.090 ; 6.090 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 6.045 ; 6.045 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 9.228 ; 9.228 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.875 ; 1.875 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.904 ; 1.904 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.108 ; 2.108 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.403 ; 2.403 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.912 ; 1.912 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.013 ; 2.013 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.912 ; 1.912 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.888 ; 1.888 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 1.910 ; 1.910 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 1.907 ; 1.907 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.915 ; 1.915 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.001 ; 2.001 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 1.888 ; 1.888 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 1.999 ; 1.999 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.141 ; 2.141 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.345 ; 2.345 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.489 ; 2.489 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 2.041 ; 2.041 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.478 ; 2.478 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 1.901 ; 1.901 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.897 ; 1.897 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.010 ; 2.010 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.356 ; 2.356 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 2.390 ; 2.390 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.585 ; 2.585 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 17       ; 17       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 3881     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 159217   ; 0        ; 0        ; 0        ;
; PLL_CLK2                ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 17       ; 17       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 3881     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 159217   ; 0        ; 0        ; 0        ;
; PLL_CLK2                ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 26 09:14:38 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager|MRAM_WRITE_DATA|sclr could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|sclr}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager|MRAM_WRITE_DATA|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager|MRAM_WRITE_DATA|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager|MRAM_WRITE_DATA|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|regout}]
Warning (332060): Node: UART_Controller:UART_Controller_1|curr_state.waiting was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.097         0.000 CLK 
    Info (332119):    13.929         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.739         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
    Info (332119):    46.933         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: UART_Controller:UART_Controller_1|curr_state.waiting was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 5.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.434         0.000 CLK 
    Info (332119):    15.096         0.000 CORR_BUFFER_UPDATE_CLK0 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.219
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.219        -2.219 CLK 
    Info (332119):     0.239         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
    Info (332119):    47.873         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Tue Sep 26 09:14:41 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


