

================================================================
== Vivado HLS Report for 'initialize_memory'
================================================================
* Date:           Mon Nov 25 01:45:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.066 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8081|     8081| 80.810 us | 80.810 us |  8081|  8081|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     8080|     8080|       202|          -|          -|    40|    no    |
        | + Loop 1.1      |      200|      200|         5|          -|          -|    40|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    132|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|      53|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      53|    186|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_6_fu_139_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_7_fu_178_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln203_fu_117_p2    |     +    |      0|  0|  12|          12|          12|
    |c_fu_129_p2            |     +    |      0|  0|  15|           6|           1|
    |chan_fu_168_p2         |     +    |      0|  0|  10|           2|           1|
    |r_fu_87_p2             |     +    |      0|  0|  15|           6|           1|
    |sub_ln203_fu_156_p2    |     -    |      0|  0|  19|          14|          14|
    |icmp_ln21_1_fu_123_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln21_2_fu_162_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_81_p2     |   icmp   |      0|  0|  11|           6|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 132|          80|          69|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  27|          5|    1|          5|
    |c_0_reg_59     |   9|          2|    6|         12|
    |chan_0_reg_70  |   9|          2|    2|          4|
    |r_0_reg_48     |   9|          2|    6|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          |  54|         11|   15|         33|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln203_reg_196  |   9|   0|   12|          3|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |c_0_reg_59         |   6|   0|    6|          0|
    |c_reg_204          |   6|   0|    6|          0|
    |chan_0_reg_70      |   2|   0|    2|          0|
    |r_0_reg_48         |   6|   0|    6|          0|
    |r_reg_191          |   6|   0|    6|          0|
    |sub_ln203_reg_209  |  14|   0|   14|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  53|   0|   56|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_start          |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_done           | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_idle           | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_ready          | out |    1| ap_ctrl_hs | initialize_memory | return value |
|input_V_address0  | out |   13|  ap_memory |      input_V      |     array    |
|input_V_ce0       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_we0       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_d0        | out |   32|  ap_memory |      input_V      |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

