(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param14 = (((~((8'hac) ? (8'ha4) : (8'ha2))) ? (|(8'ha8)) : (+((8'h9d) << (8'ha0)))) ? (&(~((8'ha4) ? (8'ha3) : (8'h9f)))) : (~(~{(8'h9d)}))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(4'ha):(1'h0)] wire12;
  wire [(3'h4):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] reg10 = (1'h0);
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg8 = (1'h0);
  reg [(4'ha):(1'h0)] reg7 = (1'h0);
  assign y = {wire13,
                 wire12,
                 wire6,
                 wire5,
                 wire4,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = wire1;
  assign wire5 = ((8'ha1) >> ($signed($unsigned(wire2)) ?
                     $signed($unsigned(wire4)) : wire1[(4'ha):(3'h6)]));
  assign wire6 = wire4;
  always
    @(posedge clk) begin
      if (wire5[(2'h3):(2'h2)])
        begin
          reg7 <= $signed($signed($signed($unsigned(wire2))));
        end
      else
        begin
          if ((~^wire5[(2'h3):(2'h3)]))
            begin
              reg7 <= ((((|wire3) ? (^~wire6) : (wire1 ? wire4 : wire1)) ?
                  wire5 : ((8'ha1) ?
                      ((8'ha2) > wire0) : $signed(wire3))) != (~^wire4));
              reg8 <= wire3[(2'h3):(2'h2)];
            end
          else
            begin
              reg7 <= ({($unsigned(wire0) ? (~^wire1) : wire6)} ?
                  (wire5[(4'h9):(3'h6)] ?
                      reg7[(3'h4):(1'h0)] : ((wire5 + wire1) + (wire6 ?
                          wire4 : wire2))) : ((((8'h9d) ?
                      wire2 : wire3) != reg7[(1'h0):(1'h0)]) || (~&wire6)));
            end
          if (wire5[(4'h8):(2'h2)])
            begin
              reg9 <= ((8'h9d) ?
                  ($signed((wire0 ?
                      wire3 : wire3)) ~^ wire4) : (wire3 || (reg8[(3'h4):(1'h0)] ^ wire1[(3'h4):(1'h0)])));
              reg10 <= $signed((8'ha1));
            end
          else
            begin
              reg9 <= (($signed((8'had)) & $unsigned(((8'hae) && wire6))) ?
                  ($unsigned({(8'ha1)}) ~^ (wire3[(1'h0):(1'h0)] ?
                      {wire0} : (wire1 ? reg10 : wire0))) : ($signed((wire0 ?
                      wire5 : wire6)) <<< (-(~wire2))));
              reg10 <= ({((reg9 ? wire1 : (8'h9c)) <<< reg7)} ?
                  $unsigned(((8'ha7) <= $unsigned(wire1))) : wire2[(1'h1):(1'h1)]);
              reg11 <= $signed($signed((&$unsigned(wire2))));
            end
        end
    end
  assign wire12 = (-$unsigned(wire2[(1'h1):(1'h1)]));
  assign wire13 = (+{{{wire4}}});
endmodule