git clone --depth 1 --no-tags https://github.com/CaseyHackerMan/Temple-Dash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654033002
git clone --depth 1 --no-tags https://github.com/EliasFChaves/ProjetoSistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654701715
git clone --depth 1 --no-tags https://github.com/rperryA342/asic_dtmf_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653827343
git clone --depth 1 --no-tags https://github.com/paggeo/chiselvlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655031945
git clone --depth 1 --no-tags https://github.com/julianamitie/RISCV_FloatingPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656324140
git clone --depth 1 --no-tags https://github.com/AutoCONFIG/verilog_washer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655464612
git clone --depth 1 --no-tags https://github.com/yliu921/open_silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655152717
git clone --depth 1 --no-tags https://github.com/nicedayd/feng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655141782
git clone --depth 1 --no-tags https://github.com/anandsime/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656485938
git clone --depth 1 --no-tags https://github.com/nadabadawi/spm_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651255514
git clone --depth 1 --no-tags https://github.com/usama-qadoos/32-Bit-MicroProcessor-Design-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652559122
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Washing-Machine-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652475350
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Virtual-Memory-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652797075
git clone --depth 1 --no-tags https://github.com/YZchen3467/NYCU_ic_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650931790
git clone --depth 1 --no-tags https://github.com/htkddt/Ultrasonic_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652111303
git clone --depth 1 --no-tags https://github.com/mwael2002/4-bit-ALU-semi-and-full-custom-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652234492
git clone --depth 1 --no-tags https://github.com/eliasalvarado2023/Proyecto-Circuitos-Digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651972220
git clone --depth 1 --no-tags https://github.com/Suanronglajiaojiang/RVSBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651766908
git clone --depth 1 --no-tags https://github.com/parsonlee2006/vending_machine-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649652976
git clone --depth 1 --no-tags https://github.com/kevinjantw/fsic_validation_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649512724
git clone --depth 1 --no-tags https://github.com/shusteven110/EE6470_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649878709
git clone --depth 1 --no-tags https://github.com/hugthebee/processor-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649860914
git clone --depth 1 --no-tags https://github.com/cameronslee/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656320432
git clone --depth 1 --no-tags https://github.com/andreeapascociu/afisare_7segmente.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651398414
git clone --depth 1 --no-tags https://github.com/aalniak/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651105792
git clone --depth 1 --no-tags https://github.com/9389lalit/8X8RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650709453
git clone --depth 1 --no-tags https://github.com/DimivanWell/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651765767
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/N-Bit-Comparator-Day-062-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651989428
git clone --depth 1 --no-tags https://github.com/ppqppl/prj7620_beep_seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651359359
git clone --depth 1 --no-tags https://github.com/linyuansup/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656198821
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/OpenLane-flow-TA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656382522
git clone --depth 1 --no-tags https://github.com/kert114/MIPS-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655293521
git clone --depth 1 --no-tags https://github.com/ts05427955/Using-Verilog-and-ModelSim-simulator-to-design-a-Pipelined-MIPS-Lite-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654783084
git clone --depth 1 --no-tags https://github.com/juevn/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654987681
git clone --depth 1 --no-tags https://github.com/CertifiedGitPlayer/ca-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649728102
git clone --depth 1 --no-tags https://github.com/rahulk29/tdc_sky130_macros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649497918
git clone --depth 1 --no-tags https://github.com/nainshree-raj/Flight-Data-Acquisition-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654616285
git clone --depth 1 --no-tags https://github.com/pm-yinl/PCIE-IMPLEMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653494573
git clone --depth 1 --no-tags https://github.com/xohw/MD6-FPGA-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655176645
git clone --depth 1 --no-tags https://github.com/KunYu1/ICCAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655206220
git clone --depth 1 --no-tags https://github.com/zeynepturkmen/Digital-Combination-Lock-With-UserID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653744279
git clone --depth 1 --no-tags https://github.com/jmk0/ise_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653928047
git clone --depth 1 --no-tags https://github.com/afsana-rahman-priya/CSE460_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651086428
git clone --depth 1 --no-tags https://github.com/ChiYuan9/Hummingbird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649815964
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650018279
git clone --depth 1 --no-tags https://github.com/matthewyu01/fpga-sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654265851
git clone --depth 1 --no-tags https://github.com/CY0807/Shaking_Patting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653193360
git clone --depth 1 --no-tags https://github.com/angelocguerra/csarch1-hdl1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652760360
git clone --depth 1 --no-tags https://github.com/sumanthbs17/HEXACUBE_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653685716
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654947124
git clone --depth 1 --no-tags https://github.com/viniciusAAferreira/TP02-3748-4242.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653645923
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/Double_ym2149_epm3032.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655429782
git clone --depth 1 --no-tags https://github.com/loris19905/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656310398
git clone --depth 1 --no-tags https://github.com/sanjulagathsarauom/NanoProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653276909
git clone --depth 1 --no-tags https://github.com/KT0331/NCHU_2023_Spring_SOC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655077532
git clone --depth 1 --no-tags https://github.com/firatkula/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649717527
git clone --depth 1 --no-tags https://github.com/linuspauling1/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649724975
git clone --depth 1 --no-tags https://github.com/avdssrk/Image_to_BRAM_through_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649625174
git clone --depth 1 --no-tags https://github.com/krystRe/Port-RS-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650528006
git clone --depth 1 --no-tags https://github.com/gustavoscardino/Processador_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650424048
git clone --depth 1 --no-tags https://github.com/AliGhAliGh/Risc_v_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649839694
git clone --depth 1 --no-tags https://github.com/sai-sudo/RISC_V-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651057801
git clone --depth 1 --no-tags https://github.com/ShubhamGupta577/Design-and-Comparative-Analysis-of-Different-LFSRs-using-Verilog-for-VLSI-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653673835
git clone --depth 1 --no-tags https://github.com/Shubham6359/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653997893
git clone --depth 1 --no-tags https://github.com/Apostle-lemon/xpart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650237517
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/QFlow_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651229884
git clone --depth 1 --no-tags https://github.com/yxgi5/it6801_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652416457
git clone --depth 1 --no-tags https://github.com/PatrickJohnDavies/Alchitry-AU-DDR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652367286
git clone --depth 1 --no-tags https://github.com/mahapatrosaga123/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655942206
git clone --depth 1 --no-tags https://github.com/900818chuang/Distance-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655561430
git clone --depth 1 --no-tags https://github.com/srohith03/Summer_Internship_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655238837
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/SPI_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655168648
git clone --depth 1 --no-tags https://github.com/prerna-sarkar/Traffic-Light-Controller-using-Spartan-3E-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655346674
git clone --depth 1 --no-tags https://github.com/Lelezinski/SODS-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651943894
git clone --depth 1 --no-tags https://github.com/juevn/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654973338
git clone --depth 1 --no-tags https://github.com/harikrishnan4697/Unit1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655663708
git clone --depth 1 --no-tags https://github.com/SMath0510/CS2610-Labs-and-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655836689
git clone --depth 1 --no-tags https://github.com/P-YI/COSE222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655867462
git clone --depth 1 --no-tags https://github.com/a0911078037/verilog_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656041117
git clone --depth 1 --no-tags https://github.com/dubey-sukhsagar/Implementation-of-Quantum-Circuits-for-Cryptanalysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655192556
git clone --depth 1 --no-tags https://github.com/eleven5150/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655086947
git clone --depth 1 --no-tags https://github.com/ZJWatters/ELEC374-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650817277
git clone --depth 1 --no-tags https://github.com/Dlxxx/ICE2303.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651026078
git clone --depth 1 --no-tags https://github.com/bercats/CNG232-FibonacciSeriesCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650083150
git clone --depth 1 --no-tags https://github.com/Wangyxht/NUAA_PipeLine_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650414166
git clone --depth 1 --no-tags https://github.com/jaysoni-8599/jaysoni.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652239641
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/Zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653885143
git clone --depth 1 --no-tags https://github.com/Salma-me/automatic-irrigation-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652793445
git clone --depth 1 --no-tags https://github.com/Pipe5542/Eth_Embebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655134005
git clone --depth 1 --no-tags https://github.com/Hikipeko/ECE470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655215059
git clone --depth 1 --no-tags https://github.com/sethferrell/m16_final_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654662107
git clone --depth 1 --no-tags https://github.com/ArmanGhafarnia/Traffic-light-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652958757
git clone --depth 1 --no-tags https://github.com/UrvishJani/32-bit-floating-point-adder-subtractor-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652558269
git clone --depth 1 --no-tags https://github.com/jelle-verest/caravan-test-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653200406
git clone --depth 1 --no-tags https://github.com/linoil/snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653309213
git clone --depth 1 --no-tags https://github.com/farukyld/sort-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656657092
git clone --depth 1 --no-tags https://github.com/JJacobs1618/2022-Digital-Logic-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650189215
git clone --depth 1 --no-tags https://github.com/zhongweidee/caravel_wei_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649518595
git clone --depth 1 --no-tags https://github.com/Coreyhang/mips_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650022332
