# Carry-Save-Multiplier-on-Nexys-A7-VHDL-
This project implements an 8Ã—8 carry-save multiplier in VHDL, tested through simulation and deployed on a Digilent Nexys A7 FPGA.
