var searchData=
[
  ['o_20operation_20functions_0',['I/O Operation Functions',['../group___d_m_a___exported___functions___group2.html',1,'']]],
  ['oar1_1',['OAR1',['../group___s_t_m32_h563xx.html#ga08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../group___s_t_m32_h563xx.html#gab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_20boot_20ube_3',['FLASH OB Boot UBE',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_o_t___u_b_e.html',1,'']]],
  ['ob_20swap_20bank_4',['FLASH OB SWAP BANK',['../group___f_l_a_s_h___o_b___u_s_e_r___s_w_a_p___b_a_n_k.html',1,'']]],
  ['ob_20user_20type_5',['FLASH OB USER Type',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html',1,'']]],
  ['ob_5fbkpram_5fecc_5fdisable_6',['OB_BKPRAM_ECC_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___b_k_p_r_a_m___e_c_c.html#ga8f3457acb9b77008b31773705df4edd6',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fbkpram_5fecc_5fenable_7',['OB_BKPRAM_ECC_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___b_k_p_r_a_m___e_c_c.html#ga7ed170928163315ebeb91004be98d201',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_8',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_9',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5flock_5fdisable_10',['OB_BOOT_LOCK_DISABLE',['../group___f_l_a_s_h___o_b___b_o_o_t___l_o_c_k.html#gad2f6996fcdd02ca3fc4a13e57dd80068',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fboot_5flock_5fenable_11',['OB_BOOT_LOCK_ENABLE',['../group___f_l_a_s_h___o_b___b_o_o_t___l_o_c_k.html#gabc07eecd20bb64d2e3a98fbb17980f12',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fboot_5fns_12',['OB_BOOT_NS',['../group___f_l_a_s_h___o_b___b_o_o_t___c_o_n_f_i_g.html#ga42cdbed395da33e026710fa39d2df21d',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel_5f1_13',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel_5f2_14',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel_5f3_15',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fborh_5fdisable_16',['OB_BORH_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r_h___e_n.html#ga529e72c5cf3306aec60585d1ba756620',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fborh_5fenable_17',['OB_BORH_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r_h___e_n.html#gadf3c963b2bb44949bd6097a62ede5d98',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fio_5fvdd_5fhslv_5fdisable_18',['OB_IO_VDD_HSLV_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d___h_s_l_v.html#ga4bc7b446f3a9562b9c170ca3fdf434b7',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fio_5fvdd_5fhslv_5fenable_19',['OB_IO_VDD_HSLV_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d___h_s_l_v.html#gacb2bfe44a98983dcacbfbf2cbab20858',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fio_5fvddio2_5fhslv_5fdisable_20',['OB_IO_VDDIO2_HSLV_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d_i_o2___h_s_l_v.html#gac2282be028896da04de2a03347dbed96',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fio_5fvddio2_5fhslv_5fenable_21',['OB_IO_VDDIO2_HSLV_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d_i_o2___h_s_l_v.html#ga8d91ae7db35fa2060f28fd8413e22170',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_22',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstdby_5factive_23',['OB_IWDG_STDBY_ACTIVE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gac371d40c19dd808bdcf77c77a07e2944',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_24',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstop_5factive_25',['OB_IWDG_STOP_ACTIVE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gacbec0b12f9a0cebadcba12ed53891a2c',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_26',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_27',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5fclosed_28',['OB_PROD_STATE_CLOSED',['../group___f_l_a_s_h___o_b___product___state.html#ga74815ed8e2b984ebfebe6121e0b71b5a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5firot_5fprovisioned_29',['OB_PROD_STATE_IROT_PROVISIONED',['../group___f_l_a_s_h___o_b___product___state.html#ga2ae46a60eba2bf923689a5eb11df2b68',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5flocked_30',['OB_PROD_STATE_LOCKED',['../group___f_l_a_s_h___o_b___product___state.html#gaad3e837ab2a0dd94ce61345f935a3b9a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5fns_5fregression_31',['OB_PROD_STATE_NS_REGRESSION',['../group___f_l_a_s_h___o_b___product___state.html#gac78924fa9c91c39f82213dbc5f598ff6',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5fopen_32',['OB_PROD_STATE_OPEN',['../group___f_l_a_s_h___o_b___product___state.html#ga3dab8aae8f0c281fa61214f44050a1c7',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5fprovisioning_33',['OB_PROD_STATE_PROVISIONING',['../group___f_l_a_s_h___o_b___product___state.html#ga4e035ce494117504257bb097d939aa8b',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5fregression_34',['OB_PROD_STATE_REGRESSION',['../group___f_l_a_s_h___o_b___product___state.html#gac5b8cf762813f7a5c88bb549d3323fdc',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fprod_5fstate_5ftz_5fclosed_35',['OB_PROD_STATE_TZ_CLOSED',['../group___f_l_a_s_h___o_b___product___state.html#ga1b1a855efff7bae1ff1214c030d0426f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_36',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_37',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_38',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_39',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_40',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_41',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_42',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fsram2_5fecc_5fdisable_43',['OB_SRAM2_ECC_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___e_c_c.html#ga24959e492c21e2e00ffcabce59bbc790',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fsram2_5fecc_5fenable_44',['OB_SRAM2_ECC_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___e_c_c.html#ga39b25492f8f9421c420265ce3917fa22',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fsram2_5frst_5ferase_45',['OB_SRAM2_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fsram2_5frst_5fnot_5ferase_46',['OB_SRAM2_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fstandby_5fnorst_47',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fstandby_5frst_48',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fnorst_49',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_50',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fswap_5fbank_5fdisable_51',['OB_SWAP_BANK_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_w_a_p___b_a_n_k.html#ga797f3da83f8f0cf497a574dc8c430ac3',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fswap_5fbank_5fenable_52',['OB_SWAP_BANK_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_w_a_p___b_a_n_k.html#gae297bdd2784f2dd8e9c3714b3d569e4c',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fall_53',['OB_USER_ALL',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9232b0910914b321a97762e030c53833',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fbkpram_5fecc_54',['OB_USER_BKPRAM_ECC',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab169db3826dd434250e48f84a0828859',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fbor_5flev_55',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fborh_5fen_56',['OB_USER_BORH_EN',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9ec13921b86497665dadb5ddb7cd3b8f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fio_5fvdd_5fhslv_57',['OB_USER_IO_VDD_HSLV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga90b00ff2948290bf4cecd5a81c97d4a6',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fio_5fvddio2_5fhslv_58',['OB_USER_IO_VDDIO2_HSLV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1484469c9d535ce15f70201084106dbf',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_59',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fiwdg_5fstop_60',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fiwdg_5fsw_61',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fnrst_5fstdby_62',['OB_USER_NRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadbfe9aa13f277d4c8d67887890d22c4f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fnrst_5fstop_63',['OB_USER_NRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga4650b4e23a1f920e1a32179828bfe61a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fsram1_5fecc_64',['OB_USER_SRAM1_ECC',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga2bef47344d671ac506de62ec71d6c954',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fsram2_5fecc_65',['OB_USER_SRAM2_ECC',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1c40ebdf7a93859b5c6bc824d438b66f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fsram2_5frst_66',['OB_USER_SRAM2_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fsram3_5fecc_67',['OB_USER_SRAM3_ECC',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga11810da5eb8863078908e0296f95e95a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fswap_5fbank_68',['OB_USER_SWAP_BANK',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9d86c867ae3694b96a105ff40a28ac84',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fuser_5fwwdg_5fsw_69',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwdg_5fhw_70',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_71',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrp_5fsector_5f0_72',['OB_WRP_SECTOR_0',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#gaa9a84eab02b9e32d4d12e30eae731d0f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f1_73',['OB_WRP_SECTOR_1',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#ga3f57a106dc14c2b9806e5311e96031d6',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f2_74',['OB_WRP_SECTOR_2',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#gad8b13ac3000514a6a05ff2306c657a76',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f3_75',['OB_WRP_SECTOR_3',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#ga93c4703a5aa2f3348ca7f394e9b8ad7c',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f4_76',['OB_WRP_SECTOR_4',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#gadcb0d55662ead30d4d92dde1ff6ecc8f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f5_77',['OB_WRP_SECTOR_5',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#ga53c67ee41ff1cc7df79f5c73b9b7ed96',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f6_78',['OB_WRP_SECTOR_6',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#ga08b2867102a08b114d45598dfc7915d5',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5f7_79',['OB_WRP_SECTOR_7',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#ga7de707c6772bb3caa72e6d87759ab57e',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrp_5fsector_5fall_80',['OB_WRP_SECTOR_ALL',['../group___f_l_a_s_h___o_b___write___protection___sectors.html#gab83c841f7fd106536ec1dd865573b80a',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_81',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_82',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwwdg_5fhw_83',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32h5xx_hal_flash_ex.h']]],
  ['ob_5fwwdg_5fsw_84',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32h5xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig_85',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_86',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['observation_20registers_87',['Software Test Library Observation Registers',['../group___s_t_l___type.html',1,'']]],
  ['ocfastmode_88',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_89',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_90',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_91',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_92',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_93',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['octospi1_94',['OCTOSPI1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafc20769ae4d35de92f1fa2a1e5740429',1,'stm32h563xx.h']]],
  ['octospi1_5fbase_95',['OCTOSPI1_BASE',['../group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gac22e1724d9cc667a37e182cc7dd258fb',1,'stm32h563xx.h']]],
  ['octospi1_5firqn_96',['OCTOSPI1_IRQn',['../group___configuration__of___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9c965e99ba19b3ec06d9074619c46aef',1,'stm32h563xx.h']]],
  ['octospi1_5fns_97',['OCTOSPI1_NS',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga00353ce5015e495016dbfaa27de1dd3f',1,'stm32h563xx.h']]],
  ['octospi1_5fr_5fbase_98',['OCTOSPI1_R_BASE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabaab6a4378ee970452ee65c5b72e63af',1,'stm32h563xx.h']]],
  ['octospi1_5fr_5fbase_5fns_99',['OCTOSPI1_R_BASE_NS',['../group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga63edd3f28a4d8db04868872c7dc5080f',1,'stm32h563xx.h']]],
  ['octospi1_5fr_5fbase_5fs_100',['OCTOSPI1_R_BASE_S',['../group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga389dc0e030bd4ce68c418e45b0fad24f',1,'stm32h563xx.h']]],
  ['octospi1_5fs_101',['OCTOSPI1_S',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5f38b24864633531c0fb64de6dc53a74',1,'stm32h563xx.h']]],
  ['octospi_5fabr_5falternate_102',['OCTOSPI_ABR_ALTERNATE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4b110a216cb0e1a328656e3ce5d5ba68',1,'stm32h563xx.h']]],
  ['octospi_5fabr_5falternate_5fmsk_103',['OCTOSPI_ABR_ALTERNATE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9989e807a8577526fb4b0daba892d4b7',1,'stm32h563xx.h']]],
  ['octospi_5fabr_5falternate_5fpos_104',['OCTOSPI_ABR_ALTERNATE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8fac259b99a4fe17f6adc2d80b12cb3f',1,'stm32h563xx.h']]],
  ['octospi_5far_5faddress_105',['OCTOSPI_AR_ADDRESS',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac8ea512e9ddf6e1637028d1420fcf1cc',1,'stm32h563xx.h']]],
  ['octospi_5far_5faddress_5fmsk_106',['OCTOSPI_AR_ADDRESS_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6ee85f4c500855eba10afed0f03171a2',1,'stm32h563xx.h']]],
  ['octospi_5far_5faddress_5fpos_107',['OCTOSPI_AR_ADDRESS_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga563ced170042d71eea71088056f767a4',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabdtr_108',['OCTOSPI_CCR_ABDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae61860b47a5a57bddff3b2b6919e7818',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabdtr_5fmsk_109',['OCTOSPI_CCR_ABDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3235e526d665f4a4ecc1c6f2d6c4a247',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabdtr_5fpos_110',['OCTOSPI_CCR_ABDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga91ac96a8f5c894122587099fae71d199',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_111',['OCTOSPI_CCR_ABMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4e4c6a8010b7258f64f2e258c8dcc12e',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_5f0_112',['OCTOSPI_CCR_ABMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga65b4821174db980dde764164800f0412',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_5f1_113',['OCTOSPI_CCR_ABMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4abd1ae3a11ca58b8ecb845912b1b0f8',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_5f2_114',['OCTOSPI_CCR_ABMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gacf1968aec0393960fa3b7e646d31946f',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_5fmsk_115',['OCTOSPI_CCR_ABMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga859d07fc3467dad81822016af81d5542',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabmode_5fpos_116',['OCTOSPI_CCR_ABMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2384aa6a245c1f99739414b1a29fb7cd',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabsize_117',['OCTOSPI_CCR_ABSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga54c0cdf625f452828fd2812f558f4aa8',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabsize_5f0_118',['OCTOSPI_CCR_ABSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce41407213648a603f3051321f47f2c',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabsize_5f1_119',['OCTOSPI_CCR_ABSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaed2cd96cabfc762aa138bce2393edd3d',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabsize_5fmsk_120',['OCTOSPI_CCR_ABSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf23d6e70a8e25f8520cfbefef0b1a782',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fabsize_5fpos_121',['OCTOSPI_CCR_ABSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab76330882322e1e6cebeeab28fb76a7d',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5faddtr_122',['OCTOSPI_CCR_ADDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5dc209b351de2a99d17b056b735964b4',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5faddtr_5fmsk_123',['OCTOSPI_CCR_ADDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa4102e9b0fc08684902da4a1024b05dd',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5faddtr_5fpos_124',['OCTOSPI_CCR_ADDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab60c9dd8fb129adc0721a9914bb8ff7f',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_125',['OCTOSPI_CCR_ADMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad6f335f8dee96bccf818beb22dcaf279',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_5f0_126',['OCTOSPI_CCR_ADMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf0fbfc523a3262c5705df1e896719845',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_5f1_127',['OCTOSPI_CCR_ADMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad2e038c1ce79fa4498e9b5a60ec46c8c',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_5f2_128',['OCTOSPI_CCR_ADMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8e0f239fb05f2067650b5061ed51ac65',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_5fmsk_129',['OCTOSPI_CCR_ADMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8dc8005b5d61e09546e6cf8eaf97d1d4',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadmode_5fpos_130',['OCTOSPI_CCR_ADMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafa9edd9c48b30eed4586a2522454ba71',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadsize_131',['OCTOSPI_CCR_ADSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3673d1bb40aef6ab9217b2855d383d24',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadsize_5f0_132',['OCTOSPI_CCR_ADSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga490a9279a1b57d234edba8a50634c272',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadsize_5f1_133',['OCTOSPI_CCR_ADSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8f5a46caf8e8ea30a50a723947cc095b',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadsize_5fmsk_134',['OCTOSPI_CCR_ADSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga31cc20ba8da269e091f99c344bdd9698',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fadsize_5fpos_135',['OCTOSPI_CCR_ADSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac453ebe4fe6c57e8a661b08082424f84',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fddtr_136',['OCTOSPI_CCR_DDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad850eeda955b55786b03a1fd36dff4a2',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fddtr_5fmsk_137',['OCTOSPI_CCR_DDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa6b5e3675aa80a8c7560bf0af94754fb',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fddtr_5fpos_138',['OCTOSPI_CCR_DDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadac2e3caf52645ecde86c7b74601017e',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_139',['OCTOSPI_CCR_DMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga149a66389711dfbbe1df837fbec5fbac',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_5f0_140',['OCTOSPI_CCR_DMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga12195548a1ef29255aaab4def14cdf1f',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_5f1_141',['OCTOSPI_CCR_DMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa5b9e7e0c123efe34e3e79792b97d29a',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_5f2_142',['OCTOSPI_CCR_DMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga450a0a0144d9b1de2cefedbdf42ae3be',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_5fmsk_143',['OCTOSPI_CCR_DMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafe8ad0daaab6c83d4b7fd33387ae6ea7',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdmode_5fpos_144',['OCTOSPI_CCR_DMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga60a4beb6280ad7ab9b67f9930eebfac3',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdqse_145',['OCTOSPI_CCR_DQSE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga08a4412d80b86a4961158d600f50ff07',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdqse_5fmsk_146',['OCTOSPI_CCR_DQSE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga99bbee924684ad14768f3085ae9e4f8e',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fdqse_5fpos_147',['OCTOSPI_CCR_DQSE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga468abfae51bdbe44c78cf99e7914baf4',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fidtr_148',['OCTOSPI_CCR_IDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga97718b9939c3e06ad73403e3627969ce',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fidtr_5fmsk_149',['OCTOSPI_CCR_IDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3aa41a5e538cf44ba85adafa002d765e',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fidtr_5fpos_150',['OCTOSPI_CCR_IDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf3949569842a6f621dacf706cf15f8af',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_151',['OCTOSPI_CCR_IMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5054d5facdc00090ce3600a94867cb50',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_5f0_152',['OCTOSPI_CCR_IMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0078dd23ccf0d12f45a139beb724ba39',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_5f1_153',['OCTOSPI_CCR_IMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf8f90d6730e300bdde07308fc9f0653b',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_5f2_154',['OCTOSPI_CCR_IMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6a73e5257e4e8aa9c2c15225c9a86f9f',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_5fmsk_155',['OCTOSPI_CCR_IMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga94cfec8f626853378779ca8fa2035829',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fimode_5fpos_156',['OCTOSPI_CCR_IMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae5a33faa34d0ba057395df4a8647be4d',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fisize_157',['OCTOSPI_CCR_ISIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeb1a996ce2581f12f30794a538e5a6a9',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fisize_5f0_158',['OCTOSPI_CCR_ISIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga432b20acc52e134881ba59f0c24fa82d',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fisize_5f1_159',['OCTOSPI_CCR_ISIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf1b1c3e68066e5519ffbe44e24ff9916',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fisize_5fmsk_160',['OCTOSPI_CCR_ISIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaefd62310e83e05e51c218e13577e14ad',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fisize_5fpos_161',['OCTOSPI_CCR_ISIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa4046f3be67d58e79aa9404fee16052a',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fsioo_162',['OCTOSPI_CCR_SIOO',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac0e6b22b3bba501db68bd1dd682bdd18',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fsioo_5fmsk_163',['OCTOSPI_CCR_SIOO_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab6cc56b608cb4073f285a84d91a2e2c3',1,'stm32h563xx.h']]],
  ['octospi_5fccr_5fsioo_5fpos_164',['OCTOSPI_CCR_SIOO_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga42511ac6f2888678c92cd03210d9ed0c',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fabort_165',['OCTOSPI_CR_ABORT',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4f9736f4765fabf6c10a4e570aa0fb0e',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fabort_5fmsk_166',['OCTOSPI_CR_ABORT_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaec46d388e287e06f7712067fa67ca9e3',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fabort_5fpos_167',['OCTOSPI_CR_ABORT_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7db9fbdd4a5d06a3c53a163c89e262aa',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fapms_168',['OCTOSPI_CR_APMS',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga99aff9cbd22e8f928e5c3353df6d5c7b',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fapms_5fmsk_169',['OCTOSPI_CR_APMS_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab13ae1fcc527433f1e67dacf36630543',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fapms_5fpos_170',['OCTOSPI_CR_APMS_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafb497f43b02704fe9fe0074705286c4b',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmaen_171',['OCTOSPI_CR_DMAEN',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6cff48b9d6e21bf586525ba3912f4bfb',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmaen_5fmsk_172',['OCTOSPI_CR_DMAEN_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga98801674d0ff1976c4ea427905595409',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmaen_5fpos_173',['OCTOSPI_CR_DMAEN_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaaad22196cfc1932351aad15e090d4464',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmm_174',['OCTOSPI_CR_DMM',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga1553277def14e277e70ab1dfc5534fae',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmm_5fmsk_175',['OCTOSPI_CR_DMM_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad4791cdeec5320f044b5f3641af3d1e0',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fdmm_5fpos_176',['OCTOSPI_CR_DMM_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga920c115cc1e1b16ad41544d8b35261e1',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fen_177',['OCTOSPI_CR_EN',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2133aa272db2f827ae21dde515eabbd2',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fen_5fmsk_178',['OCTOSPI_CR_EN_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga68dbbbd0298415c12679b6fba7ac9372',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fen_5fpos_179',['OCTOSPI_CR_EN_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa72e3dd59f62324453df38cf1a18b306',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffmode_180',['OCTOSPI_CR_FMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga02ca64a4eb7f3bd9df660af2e3379df1',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffmode_5f0_181',['OCTOSPI_CR_FMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaed9e95c218e9813825e542afb062c14d',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffmode_5f1_182',['OCTOSPI_CR_FMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7f7f864d3bd90b2e8b53f462627ca5db',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffmode_5fmsk_183',['OCTOSPI_CR_FMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafd0f7893d23f03b38be561e3785ab0f4',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffmode_5fpos_184',['OCTOSPI_CR_FMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga67be6b736cc5b77525c408658e8522f1',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffthres_185',['OCTOSPI_CR_FTHRES',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafa7fb5247fc255005c55b32b598a4226',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffthres_5fmsk_186',['OCTOSPI_CR_FTHRES_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga44725fc5ff50ce5fd1c52a70ddcaa21b',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ffthres_5fpos_187',['OCTOSPI_CR_FTHRES_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9407f3d62d19441628fcb4c8aa8f3bfc',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fftie_188',['OCTOSPI_CR_FTIE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa4abea22027325ea1fc5a5db31724fde',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fftie_5fmsk_189',['OCTOSPI_CR_FTIE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga14ba353faacf5263ef5c974b6fcc4e2c',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fftie_5fpos_190',['OCTOSPI_CR_FTIE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6be0ffeb153f4e37cca2062977241417',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fmsel_191',['OCTOSPI_CR_MSEL',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga03d85c9b4c57798a44828177b9e03c39',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fmsel_5fmsk_192',['OCTOSPI_CR_MSEL_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga22b82a621f7f4fe5198d639300b12045',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fmsel_5fpos_193',['OCTOSPI_CR_MSEL_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeba39d4a3f74f26f7bef192c7246ca44',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fpmm_194',['OCTOSPI_CR_PMM',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga46a4f40cd7c2d25e334fc9c6caac0dfe',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fpmm_5fmsk_195',['OCTOSPI_CR_PMM_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8f2d31faeedf29597acb1a50a8d5ae3a',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fpmm_5fpos_196',['OCTOSPI_CR_PMM_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3111c68ef88db9f7e268dcc3ab6ab251',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fsmie_197',['OCTOSPI_CR_SMIE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7a0fede54b9d3977a040b213cd118d82',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fsmie_5fmsk_198',['OCTOSPI_CR_SMIE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga07af5653df4bf29d141f2b0a906504e6',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fsmie_5fpos_199',['OCTOSPI_CR_SMIE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6bea7c29a7cafba67d12e6846dbdd5b6',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcen_200',['OCTOSPI_CR_TCEN',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga812ca08802355a32b266df9057f0f13b',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcen_5fmsk_201',['OCTOSPI_CR_TCEN_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gacb0d446ec6c66a665222a9196359918d',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcen_5fpos_202',['OCTOSPI_CR_TCEN_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4bbc57756dbda7542fb59c516edb675d',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcie_203',['OCTOSPI_CR_TCIE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae224d7faed1df6bf747ecf15c1488517',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcie_5fmsk_204',['OCTOSPI_CR_TCIE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga530ebd765e269aec7970c290419b4818',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftcie_5fpos_205',['OCTOSPI_CR_TCIE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae7c39d0bcd91e8c2f954df74baee5466',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fteie_206',['OCTOSPI_CR_TEIE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae994dcf7381c8fc1880198a88a8b0af5',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fteie_5fmsk_207',['OCTOSPI_CR_TEIE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa710c4f04919d2fda868421a3fccacca',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5fteie_5fpos_208',['OCTOSPI_CR_TEIE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaee00f57749729bff3f8176726e312a32',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftoie_209',['OCTOSPI_CR_TOIE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae82b78f39aae7360078fe1bff1a3252b',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftoie_5fmsk_210',['OCTOSPI_CR_TOIE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab596c0d3ed11ce91c92931fec1c86849',1,'stm32h563xx.h']]],
  ['octospi_5fcr_5ftoie_5fpos_211',['OCTOSPI_CR_TOIE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac03055a13e15a07a8f502304d4b25208',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fckmode_212',['OCTOSPI_DCR1_CKMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga720963e8569273ec86eea1eed2191976',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fckmode_5fmsk_213',['OCTOSPI_DCR1_CKMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafaa2fabf15e5214ff0c0d8b80f6e72a2',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fckmode_5fpos_214',['OCTOSPI_DCR1_CKMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga10c844461daa59964f21cb3606c2fbdb',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fcsht_215',['OCTOSPI_DCR1_CSHT',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9864b536763c3bd5a99b1b4bef85cb9e',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fcsht_5fmsk_216',['OCTOSPI_DCR1_CSHT_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4ad93070808f6f4ad0a3101fa20e0682',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fcsht_5fpos_217',['OCTOSPI_DCR1_CSHT_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabdbc9993eec761c012d82a18290aea73',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdevsize_218',['OCTOSPI_DCR1_DEVSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad1ca88a60121eed8b268526be823e5ca',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdevsize_5fmsk_219',['OCTOSPI_DCR1_DEVSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac2343c40b22ea6ba8b1d6d34c05dc194',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdevsize_5fpos_220',['OCTOSPI_DCR1_DEVSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7abef04906a600f383ed769c3e4776b5',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdlybyp_221',['OCTOSPI_DCR1_DLYBYP',['../group___s_t_m32_h5xx___peripheral__declaration.html#gada9f5cb4a1c495646c0b2f5cdadc4692',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdlybyp_5fmsk_222',['OCTOSPI_DCR1_DLYBYP_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4be435ae9d1781195eb70d3e049bc14a',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fdlybyp_5fpos_223',['OCTOSPI_DCR1_DLYBYP_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab58251247ca92d532545bd9b08473a4a',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5ffrck_224',['OCTOSPI_DCR1_FRCK',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaddb57d67983308b98fa60989f4e0aa05',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5ffrck_5fmsk_225',['OCTOSPI_DCR1_FRCK_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3e0cd407dff8e3031d440c57c6a95ac6',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5ffrck_5fpos_226',['OCTOSPI_DCR1_FRCK_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga42129ab7bccc50e4460058e015dae774',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_227',['OCTOSPI_DCR1_MTYP',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa375c131acddac050ae91bf5cae1cc3d',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_5f0_228',['OCTOSPI_DCR1_MTYP_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga45ebf6de00cb7c0888b6136bec324876',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_5f1_229',['OCTOSPI_DCR1_MTYP_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab1b0231d38caa73c132050bd54d196ab',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_5f2_230',['OCTOSPI_DCR1_MTYP_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac05bb96ad6a6d764bd78780a826d4c67',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_5fmsk_231',['OCTOSPI_DCR1_MTYP_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gacc44ae1cf5b4d2c453e0285d22f5f7eb',1,'stm32h563xx.h']]],
  ['octospi_5fdcr1_5fmtyp_5fpos_232',['OCTOSPI_DCR1_MTYP_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga276ba62676463a7e86af46e83ec8bc1b',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fprescaler_233',['OCTOSPI_DCR2_PRESCALER',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga777632b1668950f6312cd1612b8d0362',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fprescaler_5fmsk_234',['OCTOSPI_DCR2_PRESCALER_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7f980f395fa094abccb7759ba7245b41',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fprescaler_5fpos_235',['OCTOSPI_DCR2_PRESCALER_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga049ec1ae2c40d5f371af24c029483a55',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_236',['OCTOSPI_DCR2_WRAPSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga238239ceb8b2a582df70bacaae4ddd15',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_5f0_237',['OCTOSPI_DCR2_WRAPSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaff249cc7b85e74a6f7324295eae32181',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_5f1_238',['OCTOSPI_DCR2_WRAPSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga78e8a8df45c245bb5df3b6a32fc0b3ec',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_5f2_239',['OCTOSPI_DCR2_WRAPSIZE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga043eac0f638e137426a78c37259bc01f',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_5fmsk_240',['OCTOSPI_DCR2_WRAPSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabd7c6cd8755729cdec409e67447dd702',1,'stm32h563xx.h']]],
  ['octospi_5fdcr2_5fwrapsize_5fpos_241',['OCTOSPI_DCR2_WRAPSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga675b06adb25bc9c386db852d5865dd4e',1,'stm32h563xx.h']]],
  ['octospi_5fdcr3_5fcsbound_242',['OCTOSPI_DCR3_CSBOUND',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0953ebb1b86b02619096c4b2680ef120',1,'stm32h563xx.h']]],
  ['octospi_5fdcr3_5fcsbound_5fmsk_243',['OCTOSPI_DCR3_CSBOUND_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae8cf850b781e54b9c66d75d8e6b5069f',1,'stm32h563xx.h']]],
  ['octospi_5fdcr3_5fcsbound_5fpos_244',['OCTOSPI_DCR3_CSBOUND_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9aea72b52f6f42e3824c6bfdb471cabe',1,'stm32h563xx.h']]],
  ['octospi_5fdcr4_5frefresh_245',['OCTOSPI_DCR4_REFRESH',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae64080e195bbb64a64ff9e801fed09e7',1,'stm32h563xx.h']]],
  ['octospi_5fdcr4_5frefresh_5fmsk_246',['OCTOSPI_DCR4_REFRESH_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0308db29f7cf43a37c70c973a27ce14c',1,'stm32h563xx.h']]],
  ['octospi_5fdcr4_5frefresh_5fpos_247',['OCTOSPI_DCR4_REFRESH_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8e59b79118eae41bc4965123fa33bfc3',1,'stm32h563xx.h']]],
  ['octospi_5fdlr_5fdl_248',['OCTOSPI_DLR_DL',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga77953edd86ed896ec176e4b860544162',1,'stm32h563xx.h']]],
  ['octospi_5fdlr_5fdl_5fmsk_249',['OCTOSPI_DLR_DL_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga11b4c7fbcf652e48d5e3590a124844a1',1,'stm32h563xx.h']]],
  ['octospi_5fdlr_5fdl_5fpos_250',['OCTOSPI_DLR_DL_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2ba1eb4146bad8dd0c2210e5997a63aa',1,'stm32h563xx.h']]],
  ['octospi_5fdr_5fdata_251',['OCTOSPI_DR_DATA',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2c5a166b64eb1fcf412c402c50e06b85',1,'stm32h563xx.h']]],
  ['octospi_5fdr_5fdata_5fmsk_252',['OCTOSPI_DR_DATA_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga10be8b23cd302bd147252f35b69cdbf5',1,'stm32h563xx.h']]],
  ['octospi_5fdr_5fdata_5fpos_253',['OCTOSPI_DR_DATA_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad012fdb03b29b4987ceb54aab801b443',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fcsmf_254',['OCTOSPI_FCR_CSMF',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4ec3ab7b2add7c35064d1199f3536e19',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fcsmf_5fmsk_255',['OCTOSPI_FCR_CSMF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabc9373c96001d9debda8dbed943ac9fa',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fcsmf_5fpos_256',['OCTOSPI_FCR_CSMF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5619b0c3a2e078324e6d0e292a33857e',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctcf_257',['OCTOSPI_FCR_CTCF',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga96109f03c8a7037ffd977b8b97a94061',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctcf_5fmsk_258',['OCTOSPI_FCR_CTCF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga06abfe629a17c36471c43317faa562c9',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctcf_5fpos_259',['OCTOSPI_FCR_CTCF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaab345c999ec544ee36528f6dd6d5f372',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctef_260',['OCTOSPI_FCR_CTEF',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae6d39f2cb5d496a35bcd462253c5620b',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctef_5fmsk_261',['OCTOSPI_FCR_CTEF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3b34b01a4f3e5bcd8e5e05756ff2a369',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctef_5fpos_262',['OCTOSPI_FCR_CTEF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaef70d284ef509ae3ff9ce4d12cd7f4da',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctof_263',['OCTOSPI_FCR_CTOF',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga91238b7df728e3ef3824a54910f695ef',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctof_5fmsk_264',['OCTOSPI_FCR_CTOF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab19001a29cf8682ddfc5cd301d5d92b8',1,'stm32h563xx.h']]],
  ['octospi_5ffcr_5fctof_5fpos_265',['OCTOSPI_FCR_CTOF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5619736f9b2ee2ff4785c63cec6f9995',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5flm_266',['OCTOSPI_HLCR_LM',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadca66103b5120764ff625b57a2a42d3f',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5flm_5fmsk_267',['OCTOSPI_HLCR_LM_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9968cd2f8ad91fc9cee11773934f2b19',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5flm_5fpos_268',['OCTOSPI_HLCR_LM_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf9b9a337c5f4a9d10d689449fdfb7443',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftacc_269',['OCTOSPI_HLCR_TACC',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad79e6b88b1af944239a722678d1f542a',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftacc_5fmsk_270',['OCTOSPI_HLCR_TACC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga811408620f7808fcff811df66497c929',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftacc_5fpos_271',['OCTOSPI_HLCR_TACC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga218d71224c1b837bcb477b96f12087ad',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftrwr_272',['OCTOSPI_HLCR_TRWR',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac0d23d70a3e7ba0117f026ac264fb5c3',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftrwr_5fmsk_273',['OCTOSPI_HLCR_TRWR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8dada8ea12eca497f11526f17c376847',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5ftrwr_5fpos_274',['OCTOSPI_HLCR_TRWR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga60555b0e08afa2078435d15c353fc6be',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5fwzl_275',['OCTOSPI_HLCR_WZL',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf63e33638606ef2d1ea73e99951dea1d',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5fwzl_5fmsk_276',['OCTOSPI_HLCR_WZL_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae54f8a5063f335ade75e5a7f17fdf2ec',1,'stm32h563xx.h']]],
  ['octospi_5fhlcr_5fwzl_5fpos_277',['OCTOSPI_HLCR_WZL_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa4b0743b541ddfadee4b2b569da52a38',1,'stm32h563xx.h']]],
  ['octospi_5fir_5finstruction_278',['OCTOSPI_IR_INSTRUCTION',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab92bf890269a7e8aea16556c0ab3691b',1,'stm32h563xx.h']]],
  ['octospi_5fir_5finstruction_5fmsk_279',['OCTOSPI_IR_INSTRUCTION_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeb91f8a5e851bd8ede4dc72aa07b9c8e',1,'stm32h563xx.h']]],
  ['octospi_5fir_5finstruction_5fpos_280',['OCTOSPI_IR_INSTRUCTION_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae96c87de7da1742256b9f4056e726b75',1,'stm32h563xx.h']]],
  ['octospi_5flptr_5ftimeout_281',['OCTOSPI_LPTR_TIMEOUT',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadb1e686dd3cd722568d52f424a684343',1,'stm32h563xx.h']]],
  ['octospi_5flptr_5ftimeout_5fmsk_282',['OCTOSPI_LPTR_TIMEOUT_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga458e69ef5a185e604d82ed24211aef67',1,'stm32h563xx.h']]],
  ['octospi_5flptr_5ftimeout_5fpos_283',['OCTOSPI_LPTR_TIMEOUT_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab76aaf8359f65d98318ba26ffed0af12',1,'stm32h563xx.h']]],
  ['octospi_5fpir_5finterval_284',['OCTOSPI_PIR_INTERVAL',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5e33e762bb1777f7a98e8449b8b08f62',1,'stm32h563xx.h']]],
  ['octospi_5fpir_5finterval_5fmsk_285',['OCTOSPI_PIR_INTERVAL_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5b0a5f1ed3ac08bba75810d2beef258b',1,'stm32h563xx.h']]],
  ['octospi_5fpir_5finterval_5fpos_286',['OCTOSPI_PIR_INTERVAL_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga847cbdb46701d333f2ba695aafe9f510',1,'stm32h563xx.h']]],
  ['octospi_5fpsmar_5fmatch_287',['OCTOSPI_PSMAR_MATCH',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac77fde6af008da04e482141777ee901f',1,'stm32h563xx.h']]],
  ['octospi_5fpsmar_5fmatch_5fmsk_288',['OCTOSPI_PSMAR_MATCH_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaca4dc0119a353d9b0eda07c08da4ed8f',1,'stm32h563xx.h']]],
  ['octospi_5fpsmar_5fmatch_5fpos_289',['OCTOSPI_PSMAR_MATCH_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa1a74a9ef06a19181feef9be097b09ed',1,'stm32h563xx.h']]],
  ['octospi_5fpsmkr_5fmask_290',['OCTOSPI_PSMKR_MASK',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5f9411afa0306c1ba02b6d4992ae2d38',1,'stm32h563xx.h']]],
  ['octospi_5fpsmkr_5fmask_5fmsk_291',['OCTOSPI_PSMKR_MASK_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4d076a29314837aa51bb3d0203950e45',1,'stm32h563xx.h']]],
  ['octospi_5fpsmkr_5fmask_5fpos_292',['OCTOSPI_PSMKR_MASK_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9cee45b4ead77c7734eb0662aa2cc46c',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fbusy_293',['OCTOSPI_SR_BUSY',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga82fd95e194f38935f36197397e83538b',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fbusy_5fmsk_294',['OCTOSPI_SR_BUSY_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4c28b3bcc41f6ce1e849720d581c86d3',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fbusy_5fpos_295',['OCTOSPI_SR_BUSY_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga74f97429600e8bbd4fc5b7d5cfac0045',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fflevel_296',['OCTOSPI_SR_FLEVEL',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5ec13eab0f62c0bf5a37ff12aa28600d',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fflevel_5fmsk_297',['OCTOSPI_SR_FLEVEL_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga46250d56e3c4e59600dae991f620f9d7',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fflevel_5fpos_298',['OCTOSPI_SR_FLEVEL_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga226c438c52f3eaa3806db1c2c796b6a0',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fftf_299',['OCTOSPI_SR_FTF',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaab597e3838f62fd3507e679b980cf6c0',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fftf_5fmsk_300',['OCTOSPI_SR_FTF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab6c507c2e6609774136237d999be51b9',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fftf_5fpos_301',['OCTOSPI_SR_FTF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4d0753bbe0c15a5e8b7bd1b30dfd888b',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fsmf_302',['OCTOSPI_SR_SMF',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga056529db32d87a3e849345e485be7120',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fsmf_5fmsk_303',['OCTOSPI_SR_SMF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga03d93da5617bdb9abd3ce8959dd040cf',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5fsmf_5fpos_304',['OCTOSPI_SR_SMF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba03f3b7eb317ba15ad85d05636894f',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftcf_305',['OCTOSPI_SR_TCF',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad0a35b4065bf2c2920059c92eb4c21dc',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftcf_5fmsk_306',['OCTOSPI_SR_TCF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaafa216138694bb00baf7729921987559',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftcf_5fpos_307',['OCTOSPI_SR_TCF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gacc059057b46afc320c46803cb594b5d8',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftef_308',['OCTOSPI_SR_TEF',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadb2612f2c3e861c0e5fe194bd5faff88',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftef_5fmsk_309',['OCTOSPI_SR_TEF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab388dd2e39430c309db1d3577541e2d6',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftef_5fpos_310',['OCTOSPI_SR_TEF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga40f22d12e0b30f78419d02b45efa7a16',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftof_311',['OCTOSPI_SR_TOF',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2fcae418687bfd8b2c53d1a35b73e06c',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftof_5fmsk_312',['OCTOSPI_SR_TOF_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadac795d8e67041c2f38ee6daafd2e6eb',1,'stm32h563xx.h']]],
  ['octospi_5fsr_5ftof_5fpos_313',['OCTOSPI_SR_TOF_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4f82a5992df85b5846f70476ec89ab8c',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdcyc_314',['OCTOSPI_TCR_DCYC',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6079aecf087ded11abd15f65cbe71e5d',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdcyc_5fmsk_315',['OCTOSPI_TCR_DCYC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaefb0c0ea220f62c0e25027414293aba0',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdcyc_5fpos_316',['OCTOSPI_TCR_DCYC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga923bb10872a92b0dd3c58db60f79a7c8',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdhqc_317',['OCTOSPI_TCR_DHQC',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5006e963b3497e6c7dfcd5cb17f81553',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdhqc_5fmsk_318',['OCTOSPI_TCR_DHQC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0cf35ae9df989c2ca291db6671ed828c',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fdhqc_5fpos_319',['OCTOSPI_TCR_DHQC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga96d91e63154e4a9d839899ee5d5fa6cf',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fsshift_320',['OCTOSPI_TCR_SSHIFT',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga048731714a9caac330845d2d42ed0555',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fsshift_5fmsk_321',['OCTOSPI_TCR_SSHIFT_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga183dc8b11178291572ca4c6259e89a47',1,'stm32h563xx.h']]],
  ['octospi_5ftcr_5fsshift_5fpos_322',['OCTOSPI_TCR_SSHIFT_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga37d366c5fcd5ea01b2fbc24f8590a245',1,'stm32h563xx.h']]],
  ['octospi_5ftypedef_323',['OCTOSPI_TypeDef',['../group___s_t_m32_h5xx__peripherals.html#gaf47293949667bea4d290908c79118fc1',1,'stm32h563xx.h']]],
  ['octospi_5fwabr_5falternate_324',['OCTOSPI_WABR_ALTERNATE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7fe7d1c8d0bd17b277a605729b27ed78',1,'stm32h563xx.h']]],
  ['octospi_5fwabr_5falternate_5fmsk_325',['OCTOSPI_WABR_ALTERNATE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabb266e5d16a8010e24ad005a2a9adb3d',1,'stm32h563xx.h']]],
  ['octospi_5fwabr_5falternate_5fpos_326',['OCTOSPI_WABR_ALTERNATE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7cb153ae90e8f973b98ebca89e48e2f3',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabdtr_327',['OCTOSPI_WCCR_ABDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga50a7692751fe7e98247f05bc978af600',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabdtr_5fmsk_328',['OCTOSPI_WCCR_ABDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7388ed1777c26e669f184e86ced2b72e',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabdtr_5fpos_329',['OCTOSPI_WCCR_ABDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga26a71aca85dbbf445804a0a20cf0f338',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_330',['OCTOSPI_WCCR_ABMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga99f08c88c56687b74addcfa1482b033b',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_5f0_331',['OCTOSPI_WCCR_ABMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4da09cca2ca28abcfd0b8acf0778b0cb',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_5f1_332',['OCTOSPI_WCCR_ABMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf50acef2692d47a4bd431b13ccfc0405',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_5f2_333',['OCTOSPI_WCCR_ABMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadbe0e9e7f2f5eff4637d63a63e44b718',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_5fmsk_334',['OCTOSPI_WCCR_ABMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga100c214fcdcf6398c760ecb61db9f722',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabmode_5fpos_335',['OCTOSPI_WCCR_ABMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7cd6f79740ae002ff84dc9895c7e190a',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabsize_336',['OCTOSPI_WCCR_ABSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9f6bd87aae512158afe3671651d86ea7',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabsize_5f0_337',['OCTOSPI_WCCR_ABSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad1cd5cdba5948f07ec8b7ac395e47a2f',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabsize_5f1_338',['OCTOSPI_WCCR_ABSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga95017965f9168c20c07a88d4f33908f5',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabsize_5fmsk_339',['OCTOSPI_WCCR_ABSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gadb00fea427896e378b0acdff091855a9',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fabsize_5fpos_340',['OCTOSPI_WCCR_ABSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3020c1456669a785e85a993644f59237',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5faddtr_341',['OCTOSPI_WCCR_ADDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga951dbb706df2b0ec0715abebf89779de',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5faddtr_5fmsk_342',['OCTOSPI_WCCR_ADDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gacf7fb64a8b8362388580178b9cf75f48',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5faddtr_5fpos_343',['OCTOSPI_WCCR_ADDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab669157dbdf48ed8bcee448f9ec35752',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_344',['OCTOSPI_WCCR_ADMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5b4b0d505b614538f0a05872cfbda1e4',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_5f0_345',['OCTOSPI_WCCR_ADMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga820a53a78ea9fbb50e4ada37f05d22a1',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_5f1_346',['OCTOSPI_WCCR_ADMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad60fac843b90bdc7c18f62a9959c3e56',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_5f2_347',['OCTOSPI_WCCR_ADMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabfea2976a5a786e35f8e25401288882d',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_5fmsk_348',['OCTOSPI_WCCR_ADMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0ee1a8750bf6cc5e6133a81957db6602',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadmode_5fpos_349',['OCTOSPI_WCCR_ADMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gac5e588d60de8253de171f97e99d18b50',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadsize_350',['OCTOSPI_WCCR_ADSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0ab1803b599ac7372c517a0ac269a836',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadsize_5f0_351',['OCTOSPI_WCCR_ADSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab774d1d984bf2cbd2edab232a41bb032',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadsize_5f1_352',['OCTOSPI_WCCR_ADSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4b4490e4afae2330aceb8c0041508b32',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadsize_5fmsk_353',['OCTOSPI_WCCR_ADSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga41e314011b287eae6d924128411a76ab',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fadsize_5fpos_354',['OCTOSPI_WCCR_ADSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae52cb15633080320f082a8bbe86301d4',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fddtr_355',['OCTOSPI_WCCR_DDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga1a87e7da681d744021b5d5d2443a4500',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fddtr_5fmsk_356',['OCTOSPI_WCCR_DDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad5a5829b92809aa1b1803b7ede033d29',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fddtr_5fpos_357',['OCTOSPI_WCCR_DDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeb19f321bd652b647f9359a729a277c9',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_358',['OCTOSPI_WCCR_DMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga13e47f94c9506e699abc7acb8353ee54',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_5f0_359',['OCTOSPI_WCCR_DMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad677951cfbc20192591bb2a095df7cdd',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_5f1_360',['OCTOSPI_WCCR_DMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf79498af2fbd0a9a89d5a795254867c1',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_5f2_361',['OCTOSPI_WCCR_DMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga41ff61de95dd2c032dd0e4d50a63e23e',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_5fmsk_362',['OCTOSPI_WCCR_DMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9309b176a3961e5a1b40da570094a5bf',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdmode_5fpos_363',['OCTOSPI_WCCR_DMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga66b6c7741ccddf4a1381e2ba82340fac',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdqse_364',['OCTOSPI_WCCR_DQSE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9df40bf13c3700b396dd1129980290a9',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdqse_5fmsk_365',['OCTOSPI_WCCR_DQSE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga93933ebbe7cbedcc8eff864739911c02',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fdqse_5fpos_366',['OCTOSPI_WCCR_DQSE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga43d9edf7ff8fdf89f34ef63fa6d08116',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fidtr_367',['OCTOSPI_WCCR_IDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga62b99b4628ab7a640882a7dd34bfe222',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fidtr_5fmsk_368',['OCTOSPI_WCCR_IDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga7e3eeb324992e21f9e402dc851ac9bc0',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fidtr_5fpos_369',['OCTOSPI_WCCR_IDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafe9ab09d0a2e22d79160027c177ba968',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_370',['OCTOSPI_WCCR_IMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9128e84b87d1f5460c6dd14de743dd21',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_5f0_371',['OCTOSPI_WCCR_IMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga35ed633c2ade2cc37c941de7f3a96fec',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_5f1_372',['OCTOSPI_WCCR_IMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga259a181c550afb30183d7018c706628f',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_5f2_373',['OCTOSPI_WCCR_IMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga241da4056b9cd801d531cfbbf0ba3f45',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_5fmsk_374',['OCTOSPI_WCCR_IMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga879a4ddfd21ca96bcf9b2826b14040ad',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fimode_5fpos_375',['OCTOSPI_WCCR_IMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga70aa10caccc4df72128f02bcfd661ac0',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fisize_376',['OCTOSPI_WCCR_ISIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga1e4fde2f4c4d8c16aec31d69e492f1c0',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fisize_5f0_377',['OCTOSPI_WCCR_ISIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad6c6fbd26adca50badd6d920a8f752dd',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fisize_5f1_378',['OCTOSPI_WCCR_ISIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga445b9f6f88a776f23c7f0b1b476034fb',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fisize_5fmsk_379',['OCTOSPI_WCCR_ISIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad23da7ebf4cffd823a464e91af00dfc1',1,'stm32h563xx.h']]],
  ['octospi_5fwccr_5fisize_5fpos_380',['OCTOSPI_WCCR_ISIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf672e9223fb6dea0dad5202976962a74',1,'stm32h563xx.h']]],
  ['octospi_5fwir_5finstruction_381',['OCTOSPI_WIR_INSTRUCTION',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafb77311cbc0891c0e513d2bd7518b8c4',1,'stm32h563xx.h']]],
  ['octospi_5fwir_5finstruction_5fmsk_382',['OCTOSPI_WIR_INSTRUCTION_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga78cf9a28b363ed81a1d17ff076bee115',1,'stm32h563xx.h']]],
  ['octospi_5fwir_5finstruction_5fpos_383',['OCTOSPI_WIR_INSTRUCTION_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga24c464331215463028b4c04bb6c0ebae',1,'stm32h563xx.h']]],
  ['octospi_5fwpabr_5falternate_384',['OCTOSPI_WPABR_ALTERNATE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga68e4c31abc117889167ae5622982e52e',1,'stm32h563xx.h']]],
  ['octospi_5fwpabr_5falternate_5fmsk_385',['OCTOSPI_WPABR_ALTERNATE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga569fa96455f46639f4ff5a7082e47694',1,'stm32h563xx.h']]],
  ['octospi_5fwpabr_5falternate_5fpos_386',['OCTOSPI_WPABR_ALTERNATE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5b30966f6b177671c0519a947bbfe7cf',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabdtr_387',['OCTOSPI_WPCCR_ABDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga93450a9fa253a9a08773c3cd190a95c0',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabdtr_5fmsk_388',['OCTOSPI_WPCCR_ABDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2a562546aaaca879628caeaacf1a2562',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabdtr_5fpos_389',['OCTOSPI_WPCCR_ABDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga477c527009d17d80174792c022047666',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_390',['OCTOSPI_WPCCR_ABMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8368bd07705e10ce0f57bbe28879a754',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_5f0_391',['OCTOSPI_WPCCR_ABMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeb1e1fc1fbd393283445ec1f2d544fbf',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_5f1_392',['OCTOSPI_WPCCR_ABMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaabe2649e11dd0ab617b22b6f0fecbe83',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_5f2_393',['OCTOSPI_WPCCR_ABMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga33aaefe2ab41c88723068de710d62608',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_5fmsk_394',['OCTOSPI_WPCCR_ABMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga4214cc68e50a904f0ff624d7d389f76b',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabmode_5fpos_395',['OCTOSPI_WPCCR_ABMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaacb9b825bdfcef21a67154f873cec5ff',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabsize_396',['OCTOSPI_WPCCR_ABSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga84ce4a751e0baf0a3bfce1d712b9a41a',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabsize_5f0_397',['OCTOSPI_WPCCR_ABSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga26e6d2984f7d20d8a956bf69c046d9a6',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabsize_5f1_398',['OCTOSPI_WPCCR_ABSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad634db96bc492de57b57aa7a495a4351',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabsize_5fmsk_399',['OCTOSPI_WPCCR_ABSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8cb732fabf0cd8a1ff6c7ada3e9e061d',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fabsize_5fpos_400',['OCTOSPI_WPCCR_ABSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0bff25fac86e71100cafadde86bfbf52',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5faddtr_401',['OCTOSPI_WPCCR_ADDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga23f95b2b8d1c86da54d1ee7ee9a58ad7',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5faddtr_5fmsk_402',['OCTOSPI_WPCCR_ADDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa47d2f6e6deeda4714cf610f5d469928',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5faddtr_5fpos_403',['OCTOSPI_WPCCR_ADDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga21a8b6c4b1ee9ffdef96f81ede4fa63a',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_404',['OCTOSPI_WPCCR_ADMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad49e812846adc8b618fc2007be4179d8',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_5f0_405',['OCTOSPI_WPCCR_ADMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5f3871aa9090f3addb812a3d033fa3d8',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_5f1_406',['OCTOSPI_WPCCR_ADMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga32057150b2cfcded9e7bfeee2eea767d',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_5f2_407',['OCTOSPI_WPCCR_ADMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gafb3089218c300f1475b5f6aa62e99bb2',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_5fmsk_408',['OCTOSPI_WPCCR_ADMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8b106eac1882f81e405cb39506ec0fdd',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadmode_5fpos_409',['OCTOSPI_WPCCR_ADMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae42b5f3ec261b2e8feff3c40682498ef',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadsize_410',['OCTOSPI_WPCCR_ADSIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad30bf0464895ff016dfbcdfa8fcaa268',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadsize_5f0_411',['OCTOSPI_WPCCR_ADSIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaf82ac81d736da060c8b8eb4f0ab9546f',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadsize_5f1_412',['OCTOSPI_WPCCR_ADSIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6a6330242dfe7dc641e4e9005dc4a82a',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadsize_5fmsk_413',['OCTOSPI_WPCCR_ADSIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae5c1a8ee04dfaaa4ce4e27bcf4d75900',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fadsize_5fpos_414',['OCTOSPI_WPCCR_ADSIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa18a13eab666433232a8f7ed82e8df4a',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fddtr_415',['OCTOSPI_WPCCR_DDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab75e49e8e975506004397bbe54bb66c1',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fddtr_5fmsk_416',['OCTOSPI_WPCCR_DDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga65086edbc7661ca7f7e24400e45f78e9',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fddtr_5fpos_417',['OCTOSPI_WPCCR_DDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab9cc133a984ce53d29579ac3809b5b85',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_418',['OCTOSPI_WPCCR_DMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2ce7c94d9d5514d25954e422512ebffc',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_5f0_419',['OCTOSPI_WPCCR_DMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga03829c8fcd4eda215ef947601c190d96',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_5f1_420',['OCTOSPI_WPCCR_DMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6ead871f4d061ec6db92a834abb52b64',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_5f2_421',['OCTOSPI_WPCCR_DMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga38de68a5e0b88b53861d8b698d1e4674',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_5fmsk_422',['OCTOSPI_WPCCR_DMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa8d40107fcbc13887a31a34a96319bfe',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdmode_5fpos_423',['OCTOSPI_WPCCR_DMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gad1cb7351f2d59ae17a25f6bd49f7c246',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdqse_424',['OCTOSPI_WPCCR_DQSE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga727cc9b28349934ed9afe9af8f5abd88',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdqse_5fmsk_425',['OCTOSPI_WPCCR_DQSE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaacc548ac0458c714c1216a8ac9a49528',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fdqse_5fpos_426',['OCTOSPI_WPCCR_DQSE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8d8cae7ff80ced2ba055027a324ffc56',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fidtr_427',['OCTOSPI_WPCCR_IDTR',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3720eec8fbc23f0649b2dc3d488b8504',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fidtr_5fmsk_428',['OCTOSPI_WPCCR_IDTR_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9a9c2138b6c58c2c255f359a11f4b836',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fidtr_5fpos_429',['OCTOSPI_WPCCR_IDTR_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga30d9751dc2f197a775a973d085615beb',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_430',['OCTOSPI_WPCCR_IMODE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga5208b57d6d5f2fac6e0cf4dc9e58e020',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_5f0_431',['OCTOSPI_WPCCR_IMODE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga155d7df2fc67177e3a1a08d499ed8e0c',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_5f1_432',['OCTOSPI_WPCCR_IMODE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga6c38acae18aa3aeebc0d45ff9c111d5b',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_5f2_433',['OCTOSPI_WPCCR_IMODE_2',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaef210e1935f36b2191b276a66dfc31cb',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_5fmsk_434',['OCTOSPI_WPCCR_IMODE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gae1f157c38aa427c8c3c6599ef7da7013',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fimode_5fpos_435',['OCTOSPI_WPCCR_IMODE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2df68f0df2aac05bed02528adb305563',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fisize_436',['OCTOSPI_WPCCR_ISIZE',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3de3ba2d673615809eeb9c69e45d75cd',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fisize_5f0_437',['OCTOSPI_WPCCR_ISIZE_0',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaa170f1704670b163a6e896f66d12069c',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fisize_5f1_438',['OCTOSPI_WPCCR_ISIZE_1',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab815ed8529cb0d4465b227781b0fa689',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fisize_5fmsk_439',['OCTOSPI_WPCCR_ISIZE_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gaeb58b2cb1ebaf96753bdc9fdd43c5c33',1,'stm32h563xx.h']]],
  ['octospi_5fwpccr_5fisize_5fpos_440',['OCTOSPI_WPCCR_ISIZE_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga17a51f63f7af6ba9bc904651aeed82ba',1,'stm32h563xx.h']]],
  ['octospi_5fwpir_5finstruction_441',['OCTOSPI_WPIR_INSTRUCTION',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga169acab13e1eb72f8e19bcc89bb57490',1,'stm32h563xx.h']]],
  ['octospi_5fwpir_5finstruction_5fmsk_442',['OCTOSPI_WPIR_INSTRUCTION_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9b7475130fd7754394dc6a47ff297284',1,'stm32h563xx.h']]],
  ['octospi_5fwpir_5finstruction_5fpos_443',['OCTOSPI_WPIR_INSTRUCTION_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga25752537d2f8ecdb64e64ed0b7b57ee2',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdcyc_444',['OCTOSPI_WPTCR_DCYC',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga16d08a0c55e3ebe56548e749ef01dcf3',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdcyc_5fmsk_445',['OCTOSPI_WPTCR_DCYC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga17842a7de2c6f6a896a446442079436f',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdcyc_5fpos_446',['OCTOSPI_WPTCR_DCYC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga9f679ce3e9bee25711d24477265defc6',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdhqc_447',['OCTOSPI_WPTCR_DHQC',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga8099a9008c99565a43b1962684a79a50',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdhqc_5fmsk_448',['OCTOSPI_WPTCR_DHQC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga3f37330fa67682a86dc656c039af8dd5',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fdhqc_5fpos_449',['OCTOSPI_WPTCR_DHQC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga0bb9a9a9b0dcccac55d3e4c4962d6942',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fsshift_450',['OCTOSPI_WPTCR_SSHIFT',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga2cb3eddb36dcca8fcf25ea10f83ea128',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fsshift_5fmsk_451',['OCTOSPI_WPTCR_SSHIFT_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga186517373a556e620b708e4d30248c21',1,'stm32h563xx.h']]],
  ['octospi_5fwptcr_5fsshift_5fpos_452',['OCTOSPI_WPTCR_SSHIFT_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gab3bc3eecc70ab08f523b1ce0aa5bd7d1',1,'stm32h563xx.h']]],
  ['octospi_5fwtcr_5fdcyc_453',['OCTOSPI_WTCR_DCYC',['../group___s_t_m32_h5xx___peripheral__declaration.html#ga42a04cadb00acdc7849264af2b81833a',1,'stm32h563xx.h']]],
  ['octospi_5fwtcr_5fdcyc_5fmsk_454',['OCTOSPI_WTCR_DCYC_Msk',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabe194f5040e595c8edd8b62d41d923d4',1,'stm32h563xx.h']]],
  ['octospi_5fwtcr_5fdcyc_5fpos_455',['OCTOSPI_WTCR_DCYC_Pos',['../group___s_t_m32_h5xx___peripheral__declaration.html#gabfae8312b33fbcbdef5ac38c2f6deccc',1,'stm32h563xx.h']]],
  ['oden_5fbitnumber_456',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_457',['ODR',['../group___s_t_m32_h563xx.html#gabff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_458',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20stop_20bits_459',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['of_20unitary_20conversion_20or_20sequence_20conversions_460',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['of_20view_461',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['off_20block_20selection_462',['Memory shut-off block selection',['../group___p_w_r_ex___memory___shut___off.html',1,'']]],
  ['offlinecapable_463',['OfflineCapable',['../struct_i3_c___b_c_r_type_def.html#a9f26b4579e9fe2a16d837a1a3c234af1',1,'I3C_BCRTypeDef']]],
  ['offset_464',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef']]],
  ['offset_20number_465',['ADC instance - Offset number',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html',1,'']]],
  ['offset_20sign_466',['ADC Extended Offset Sign',['../group___a_d_c_ex___offset_sign.html',1,'']]],
  ['offsetnumber_467',['OffsetNumber',['../struct_a_d_c___channel_conf_type_def.html#a0e0de195274f02ddfefd275a91bdf8c8',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsaturation_468',['OffsetSaturation',['../struct_a_d_c___channel_conf_type_def.html#a909e6451a709b11aec8b81b085b9ddde',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsign_469',['OffsetSign',['../struct_a_d_c___channel_conf_type_def.html#aa9c4f21c009a8de7fba877945dc53e15',1,'ADC_ChannelConfTypeDef']]],
  ['offstate_20selection_20for_20idle_20mode_20state_470',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_471',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_472',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_473',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_474',['OFR1',['../group___s_t_m32_h563xx.html#ga4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_475',['OFR2',['../group___s_t_m32_h563xx.html#ga7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_476',['OFR3',['../group___s_t_m32_h563xx.html#ga66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_477',['OFR4',['../group___s_t_m32_h563xx.html#gafe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['ois_5fnum_478',['OIS_Num',['../struct_device___setting.html#a0fc3a9985c4e5802d0d5d9902310e3d2',1,'Device_Setting']]],
  ['ois_5fx2_5fslave_5faddr_479',['OIS_X2_Slave_Addr',['../struct_device___setting.html#a9e3cfdc7f75a86e00b48b5fdd8435f74',1,'Device_Setting']]],
  ['ois_5fx_5fslave_5faddr_480',['OIS_X_Slave_Addr',['../struct_device___setting.html#ac923fe9277f33066719bd2c36bf74a85',1,'Device_Setting']]],
  ['ois_5fy2_5fslave_5fadrr_481',['OIS_Y2_Slave_Adrr',['../struct_device___setting.html#a1544f984a2d197e1790d0019a93b86d2',1,'Device_Setting']]],
  ['ois_5fy_5fslave_5faddr_482',['OIS_Y_Slave_Addr',['../struct_device___setting.html#a0b54138ebef56ec75e5f4f6e39073412',1,'Device_Setting']]],
  ['ok_5fcount_5fx_5fh_483',['Ok_Count_X_H',['../struct_a_m_a___ringing.html#a2dd33013e985a89f1d9ff594b8e5bf33',1,'AMA_Ringing']]],
  ['ok_5fcount_5fx_5fl_484',['Ok_Count_X_L',['../struct_a_m_a___ringing.html#a75b28e10304c85fa8ee330dfeb9c07e4',1,'AMA_Ringing']]],
  ['ok_5fcount_5fy_5fh_485',['Ok_Count_Y_H',['../struct_a_m_a___ringing.html#a95c13024f7b1c4bffd82410d016a94f6',1,'AMA_Ringing']]],
  ['ok_5fcount_5fy_5fl_486',['Ok_Count_Y_L',['../struct_a_m_a___ringing.html#a0df122e2499a097f5273cd67ea7e732f',1,'AMA_Ringing']]],
  ['oled_2ec_487',['OLED.c',['../_o_l_e_d_8c.html',1,'']]],
  ['oled_2ed_488',['OLED.d',['../_o_l_e_d_8d.html',1,'']]],
  ['oled_2eh_489',['OLED.h',['../_o_l_e_d_8h.html',1,'']]],
  ['oled_5fdefault_490',['OLED_Default',['../_o_l_e_d_8h.html#ac7b56fd34169ca204c959a058440ca2c',1,'OLED_Default():&#160;OLED.c'],['../_o_l_e_d_8c.html#ac7b56fd34169ca204c959a058440ca2c',1,'OLED_Default():&#160;OLED.c']]],
  ['oled_5fdisplay_491',['OLED_Display',['../_o_l_e_d_8h.html#ae6c15268dc96a403e00d401a1564cfd5',1,'OLED.h']]],
  ['oled_5ffirmwareinfo_492',['OLED_FirmwareInfo',['../_o_l_e_d_8h.html#ac0bd7ecb91940fe65eebeb0c64448eb7',1,'OLED_FirmwareInfo(char *version):&#160;OLED.c'],['../_o_l_e_d_8c.html#ac0bd7ecb91940fe65eebeb0c64448eb7',1,'OLED_FirmwareInfo(char *version):&#160;OLED.c']]],
  ['oled_5fgetstatus_493',['OLED_GetStatus',['../_o_l_e_d_8h.html#a45c38ce6d136c10003fb754778649e51',1,'OLED_GetStatus():&#160;OLED.c'],['../_o_l_e_d_8c.html#a45c38ce6d136c10003fb754778649e51',1,'OLED_GetStatus():&#160;OLED.c']]],
  ['oled_5finit_494',['OLED_Init',['../_o_l_e_d_8h.html#a7372e46460a371e4d94a0ee7f5f1a1fd',1,'OLED_Init(void):&#160;OLED.c'],['../_o_l_e_d_8c.html#a7372e46460a371e4d94a0ee7f5f1a1fd',1,'OLED_Init(void):&#160;OLED.c']]],
  ['oled_5finit_495',['oLed_Init',['../ssd1306_8h.html#a9ead514c5bd0651fd5e86e30d911b717',1,'oLed_Init(void):&#160;ssd1306.c'],['../ssd1306_8c.html#a9ead514c5bd0651fd5e86e30d911b717',1,'oLed_Init(void):&#160;ssd1306.c']]],
  ['oled_5fpowerinfo_5fchannel_496',['OLED_PowerInfo_Channel',['../_o_l_e_d_8h.html#a59279576a537e2e8dfccf1d2a520b276',1,'OLED.h']]],
  ['oled_5fpowerinfo_5fchannel1_497',['OLED_PowerInfo_Channel1',['../_o_l_e_d_8h.html#a59279576a537e2e8dfccf1d2a520b276ad0a94db5a0dc9190bfe0de36638b9036',1,'OLED.h']]],
  ['oled_5fpowerinfo_5fchannel2_498',['OLED_PowerInfo_Channel2',['../_o_l_e_d_8h.html#a59279576a537e2e8dfccf1d2a520b276ad60c1aa2cde15a7f7506d67a455e80ad',1,'OLED.h']]],
  ['oled_5fpowerinfo_5fupdate_499',['OLED_PowerInfo_Update',['../_o_l_e_d_8h.html#a9403514332e9f828d90bd841d02e8187',1,'OLED_PowerInfo_Update():&#160;OLED.c'],['../_o_l_e_d_8c.html#a9403514332e9f828d90bd841d02e8187',1,'OLED_PowerInfo_Update():&#160;OLED.c']]],
  ['oled_5fscreenupdate_500',['OLED_ScreenUpdate',['../_o_l_e_d_8h.html#a87cf62c3da8ccfd6d47c05b182238c65',1,'OLED_ScreenUpdate(void):&#160;OLED.c'],['../_o_l_e_d_8c.html#ac2ba868dbe0f8d0e35e93d4a7a886032',1,'OLED_ScreenUpdate():&#160;OLED.c']]],
  ['oled_5fsetpowerinfo_5fiovdd_501',['OLED_SetPowerInfo_Iovdd',['../_o_l_e_d_8h.html#a9565f50c1f75d51b93ca317cdb854879',1,'OLED_SetPowerInfo_Iovdd(uint8_t Ch, int value):&#160;OLED.c'],['../_o_l_e_d_8c.html#a9565f50c1f75d51b93ca317cdb854879',1,'OLED_SetPowerInfo_Iovdd(uint8_t Ch, int value):&#160;OLED.c']]],
  ['oled_5fsetpowerinfo_5fvdd_502',['OLED_SetPowerInfo_Vdd',['../_o_l_e_d_8h.html#acabeb05df02b5163f6f945d38b0d5dfc',1,'OLED_SetPowerInfo_Vdd(uint8_t Ch, int value):&#160;OLED.c'],['../_o_l_e_d_8c.html#acabeb05df02b5163f6f945d38b0d5dfc',1,'OLED_SetPowerInfo_Vdd(uint8_t Ch, int value):&#160;OLED.c']]],
  ['oled_5fsetstatus_503',['OLED_SetStatus',['../_o_l_e_d_8h.html#ab6abfc7b5bedde44c799d782283a3e44',1,'OLED_SetStatus(uint8_t Status):&#160;OLED.c'],['../_o_l_e_d_8c.html#ab6abfc7b5bedde44c799d782283a3e44',1,'OLED_SetStatus(uint8_t Status):&#160;OLED.c']]],
  ['on_20conversion_20data_504',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['on_20gpio_505',['Fast-mode Plus on GPIO',['../group___s_b_s___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20reset_506',['On Reset',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m1___r_s_t.html',1,'FLASH Option Bytes SRAM1 Erase On Reset'],['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m1__3___r_s_t.html',1,'FLASH Option Bytes SRAM1_3 Erase On Reset'],['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'FLASH Option Bytes SRAM2 Erase On Reset']]],
  ['on_20rx_20error_507',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['one_20bit_20sampling_20method_508',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_509',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_510',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_511',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_512',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_513',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp_5finvertinginput_5fvinm_514',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_515',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_516',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_517',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_518',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_519',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_520',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_521',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_522',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_523',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_524',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_525',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_526',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_527',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_528',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_529',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['operation_20area_530',['FLASH Operation Area',['../group___f_l_a_s_h___operation___area.html',1,'']]],
  ['operation_20functions_531',['Operation Functions',['../group___d_m_a___exported___functions___group2.html',1,'I/O Operation Functions'],['../group___d_m_a_ex___exported___functions___group2.html',1,'Linked-List IO Operation Functions'],['../group___d_m_a_ex___exported___functions___group5.html',1,'Suspend and Resume Operation Functions']]],
  ['operation_20functions_532',['operation functions',['../group___i2_c___exported___functions___group2.html',1,'Input and Output operation functions'],['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['operation_20type_533',['FLASH Operation Type',['../group___f_l_a_s_h___operation___type.html',1,'']]],
  ['operational_20functions_534',['operational functions',['../group___i3_c___exported___functions___group5.html',1,'Controller operational functions.'],['../group___i3_c___exported___functions___group6.html',1,'Target operational functions.']]],
  ['operationtype_535',['OperationType',['../struct_f_l_a_s_h___operation_type_def.html#a99b05da9fbabcb37b357b2bba2f886aa',1,'FLASH_OperationTypeDef']]],
  ['opsr_536',['OPSR',['../group___s_t_m32_h563xx.html#ga7e773391f0e406647ce89c8aa5167fd0',1,'FLASH_TypeDef']]],
  ['optcr_537',['OPTCR',['../group___s_t_m32_h563xx.html#gacfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['option_20bytes_20boot_20configuration_538',['FLASH Option Bytes Boot configuration',['../group___f_l_a_s_h___o_b___b_o_o_t___c_o_n_f_i_g.html',1,'']]],
  ['option_20bytes_20boot_20lock_539',['FLASH Option Bytes Boot Lock',['../group___f_l_a_s_h___o_b___b_o_o_t___l_o_c_k.html',1,'']]],
  ['option_20bytes_20global_20trustzone_540',['FLASH Option Bytes Global TrustZone',['../group___f_l_a_s_h___o_b___u_s_e_r___t_z_e_n.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_541',['FLASH Option Bytes nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_542',['FLASH Option Bytes nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20sram1_20erase_20on_20reset_543',['FLASH Option Bytes SRAM1 Erase On Reset',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m1___r_s_t.html',1,'']]],
  ['option_20bytes_20sram1_5f3_20erase_20on_20reset_544',['FLASH Option Bytes SRAM1_3 Erase On Reset',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m1__3___r_s_t.html',1,'']]],
  ['option_20bytes_20sram2_20erase_20on_20reset_545',['FLASH Option Bytes SRAM2 Erase On Reset',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html',1,'']]],
  ['option_20bytes_20usb_20power_20delivery_20configuration_546',['FLASH Option Bytes USB power delivery configuration',['../group___o_b___u_s_e_r___u_s_b_p_d___d_i_s.html',1,'']]],
  ['option_20bytes_20user_20bkpram_20ecc_20check_547',['FLASH Option Bytes User BKPRAM ECC check',['../group___f_l_a_s_h___o_b___u_s_e_r___b_k_p_r_a_m___e_c_c.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_548',['FLASH Option Bytes User IWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20user_20sram1_20ecc_20check_549',['FLASH Option Bytes User SRAM1 ECC check',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m1___e_c_c.html',1,'']]],
  ['option_20bytes_20user_20sram2_20ecc_20check_550',['FLASH Option Bytes User SRAM2 ECC check',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___e_c_c.html',1,'']]],
  ['option_20bytes_20user_20sram3_20ecc_20check_551',['FLASH Option Bytes User SRAM3 ECC check',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m3___e_c_c.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_552',['FLASH Option Bytes User WWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20vdd_20io_20hslv_553',['FLASH Option Bytes VDD IO HSLV',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d___h_s_l_v.html',1,'']]],
  ['option_20bytes_20vddio2_20io_20hslv_554',['FLASH Option Bytes VDDIO2 IO HSLV',['../group___f_l_a_s_h___o_b___u_s_e_r___i_o___v_d_d_i_o2___h_s_l_v.html',1,'']]],
  ['option_20bytes_20write_20protection_20sectors_555',['FLASH Option Bytes Write Protection Sectors',['../group___f_l_a_s_h___o_b___write___protection___sectors.html',1,'']]],
  ['option_20definition_556',['OPTION DEFINITION',['../group___i3_c___d_y_n_a_m_i_c___a_d_d_r_e_s_s___o_p_t_i_o_n___d_e_f_i_n_i_t_i_o_n.html',1,'I3C DYNAMIC ADDRESS OPTION DEFINITION'],['../group___i3_c___o_p_t_i_o_n___d_e_f_i_n_i_t_i_o_n.html',1,'OPTION DEFINITION']]],
  ['option_20type_557',['FLASH Option Type',['../group___f_l_a_s_h___option___type.html',1,'']]],
  ['optionbyte_5fall_558',['OPTIONBYTE_ALL',['../group___f_l_a_s_h___option___type.html#ga242f762f6db284aa457287f8bd74145b',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fboot_5flock_559',['OPTIONBYTE_BOOT_LOCK',['../group___f_l_a_s_h___option___type.html#ga8b5635a8e16d7fb9f067c3e0b2acd88e',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fbootaddr_560',['OPTIONBYTE_BOOTADDR',['../group___f_l_a_s_h___option___type.html#gaf06f5cdab2ceba8dd9c61ca305f92516',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fhdp_561',['OPTIONBYTE_HDP',['../group___f_l_a_s_h___option___type.html#ga2494b5ca226abead21fb6fda8c70b14b',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fotp_5flock_562',['OPTIONBYTE_OTP_LOCK',['../group___f_l_a_s_h___option___type.html#ga8dbeec0d54c7f468cd0faed416438daa',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fprod_5fstate_563',['OPTIONBYTE_PROD_STATE',['../group___f_l_a_s_h___option___type.html#gab269fdaedc96daa9318801d2ef3d81be',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_564',['OPTIONBYTE_USER',['../group___f_l_a_s_h___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32h5xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_565',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32h5xx_hal_flash_ex.h']]],
  ['options_566',['I2C Sequential Transfer Options',['../group___i2_c___x_f_e_r_o_p_t_i_o_n_s.html',1,'']]],
  ['optiontype_567',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_568',['OPTKEYR',['../group___s_t_m32_h563xx.html#gafc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_569',['OPTR',['../group___s_t_m32_h563xx.html#ga0a5451bd489a6183347939eecfb69b14',1,'FDCAN_Config_TypeDef']]],
  ['optsr2_5fcur_570',['OPTSR2_CUR',['../group___s_t_m32_h563xx.html#ga1903b8aa5030fb0c0d5f44e6fe0c402e',1,'FLASH_TypeDef']]],
  ['optsr2_5fprg_571',['OPTSR2_PRG',['../group___s_t_m32_h563xx.html#ga9a069847616fe394b1310a696fc99d78',1,'FLASH_TypeDef']]],
  ['optsr_5fcur_572',['OPTSR_CUR',['../group___s_t_m32_h563xx.html#ga72086ba86b5d518db774b4ecfcda3692',1,'FLASH_TypeDef']]],
  ['optsr_5fprg_573',['OPTSR_PRG',['../group___s_t_m32_h563xx.html#ga563cbf6a4993dfc72ccdc5d8efd57572',1,'FLASH_TypeDef']]],
  ['or_574',['OR',['../group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR'],['../group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b',1,'TAMP_TypeDef::OR'],['../group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b',1,'ADC_TypeDef::OR'],['../group___s_t_m32_h563xx.html#ga75ade4a9b3d40781fd80ce3e6589e98b',1,'DTS_TypeDef::OR']]],
  ['or_203_575',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20differential_20ending_576',['Channel - Single or differential ending',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html',1,'']]],
  ['or_20disabled_20status_577',['or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___peripheral___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b4___peripheral___clock___enable___disable___status.html',1,'AHB4 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b3___peripheral___clock___enable___disable___status.html',1,'APB3 Peripheral Clock Enabled or Disabled Status']]],
  ['or_20sequence_20conversions_578',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['or_20stop_20mode_579',['I2C Start or Stop Mode',['../group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e.html',1,'']]],
  ['or1_580',['OR1',['../group___s_t_m32_h563xx.html#ga9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['oscillator_20type_581',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_582',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_583',['OSPEEDR',['../group___s_t_m32_h563xx.html#ga328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_584',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_585',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otp_20blocks_586',['FLASH OTP blocks',['../group___f_l_a_s_h___o_t_p___blocks.html',1,'']]],
  ['otpblocklock_587',['OTPBlockLock',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a8a56dfc28bdfd7178cfda6e50c5466f2',1,'FLASH_OBProgramInitTypeDef']]],
  ['otpblr_5fcur_588',['OTPBLR_CUR',['../group___s_t_m32_h563xx.html#ga1e83ce3ceea277cb0d60bd79cd094fe5',1,'FLASH_TypeDef']]],
  ['otpblr_5fprg_589',['OTPBLR_PRG',['../group___s_t_m32_h563xx.html#ga48e0d2c4cc9904f16e01282d51a9ff79',1,'FLASH_TypeDef']]],
  ['otyper_590',['OTYPER',['../group___s_t_m32_h563xx.html#ga9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_20value_591',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['outer_592',['OUTER',['../group___c_o_r_t_e_x___exported___macros.html#ga601cfa8ff85c101613fe4d7b02432dbc',1,'stm32h5xx_hal_cortex.h']]],
  ['output_593',['Output',['../group___r_c_c___p_l_l1___clock___output.html',1,'RCC PLL1 Clock Output'],['../group___r_c_c___p_l_l2___clock___output.html',1,'RCC PLL2 Clock Output']]],
  ['output_20compare_20and_20pwm_20modes_594',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_595',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_596',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_597',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_598',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_599',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_600',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_20operation_20functions_601',['Input and Output operation functions',['../group___i2_c___exported___functions___group2.html',1,'']]],
  ['output_20source_602',['Low Speed Microcontroller Clock Output Source',['../group___r_c_c_ex___l_s_c_o___clock___source.html',1,'']]],
  ['output_5fch_5fsel_603',['OUTPUT_CH_Sel',['../struct_output___control.html#a56d29e6b88bc15e20b244c0f0b1cbb91',1,'Output_Control']]],
  ['output_5fcontrol_604',['Output_Control',['../struct_output___control.html',1,'Output_Control'],['../_reg_8h.html#a620b331494568e20967f27a95295abb7',1,'Output_Control:&#160;Reg.h']]],
  ['output_5fctrl_605',['Output_Ctrl',['../struct___reg___map.html#a380374ea46882769d00b49d13abf223a',1,'_Reg_Map']]],
  ['over_20sampling_606',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['overrun_607',['Overrun',['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef']]],
  ['overrun_20behavior_20on_20conversion_20data_608',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['overrun_20disable_609',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_610',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_611',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['oversampling_612',['Oversampling',['../struct_a_d_c___init_type_def.html#ac56060c128320b1fa8f7a505e42183cc',1,'ADC_InitTypeDef']]],
  ['oversampling_20data_20shift_613',['Oversampling - Data shift',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html',1,'']]],
  ['oversampling_20discontinuous_20mode_614',['Oversampling - Discontinuous mode',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html',1,'']]],
  ['oversampling_20oversampling_20scope_20for_20adc_20group_20regular_615',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversampling_20ratio_616',['Oversampling - Ratio',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html',1,'']]],
  ['oversampling_20scope_20for_20adc_20group_20regular_617',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversamplingmode_618',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a9f2cda697b30bc6c4d4fcd1eccd8c3cd',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_619',['OversamplingStopReset',['../struct_a_d_c___oversampling_type_def.html#a7ee9e95c9ba2331a0c7ef22af6dd7dd8',1,'ADC_OversamplingTypeDef']]],
  ['ovr_5fdata_5foverwritten_620',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_621',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_622',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['own_20activity_20state_623',['OWN ACTIVITY STATE',['../group___i3_c___o_w_n___a_c_t_i_v_i_t_y___s_t_a_t_e.html',1,'']]],
  ['own_20address2_20masks_624',['I2C Own Address2 Masks',['../group___i2_c___o_w_n___a_d_d_r_e_s_s2___m_a_s_k_s.html',1,'']]],
  ['ownaddress1_625',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_626',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_627',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
