{"Source Block": ["hdl/projects/ad9213_dual_ebz/s10soc/system_top.v@241:278@HdlStmProcess", " genvar i;\n for (i = 0; i < 512; i = i + 16) begin\n    assign adc_data[(2*i)+31:(2*i)] ={adc_data_1_swap[i+15:i],adc_data_0_swap[i+15:i]};\n end\n\n always @(posedge rx_device_clk_0) begin\n   adc_swap_d1 <= adc_swap;\n   adc_swap_d2 <= adc_swap_d1;\n\n   if (adc_swap_d2 == 1'b0) begin\n     adc_data_0_swap <= adc_data_0;\n     adc_data_1_swap <= adc_data_1;\n   end else begin\n     adc_data_0_swap <= adc_data_1;\n     adc_data_1_swap <= adc_data_0;\n   end\n\n   adc_data_0_d1 <= adc_data_0;\n   adc_data_1_d1 <= adc_data_1;\n\n   case ({adc_enable_1,adc_enable_0})\n     2'b01: adc_data_d1 <= {adc_data_0,adc_data_0_d1};\n     2'b10: adc_data_d1 <= {adc_data_1,adc_data_1_d1};\n     2'b11: adc_data_d1 <= adc_data;\n     default: adc_data_d1 <= adc_data_d1;\n   endcase\n   case ({adc_enable_1,adc_enable_0})\n     2'b01: adc_valid_d1 <= ~adc_valid_d1;\n     2'b10: adc_valid_d1 <= ~adc_valid_d1;\n     2'b11: adc_valid_d1<= adc_valid;\n     default: adc_valid_d1 <= adc_valid;\n   endcase\n end\n\n  system_bd i_system_bd (\n    .sys_clk_clk                          ( sys_clk ),\n    .sys_rst_reset_n                      ( sys_resetn_s ),\n    .h2f_reset_reset                      ( h2f_reset_s ),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[246, " always @(posedge rx_device_clk_0) begin\n"], [247, "   adc_swap_d1 <= adc_swap;\n"], [248, "   adc_swap_d2 <= adc_swap_d1;\n"], [250, "   if (adc_swap_d2 == 1'b0) begin\n"], [251, "     adc_data_0_swap <= adc_data_0;\n"], [252, "     adc_data_1_swap <= adc_data_1;\n"], [253, "   end else begin\n"], [254, "     adc_data_0_swap <= adc_data_1;\n"], [255, "     adc_data_1_swap <= adc_data_0;\n"], [256, "   end\n"], [258, "   adc_data_0_d1 <= adc_data_0;\n"], [259, "   adc_data_1_d1 <= adc_data_1;\n"], [261, "   case ({adc_enable_1,adc_enable_0})\n"], [262, "     2'b01: adc_data_d1 <= {adc_data_0,adc_data_0_d1};\n"], [263, "     2'b10: adc_data_d1 <= {adc_data_1,adc_data_1_d1};\n"], [264, "     2'b11: adc_data_d1 <= adc_data;\n"], [265, "     default: adc_data_d1 <= adc_data_d1;\n"], [266, "   endcase\n"], [267, "   case ({adc_enable_1,adc_enable_0})\n"], [268, "     2'b01: adc_valid_d1 <= ~adc_valid_d1;\n"], [269, "     2'b10: adc_valid_d1 <= ~adc_valid_d1;\n"], [270, "     2'b11: adc_valid_d1<= adc_valid;\n"], [271, "     default: adc_valid_d1 <= adc_valid;\n"], [272, "   endcase\n"], [273, " end\n"]], "Add": [[273, "  end\n"], [273, "  always @(posedge rx_device_clk_0) begin\n"], [273, "    adc_swap_d1 <= adc_swap;\n"], [273, "    adc_swap_d2 <= adc_swap_d1;\n"], [273, "    if (adc_swap_d2 == 1'b0) begin\n"], [273, "      adc_data_0_swap <= adc_data_0;\n"], [273, "      adc_data_1_swap <= adc_data_1;\n"], [273, "    end else begin\n"], [273, "      adc_data_0_swap <= adc_data_1;\n"], [273, "      adc_data_1_swap <= adc_data_0;\n"], [273, "    end\n"], [273, "    adc_data_0_d1 <= adc_data_0;\n"], [273, "    adc_data_1_d1 <= adc_data_1;\n"], [273, "    case ({adc_enable_1,adc_enable_0})\n"], [273, "      2'b01: adc_data_d1 <= {adc_data_0,adc_data_0_d1};\n"], [273, "      2'b10: adc_data_d1 <= {adc_data_1,adc_data_1_d1};\n"], [273, "      2'b11: adc_data_d1 <= adc_data;\n"], [273, "      default: adc_data_d1 <= adc_data_d1;\n"], [273, "    endcase\n"], [273, "    case ({adc_enable_1,adc_enable_0})\n"], [273, "      2'b01: adc_valid_d1 <= ~adc_valid_d1;\n"], [273, "      2'b10: adc_valid_d1 <= ~adc_valid_d1;\n"], [273, "      2'b11: adc_valid_d1<= adc_valid;\n"], [273, "      default: adc_valid_d1 <= adc_valid;\n"], [273, "    endcase\n"], [273, "  end\n"]]}}