Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 15:09:16 2024
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys_PIC_control_sets_placed.rpt
| Design       : nexys_PIC
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              69 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             192 |           64 |
| Yes          | No                    | Yes                    |             432 |          138 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                Enable Signal                                               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Receiver/DataCount                                                                           | BTNU_IBUF        |                1 |              4 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Transmitter/data_count                                                                       | BTNU_IBUF        |                2 |              4 |         2.00 |
|  clk_20MHz/inst/clk_out1 |                                                                                                            |                  |                2 |              5 |         2.50 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_8[0]                                                                      | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/RAM_PHY/RAM_especifica/BTNL                                                                            | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Receiver/E[0]                                                                                | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_20[0]                                                                     |                  |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_22[0]                                                                     |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_12[0]                                                          |                  |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[10]_1[0]                                                                                    |                  |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_13[0]                                                          | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_0[0]                                                           | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_4[0]                                                           |                  |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_3[0]                                                                      |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_6[0]                                                           |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_3[0]                                                           | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_3[0]                                                           | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_17[0]                                                          |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_4[0]                                                           | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_0[0]                                                                      | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_17[0]                                                                     | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[11]_0[0]                                                                                    | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_2[0]                                                           |                  |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[10]_0[0]                                                                                    |                  |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_11[0]                                                          | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_5[0]                                                           | BTNU_IBUF        |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[12][0]                                                                                      |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_15[0]                                                          | BTNU_IBUF        |                6 |              8 |         1.33 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[12]_0[0]                                                                                    | BTNU_IBUF        |                6 |              8 |         1.33 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[12]_2[0]                                                                                    |                  |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_10[0]                                                          |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_14[0]                                                          | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_1[0]                                                           |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_16[0]                                                          |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/E[0]                                                                                           | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_18[0]                                                          | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_19[0]                                                          | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_2[0]                                                                      | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_7[0]                                                           | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[13][0]                                                                                      | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_6[0]                                                           | BTNU_IBUF        |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[11][0]                                                                                      | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_20[0]                                                          | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[8][0]                                                                                       | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[8]_1[0]                                                                                     | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_1[0]                                                           |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[10]_2[0]                                                                                    | BTNU_IBUF        |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_9[0]                                                           |                  |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_8[0]                                                           | BTNU_IBUF        |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[8]_0[0]                                                                                     |                  |                4 |              8 |         2.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[12]_1[0]                                                                                    | BTNU_IBUF        |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[14]                                                                                         |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/TX_Data[7]_i_1_n_0                                                                             | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_19[0]                                                                     | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_18[0]                                                                     | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_15[0]                                                                     | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_4[0]                                                                      |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_13[0]                                                                     |                  |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_21[0]                                                                     |                  |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_9[0]                                                                      |                  |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_10[0]                                                                     |                  |                1 |              8 |         8.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_12[0]                                                                     |                  |                5 |              8 |         1.60 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_16[0]                                                                     | BTNU_IBUF        |                2 |              8 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_14[0]                                                                     | BTNU_IBUF        |                3 |              8 |         2.67 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_2[0]                                                           | BTNU_IBUF        |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/SW[10][0]                                                                                      | BTNU_IBUF        |                5 |              9 |         1.80 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[5]_5[0]                                                           | BTNU_IBUF        |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/FSM_onehot_current_state_reg[2]_21[0]                                                          | BTNU_IBUF        |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_5[0]                                                                      | BTNU_IBUF        |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_7[0]                                                                      | BTNU_IBUF        |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_11[0]                                                                     | BTNU_IBUF        |                3 |              9 |         3.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX_reg[0]_6[0]                                                                      | BTNU_IBUF        |                2 |              9 |         4.50 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | BTNU_IBUF        |                3 |             12 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | BTNU_IBUF        |                3 |             12 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/BTNL                                                                                           |                  |                4 |             16 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterTX                                                                                  | BTNU_IBUF        |                8 |             32 |         4.00 |
|  clk_20MHz/inst/clk_out1 | UUT/DMA_PHY/ByteCounterRX[31]_i_1_n_0                                                                      | BTNU_IBUF        |               11 |             32 |         2.91 |
|  clk_20MHz/inst/clk_out1 |                                                                                                            | BTNU_IBUF        |               22 |             69 |         3.14 |
+--------------------------+------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


