ISim log file
Running: C:\Users\Abhinandan\Desktop\Xilinx_files\RISC_KGP_v3\RISC_KGP_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Abhinandan/Desktop/Xilinx_files/RISC_KGP_v3/RISC_KGP_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Abhinandan/Desktop/Xilinx_files/RISC_KGP_v3/InstructionMemory.v" Line 24.  For instance im/brom1/, width 4 of formal port wea is not equal to width 32 of actual signal addra.
WARNING: File "C:/Users/Abhinandan/Desktop/Xilinx_files/RISC_KGP_v3/RISC_KGP.v" Line 80.  For instance uut/aluc/, width 4 of formal port AluControlLine is not equal to width 1 of actual signal AluControlLine.
WARNING: For instance uut/se17to32/, width 18 of formal port in is not equal to width 17 of actual.
WARNING: File "C:/Users/Abhinandan/Desktop/Xilinx_files/RISC_KGP_v3/RISC_KGP.v" Line 80.  For instance uut/alu/, width 4 of formal port Sel is not equal to width 1 of actual signal AluControlLine.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module RISC_KGP_tb.uut.im.brom1.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module RISC_KGP_tb.uut.dm.myb.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 100 ns : File "C:/Users/Abhinandan/Desktop/Xilinx_files/RISC_KGP_v3/RISC_KGP_tb.v" Line 44
