// Seed: 778771258
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  rtran #(id_3 == 1'b0, id_4 == 1 + 1) (1'b0, id_1, 1, 1'b0);
  tri0 id_7 = 1 == id_2;
  assign id_6 = 1 ? id_3 : id_5;
  module_0();
endmodule
