{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1456399813667 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456399813716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456399813799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456399813799 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6363 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1456399813851 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] 1 1 -90 -5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-5000 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6364 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1456399813851 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6365 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1456399813851 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6363 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1456399813851 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456399814102 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456399814109 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456399814528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456399814528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1456399814528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456399814528 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456399814555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456399814555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456399814555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1456399814555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456399814567 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456399815439 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1456399815989 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1456399815989 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1456399815989 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1456399817709 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1456399817709 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456399817900 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456399817925 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456399817932 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1456399817960 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456399817971 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456399817971 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456399817971 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1456399817971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1456399817971 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1456399818125 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1456399818127 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1456399818129 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1456399818129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19954 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6363 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6363 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6363 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19051 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19297 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819461 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19136 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19158 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|Config\[6\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|Config\[6\]" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 1793 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|bufferFlag " "Destination node LT24_buffer:lt24_buf\|bufferFlag" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/LT24_buffer.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 961 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~0" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 8995 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out\[2\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out\[2\]~1" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 8999 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~2 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~2" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9000 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~3 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~3" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9001 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~4 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~4" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9002 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~5 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~5" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9003 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~6 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~6" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9004 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~7 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\|IO_A_Data_Out~7" {  } { { "MySPI.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/MySPI.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9005 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1456399819462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 19953 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 3141 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 7952 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 7952 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_rnw~4 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_rnw~4" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9839 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_cs_n~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|active_cs_n~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9875 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 9887 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 2244 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[2\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[2\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 2242 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|i_refs\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 2243 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6424 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 10428 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 1005 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6406 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 12448 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|prev_reset  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1456399819462 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|readdata\[0\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|readdata\[0\]~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 13219 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1456399819462 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1456399819462 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 6394 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456399819462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456399821390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456399821406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456399821407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456399821429 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1456399821484 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1456399821485 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1456399821485 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456399821485 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456399821516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456399823801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456399823817 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456399823817 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456399823817 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456399823817 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1456399823817 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1456399823817 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456399823817 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } } { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 198 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 337 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 96 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1456399824052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456399824592 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1456399824616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456399826974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456399830066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456399830172 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456399846700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456399846700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456399848794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1456399857409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456399857409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1456399863863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456399863863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456399863865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.87 " "Total time spent on timing analysis during the Fitter is 11.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456399864175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456399864341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456399865678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456399865739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456399866988 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456399869468 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1456399870386 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1456399870386 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1456399870386 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1456399870478 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 721 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870558 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1456399870558 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 611 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 612 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 613 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 614 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 725 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 658 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 659 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 660 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 695 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 696 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 727 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 652 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 653 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 654 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 655 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 656 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 657 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 630 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 631 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 632 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 633 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 634 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 635 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 636 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 637 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 638 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 639 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 640 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 641 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 642 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 643 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 644 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 645 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 648 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 599 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 649 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 650 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 651 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 598 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 600 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 610 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 713 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL T9 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 737 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL R9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 732 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL F13 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 736 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 609 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870559 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1456399870559 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 721 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1456399870561 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1456399870561 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "12 " "Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 727 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 652 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 653 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 654 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 655 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 656 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 657 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 648 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 649 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 650 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 651 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/" { { 0 { 0 ""} 0 598 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456399870561 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1456399870561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/obronchain/Desktop/SPI-LT24/DE0_LT24_student/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456399871254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1516 " "Peak virtual memory: 1516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456399873204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 12:31:13 2016 " "Processing ended: Thu Feb 25 12:31:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456399873204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456399873204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456399873204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456399873204 ""}
