git clone --depth 1 --no-tags https://github.com/henrybear327/CCU-2017-Spring-DD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88481852
git clone --depth 1 --no-tags https://github.com/leinardo/JotaJota.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89255958
git clone --depth 1 --no-tags https://github.com/sajjadshahi/armsinglecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89559290
git clone --depth 1 --no-tags https://github.com/shahbaazlokh/square_wave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90009116
git clone --depth 1 --no-tags https://github.com/ChenSunMac/VHDL_Verilog_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90084968
git clone --depth 1 --no-tags https://github.com/laa6202/SYRF1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91775860
git clone --depth 1 --no-tags https://github.com/LeonidPr/MyFirstUART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91992211
git clone --depth 1 --no-tags https://github.com/jpl88/VerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91932770
git clone --depth 1 --no-tags https://github.com/nalexopo/4-bit-ALU-with-8-operation-modes-and-toggle-register-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89737833
git clone --depth 1 --no-tags https://github.com/zuozhuanz/pcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89771399
git clone --depth 1 --no-tags https://github.com/yunowo/OrgDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89991705
git clone --depth 1 --no-tags https://github.com/larsonmpdx/ece590.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90479479
git clone --depth 1 --no-tags https://github.com/ianksamacs/pbl02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91292727
git clone --depth 1 --no-tags https://github.com/shengjiexue/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91400195
git clone --depth 1 --no-tags https://github.com/josenv27/Proyecto-3-Grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91392856
git clone --depth 1 --no-tags https://github.com/cristian-berbece/cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90994348
git clone --depth 1 --no-tags https://github.com/noirgif/COD-lab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91162590
git clone --depth 1 --no-tags https://github.com/ymmgt/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88214918
git clone --depth 1 --no-tags https://github.com/shangma/rggber-fpga-prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88123534
git clone --depth 1 --no-tags https://github.com/yuchuanchuang/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91326291
git clone --depth 1 --no-tags https://github.com/yuchuanchuang/Single_Cycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91326693
git clone --depth 1 --no-tags https://github.com/RahulIyerK/EEM16_89.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91393884
git clone --depth 1 --no-tags https://github.com/WanQiyang/single_cycle_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89699825
git clone --depth 1 --no-tags https://github.com/mindstation/TrafficLightFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89855689
git clone --depth 1 --no-tags https://github.com/youssefhossam95/Intel-8254.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91375211
git clone --depth 1 --no-tags https://github.com/lamborghini11128/Syn_to_Asyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90287414
git clone --depth 1 --no-tags https://github.com/angelzxw/Digital-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92875460
git clone --depth 1 --no-tags https://github.com/atalbb/sha1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92973199
git clone --depth 1 --no-tags https://github.com/Willster419/ELEC3725_vivado_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93595154
git clone --depth 1 --no-tags https://github.com/Ryoma1129/SVM-Gaussian-Classification-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93643836
git clone --depth 1 --no-tags https://github.com/janvega1/bori.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93179992
git clone --depth 1 --no-tags https://github.com/czubajka/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93890710
git clone --depth 1 --no-tags https://github.com/zaitera/Racing-Game-DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94040705
git clone --depth 1 --no-tags https://github.com/radwasherif/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89354756
git clone --depth 1 --no-tags https://github.com/AndrewSakoi/csc142-mips-cpu-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89451361
git clone --depth 1 --no-tags https://github.com/WongKe/CA-Final-Project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89503374
git clone --depth 1 --no-tags https://github.com/hypp/ascii_int.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89524778
git clone --depth 1 --no-tags https://github.com/pricejiang/Metal-Slug-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89091399
git clone --depth 1 --no-tags https://github.com/carawyj/saving_soldiers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90894147
git clone --depth 1 --no-tags https://github.com/Shahmonil1996/Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90358003
git clone --depth 1 --no-tags https://github.com/a10954/MIPS_Single_Cycle_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90516786
git clone --depth 1 --no-tags https://github.com/lashanfaliq95/ARMProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91200164
git clone --depth 1 --no-tags https://github.com/ewieczorek/STACK-FSM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89316431
git clone --depth 1 --no-tags https://github.com/mahmoudym/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89417520
git clone --depth 1 --no-tags https://github.com/beckdac/vX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91223831
git clone --depth 1 --no-tags https://github.com/dasadc/dasadc.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91998659
git clone --depth 1 --no-tags https://github.com/Tonyvitamin/co_computer_architecture_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91799111
git clone --depth 1 --no-tags https://github.com/matt-coles/hw-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92091438
git clone --depth 1 --no-tags https://github.com/PereiraMaikon/SISTEMAS-DIGITAIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87595031
git clone --depth 1 --no-tags https://github.com/bgencarelle/PWM_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88089451
git clone --depth 1 --no-tags https://github.com/avinashpalamanda/Socket---MNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88548329
git clone --depth 1 --no-tags https://github.com/YvesHarrison/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88615694
git clone --depth 1 --no-tags https://github.com/noclive32/Mips4000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93151679
git clone --depth 1 --no-tags https://github.com/filipeth/Simulador-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91829728
git clone --depth 1 --no-tags https://github.com/CarolPM/CanBus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92436924
git clone --depth 1 --no-tags https://github.com/jackyzyb/something.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92645461
git clone --depth 1 --no-tags https://github.com/mwpm/PipelinedCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91660732
git clone --depth 1 --no-tags https://github.com/zzhang681/Programming-languages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92042520
git clone --depth 1 --no-tags https://github.com/AmrHossam902/Camera-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90563735
git clone --depth 1 --no-tags https://github.com/RaunakKalani/eb_ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91315170
git clone --depth 1 --no-tags https://github.com/aosman96/8254.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94158388
git clone --depth 1 --no-tags https://github.com/warjazz/yoda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93944501
git clone --depth 1 --no-tags https://github.com/fangguitian/SingleRedundancyPilot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93368685
git clone --depth 1 --no-tags https://github.com/anngocnguyen/Verilog-i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90669614
git clone --depth 1 --no-tags https://github.com/Moebius13/beuth-dt-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90895887
git clone --depth 1 --no-tags https://github.com/woojw911/3rdHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90957837
git clone --depth 1 --no-tags https://github.com/RuoyuAMD/APBtoSPINorflashController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90826146
git clone --depth 1 --no-tags https://github.com/BBoyDeng/HardwareStudioFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91114109
git clone --depth 1 --no-tags https://github.com/ycwu0609/2016-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88347019
git clone --depth 1 --no-tags https://github.com/hare1039/computer-arch-hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88742835
git clone --depth 1 --no-tags https://github.com/Mahmoud-Salem/Snake_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88794928
git clone --depth 1 --no-tags https://github.com/Odaslayer/EE-3613-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88808602
git clone --depth 1 --no-tags https://github.com/nikileshsa/hsm-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89033325
git clone --depth 1 --no-tags https://github.com/jeffece496/G16_music_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88201354
git clone --depth 1 --no-tags https://github.com/sumeet-agnisys/IDS-EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89205009
git clone --depth 1 --no-tags https://github.com/paulszh/CSE-Programming-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89202271
git clone --depth 1 --no-tags https://github.com/divashin/I2C_Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88924448
git clone --depth 1 --no-tags https://github.com/beidoudaohang/rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89422314
git clone --depth 1 --no-tags https://github.com/rohithub/P6_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90060288
git clone --depth 1 --no-tags https://github.com/lepaulse/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90134760
git clone --depth 1 --no-tags https://github.com/mohamedazab/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90181155
git clone --depth 1 --no-tags https://github.com/dgit200/Comp-Org-2-Project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87471405
git clone --depth 1 --no-tags https://github.com/hsinweiyo/Architecture_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87645904
git clone --depth 1 --no-tags https://github.com/catherine4678/master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90037845
git clone --depth 1 --no-tags https://github.com/Verkhovskaya/FPGA_planet_physics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92150766
git clone --depth 1 --no-tags https://github.com/fernando0315/MIPS-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91296335
git clone --depth 1 --no-tags https://github.com/mangakoji/AUDIO_OSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92555134
git clone --depth 1 --no-tags https://github.com/tsinghua-yuhs15/freq_measure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91559086
git clone --depth 1 --no-tags https://github.com/laa6202/logic_SG1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91591061
git clone --depth 1 --no-tags https://github.com/matheusmstos/LAOC2-Tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92230793
git clone --depth 1 --no-tags https://github.com/jasp0894/ARM_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87850754
git clone --depth 1 --no-tags https://github.com/tanatsigwahungwe/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87686406
git clone --depth 1 --no-tags https://github.com/heshamelsherif97/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88676626
git clone --depth 1 --no-tags https://github.com/WongKe/CA-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89153369
git clone --depth 1 --no-tags https://github.com/ebadilla10/papiGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89172949
git clone --depth 1 --no-tags https://github.com/nouraali3/DirectMemoryMappingSimulation-verilogHDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89347787
git clone --depth 1 --no-tags https://github.com/mickyshey/CAD_CONTEST_2017_C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89354986
git clone --depth 1 --no-tags https://github.com/vonchuang/Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89763252
git clone --depth 1 --no-tags https://github.com/mamijaz/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90411469
