// Seed: 3498586102
module module_0 (
    input supply1 id_0
    , id_14,
    output wor id_1,
    output tri id_2
    , id_15,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output wire id_7,
    output uwire id_8,
    output tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wand id_12
);
  wire id_16;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd84,
    parameter id_7 = 32'd3
) (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wire _id_6,
    input supply0 _id_7,
    output tri0 id_8
);
  logic [id_7 : 1  ==  id_6] id_10;
  ;
  assign id_10 = (id_5);
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_8,
      id_0,
      id_0,
      id_5,
      id_5
  );
  wire id_11;
  ;
endmodule
