# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD  
> *A Week-by-Week Logbook of My Journey from RTL to GDSII*  
> ğŸ‡®ğŸ‡³ Part of Indiaâ€™s Largest Collaborative RISC-V Tapeout Initiative (3500+ Participants)

[![License: MIT](https://img.shields.io/badge/License-MIT-blue.svg)](https://opensource.org/licenses/MIT)  
[![Built with OpenLane](https://img.shields.io/badge/Built%20with-OpenLane-3399ff)](https://github.com/The-OpenROAD-Project/OpenLane)  
[![EDA Tools: Yosys, Magic, Iverilog](https://img.shields.io/badge/EDA-Yosys%20|%20Magic%20|%20Iverilog-orange)]()

---

## ğŸ“– Table of Contents

- [ğŸ¯ Program Overview](#-program-overview)
- [ğŸ”§ Design Flow](#-design-flow)
- [ğŸ“… Week 0 â€” Setup & Tools](#-week-0--setup--tools)
- [ğŸ“¦ Tools Installed](#-tools-installed)
- [ğŸŒŸ Key Learnings](#-key-learnings)
- [ğŸ“ˆ Program Objectives & Scope](#-program-objectives--scope)
- [ğŸ™ Acknowledgments](#-acknowledgments)
- [ğŸ“Š Weekly Progress Tracker](#-weekly-progress-tracker)
- [ğŸš€ Next Steps](#-next-steps)

---

## ğŸ¯ Program Overview

This repository documents my end-to-end journey through the **VSD RISC-V SoC Tapeout Program**, capturing weekly milestones, challenges, tools used, and key learnings â€” from RTL design to GDSII generation.

This initiative is a cornerstone of **Indiaâ€™s semiconductor renaissance**, uniting 3500+ engineers, students, and researchers to tape out open-source RISC-V SoCs using **100% open-source EDA tools**. I thank **Mr. Kunal Ghosh** and the team of **VLSI System Design (VSD)** for conducting such a grand event.

---

## ğŸ”§ Design Flow

```mermaid
graph LR
  A[ğŸ“ RTL Design] --> B[ğŸ”„ Synthesis]
  B --> C[ğŸ—ï¸ Physical Design]
  C --> D[ğŸ¯ GDSII Tapeout]
```

> ğŸ’¡ *All stages executed using open-source tools: Yosys â†’ OpenLane â†’ Magic â†’ KLayout*

---

## ğŸ“… Week 0 â€” Setup & Tools  
### ğŸ› ï¸ Foundation Week: Environment & EDA Toolchain Setup

> *â€œA solid foundation ensures a stable skyscraper.â€*

This week focused on installing, configuring, and verifying the complete open-source EDA stack required for the RTL-to-GDSII flow â€” including Dockerized OpenLane for automated PnR.

---

### âœ… Tasks Completed

| Task ID | Description               | Tools Involved         | Status     |
|---------|---------------------------|------------------------|------------|
| W0-T0   | Full EDA Toolchain Setup  | Yosys, Iverilog, Magic, OpenLane, Docker | âœ… DONE |

---

## ğŸ“¦ Tools Installed

### ğŸ§° Core RTL & Synthesis Tools

| Tool         | Purpose                          | Status       | Verification Command       |
|--------------|----------------------------------|--------------|-----------------------------|
| ğŸ§  **Yosys**   | RTL Synthesis & Optimization     | âœ… Installed | `yosys -V`                  |
| ğŸ“Ÿ **Iverilog**| Verilog Simulation               | âœ… Installed | `iverilog -v`               |
| ğŸ“Š **GTKWave** | Waveform Visualization           | âœ… Installed | GUI launch test             |
| âš¡ **Ngspice** | Analog/Mixed-Signal Simulation   | âœ… Installed | `ngspice -v`                |
| ğŸ¨ **Magic**   | Layout Editor & DRC              | âœ… Installed | `magic -v`                  |

### ğŸš€ Advanced Flow & Automation

| Tool          | Purpose                         | Status       | Notes                       |
|---------------|---------------------------------|--------------|-----------------------------|
| ğŸ³ **Docker**   | Containerization & Isolation    | âœ… Installed | Required for OpenLane       |
| ğŸŒŠ **OpenLane**| Automated RTL-to-GDSII Flow     | âœ… Installed | Verified via `./flow.tcl`   |

---

## ğŸŒŸ Key Learnings â€” Week 0

- âœ… Mastered installation of complex open-source EDA toolchains on Ubuntu/VM.
- âœ… Validated interoperability between Yosys, Iverilog, and GTKWave for basic RTL sim.
- âœ… Successfully launched Magic and imported sample layouts â€” confirmed DRC readiness.
- âœ… Dockerized OpenLane environment configured and smoke-tested.
- âš™ï¸ Optimized VM specs: 8+ cores, 16GB+ RAM, 100GB+ storage for heavy PnR workloads.

> ğŸ’¬ *â€œSetting up the environment is 30% of the battle â€” the rest is perseverance and debugging.â€*

---

## ğŸ“ˆ Program Objectives & Scope

| Category           | Detail                                                                 |
|--------------------|------------------------------------------------------------------------|
| **ğŸ“ Learning Path** | RTL â†’ Synthesis â†’ Floorplanning â†’ Placement â†’ Routing â†’ DRC/LVS â†’ GDSII |
| **ğŸ› ï¸ Tools Used**    | Yosys, OpenLane, Magic, Iverilog, GTKWave, Ngspice, KLayout            |
| **ğŸ­ Industry Relevance** | Mirrors real-world ASIC tapeout flows using open-source alternatives   |
| **ğŸ¤ Collaboration** | Part of Indiaâ€™s national RISC-V movement â€” 3500+ strong                |
| **ğŸ“ˆ Scale**         | Multi-university, multi-company, pan-India silicon initiative          |
| **ğŸ‡®ğŸ‡³ National Impact** | Building domestic capability in semiconductor design & tapeout         |

---

## ğŸ™ Acknowledgments

> A heartfelt thank you to:

### ğŸ† Leadership & Mentorship

- **Kunal Ghosh** â€” Founder, VLSI System Design (VSD)  
- **Team VSD** â€” For architecting this groundbreaking educational initiative  
- **The OpenROAD Project & Efabless** â€” For powering the open-source ASIC revolution

> *â€œAlone we can do so little; together we can tape out a chip.â€*

---

## ğŸ“Š Weekly Progress Tracker (Collapsible)

<details>
<summary>â–¶ï¸ Click to Expand Weekly Tracker (WIP)</summary>

| Week | Focus Area         | Status     | Deliverables                          |
|------|--------------------|------------|----------------------------------------|
| 0    | Environment Setup  | âœ… Complete | Verified toolchain, Docker, OpenLane   |
| 1    | RTL Design         | â³ Pending  | Core module, testbench                 |
| 2    | Synthesis          | â³ Pending  | Yosys script, netlist, area report     |
| 3    | Floorplanning      | â³ Pending  | DEF, Floorplan config                  |
| 4    | Placement & Routing| â³ Pending  | OpenLane run, congestion analysis      |
| 5    | DRC/LVS            | â³ Pending  | Magic/KLayout verification             |
| 6    | GDSII & Tapeout    | â³ Pending  | Final GDS, documentation, submission   |

> *Tracker auto-updates weekly â€” stay tuned!*

</details>


