#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 17:49:48 2023
# Process ID: 28336
# Current directory: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25456 C:\Users\emile\OneDrive\files\mic-1-project\verilog\top-level\top_level_basys3.xpr
# Log file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/vivado.log
# Journal file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level\vivado.jou
# Running On: DESKTOP-OIDFPBB, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/Downloads/VGA_IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA_IP:1.0'. The one found in IP location 'c:/Users/emile/Downloads/VGA_IP_Core' will take precedence over the same IP in location c:/Users/emile/Downloads/VGA_IP_Core/VGA_IP_Core
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.176 ; gain = 477.227
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mic1_basys3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.602 ; gain = 401.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_IP_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/VGA_IP_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA_IP_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/VGA_IP_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000001101000110110111001 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:231]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:232]
INFO: [Synth 8-6157] synthesizing module 'IP006_uart_reg32_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/IP006_uart_reg32_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IP006_uart_reg32_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/IP006_uart_reg32_0_stub.v:5]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 25 given [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:251]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:103]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:224]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA_IP_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
WARNING: [Synth 8-7129] Port clk in module memory_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[31] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[30] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[29] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[28] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[27] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[26] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[25] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[24] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[23] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[22] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[21] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[20] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[19] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[18] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[17] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[16] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[15] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[14] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[13] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[12] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[11] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[10] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[9] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[8] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[8] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[7] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[6] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[5] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[4] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[3] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[2] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module control_store is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2120.949 ; gain = 490.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.949 ; gain = 490.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2120.949 ; gain = 490.367
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/vio_0_1/vio_0.dcp' for cell 'vio_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/VGA_IP_0/VGA_IP_0.dcp' for cell 'VGA_IP_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/IP006_uart_reg32_0_1/IP006_uart_reg32_0.dcp' for cell 'uart_reg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2133.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/src/VGA_IP_clk_wiz_0_0/VGA_IP_clk_wiz_0_0_board.xdc] for cell 'VGA_IP_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/src/VGA_IP_clk_wiz_0_0/VGA_IP_clk_wiz_0_0_board.xdc] for cell 'VGA_IP_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/src/VGA_IP_clk_wiz_0_0/VGA_IP_clk_wiz_0_0.xdc] for cell 'VGA_IP_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/src/VGA_IP_clk_wiz_0_0/VGA_IP_clk_wiz_0_0.xdc] for cell 'VGA_IP_0/inst/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/src/VGA_IP_clk_wiz_0_0/VGA_IP_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2231.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.910 ; gain = 654.328
57 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2284.910 ; gain = 989.918
export_ip_user_files -of_objects  [get_files C:/Users/emile/Downloads/chars.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/data_to_address.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/static_mems.mem}}] -no_script -reset -force -quiet
remove_files  {C:/Users/emile/Downloads/chars.mem {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/data_to_address.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/static_mems.mem}}
add_files -norecurse {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/static_mems.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/character.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/data_to_address.mem}}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/emile/Downloads/VGA_IP_Core/component.xml. It will be created.
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX C:/Users/emile/Downloads/VGA_IP_Core c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/Downloads/VGA_IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_ip -name VGA -vendor xilinx.com -library user -version 1.0 -module_name VGA_0
INFO: [filemgmt 56-101] Creating core container 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0.xcix' for IP 'VGA_0'
generate_target {instantiation_template} [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'VGA_0'...
ERROR: [Board 49-60] No current board set.
CRITICAL WARNING: [IP_Flow 19-4965] IP VGA_clk_wiz_0_0 was packaged with board value 'digilentinc.com:basys3:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated VGA_clk_wiz_0_0 to use current project options
catch { config_ip_cache -export [get_ips -all VGA_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: VGA_0
export_ip_user_files -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
launch_runs VGA_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: VGA_0
[Thu Jan 12 19:51:44 2023] Launched VGA_0_synth_1...
Run output will be captured here: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/VGA_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -directory C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files -ipstatic_source_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/questa} {riviera=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/VGA_IP_0.xci] -no_script -reset -force -quiet
remove_files  -fileset VGA_IP_0 C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/VGA_IP_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/VGA_IP_0.xci' from fileset 'VGA_IP_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0.xcix' from fileset 'VGA_IP_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/emile/Downloads/VGA_IP_Core/component.xml. It will be created.
export_ip_user_files -of_objects  [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -no_script -reset -force -quiet
remove_files  -fileset VGA_0 c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci
INFO: [Project 1-386] Moving file 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci' from fileset 'VGA_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0.xcix' from fileset 'VGA_0' to fileset 'sources_1'.
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 C:/Users/emile/Downloads/VGA_IPCore c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/Downloads/VGA_IPCore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_ip -name VGA -vendor xilinx.com -library user -version 1.0 -module_name VGA_0
INFO: [filemgmt 56-101] Creating core container 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1.xcix' for IP 'VGA_0'
generate_target {instantiation_template} [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'VGA_0'...
generate_target all [get_files  c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'VGA_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'VGA_0'...
ERROR: [Board 49-60] No current board set.
CRITICAL WARNING: [IP_Flow 19-4965] IP VGA_clk_wiz_0_0 was packaged with board value 'digilentinc.com:basys3:part0:1.1'. Current project's board value is unset. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated VGA_clk_wiz_0_0 to use current project options
catch { config_ip_cache -export [get_ips -all VGA_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: VGA_0
export_ip_user_files -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
launch_runs VGA_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: VGA_0
[Thu Jan 12 20:03:10 2023] Launched VGA_0_synth_1...
Run output will be captured here: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/VGA_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci] -directory C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files -ipstatic_source_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/questa} {riviera=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2485.621 ; gain = 107.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
ERROR: [Synth 8-439] module 'VGA_0' not found [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
ERROR: [Synth 8-6156] failed synthesizing module 'mic1_basys3' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.008 ; gain = 204.035
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2582.258 ; gain = 204.285
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.359 ; gain = 5.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/VGA_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/VGA_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000001101000110110111001 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:229]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:230]
INFO: [Synth 8-6157] synthesizing module 'IP006_uart_reg32_0' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/IP006_uart_reg32_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IP006_uart_reg32_0' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/realtime/IP006_uart_reg32_0_stub.v:5]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 25 given [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:249]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:103]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:222]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
WARNING: [Synth 8-7129] Port clk in module memory_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[31] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[30] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[29] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[28] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[27] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[26] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[25] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[24] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[23] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[22] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[21] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[20] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[19] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[18] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[17] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[16] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[15] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[14] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[13] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[12] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[11] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[10] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[9] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_A[8] in module main_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[8] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[7] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[6] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[5] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[4] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[3] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[2] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module control_store is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module control_store is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.094 ; gain = 13.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.977 ; gain = 36.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.977 ; gain = 36.719
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/vio_0_1/vio_0.dcp' for cell 'vio_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/VGA_0_1/VGA_0.dcp' for cell 'VGA_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/.Xil/Vivado-28336-DESKTOP-OIDFPBB/IP006_uart_reg32_0_1/IP006_uart_reg32_0.dcp' for cell 'uart_reg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2638.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2638.969 ; gain = 56.711
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jan 12 20:11:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/runme.log
[Thu Jan 12 20:11:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 20:25:25 2023...
