// Seed: 38871470
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    output wand id_7,
    input wire id_8,
    inout tri0 id_9,
    output wand id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input uwire void id_17,
    input supply1 id_18,
    input supply0 id_19,
    input wand id_20,
    output wire id_21,
    input supply0 id_22
);
  wire id_24;
  assign id_7 = 1;
  assign id_7 = id_14;
  wire id_25;
  wire id_26;
  tri1 id_27 = id_16, id_28;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    inout uwire id_13,
    output supply0 id_14,
    output wire id_15,
    output tri0 id_16,
    input tri id_17
    , id_21,
    input supply0 id_18,
    output tri0 id_19
);
  wire id_22;
  module_0(
      id_9,
      id_10,
      id_8,
      id_8,
      id_14,
      id_19,
      id_17,
      id_4,
      id_17,
      id_13,
      id_4,
      id_8,
      id_10,
      id_5,
      id_8,
      id_10,
      id_10,
      id_10,
      id_11,
      id_18,
      id_3,
      id_16,
      id_13
  );
endmodule
