#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Mar 19 21:26:17 2017
# Process ID: 10504
# Current directory: C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1
# Command line: vivado.exe -log vgademo4_all_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgademo4_all_top.tcl
# Log file: C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/vgademo4_all_top.vds
# Journal file: C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vgademo4_all_top.tcl -notrace
Command: synth_design -top vgademo4_all_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/rom_chars/rom_chars.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/map_walls/map_walls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/map_walls/map_walls.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/rom_chars/rom_chars.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 284.273 ; gain = 74.250
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/merge_display.vhd:43]
INFO: [Synth 8-638] synthesizing module 'vgademo4_all_top' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:32]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'c1' of component 'clk_wiz_0' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vga_controller_640_60.vhd:75' bound to instance 'v1' of component 'vga_controller_640_60' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (1#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vga_controller_640_60.vhd:88]
INFO: [Synth 8-3491] module 'static_background' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/static_background.vhd:33' bound to instance 's1' of component 'static_background' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'static_background' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/static_background.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'static_background' (2#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/static_background.vhd:38]
INFO: [Synth 8-3491] module 'draw_minotaur' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Red_cube.vhd:14' bound to instance 'r11' of component 'draw_minotaur' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'draw_minotaur' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Red_cube.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'draw_minotaur' (3#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Red_cube.vhd:22]
INFO: [Synth 8-3491] module 'draw_theseus' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Green_cube.vhd:14' bound to instance 'g11' of component 'draw_theseus' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'draw_theseus' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Green_cube.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'draw_theseus' (4#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/Green_cube.vhd:22]
INFO: [Synth 8-3491] module 'title_block' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:24' bound to instance 't1' of component 'title_block' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'title_block' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:30]
INFO: [Synth 8-3491] module 'rom_chars' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/rom_chars_stub.vhdl:5' bound to instance 'my_rom' of component 'rom_chars' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'rom_chars' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/rom_chars_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MY_CHAR_DRIVER' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/MY_CHAR_DRIVER.vhd:34' bound to instance 'char_driver' of component 'MY_CHAR_DRIVER' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MY_CHAR_DRIVER' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/MY_CHAR_DRIVER.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MY_CHAR_DRIVER' (5#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/MY_CHAR_DRIVER.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'title_block' (6#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:30]
INFO: [Synth 8-3491] module 'merge_display' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/merge_display.vhd:33' bound to instance 'm1' of component 'merge_display' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'merge_display' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/merge_display.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'merge_display' (7#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/merge_display.vhd:40]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:25' bound to instance 'bL' of component 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:30]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'debounce' (8#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:30]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:25' bound to instance 'bR' of component 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:139]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:25' bound to instance 'bU' of component 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:142]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:25' bound to instance 'bD' of component 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:145]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/imports/new/debounce.vhd:25' bound to instance 'bC' of component 'debounce' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:148]
INFO: [Synth 8-3491] module 'clk_divider_25kHz' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/clk_div_25k.vhd:14' bound to instance 'clk25k' of component 'clk_divider_25kHz' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'clk_divider_25kHz' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/clk_div_25k.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_25kHz' (9#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/clk_div_25k.vhd:19]
INFO: [Synth 8-3491] module 'game_logic' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:14' bound to instance 'GL' of component 'game_logic' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'game_logic' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:21]
INFO: [Synth 8-3491] module 'map_walls' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/map_walls_stub.vhdl:5' bound to instance 'TheseusWallsX' of component 'map_walls' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:65]
INFO: [Synth 8-638] synthesizing module 'map_walls' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/map_walls_stub.vhdl:14]
INFO: [Synth 8-3491] module 'map_walls' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/map_walls_stub.vhdl:5' bound to instance 'TheseusWallsY' of component 'map_walls' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:69]
	Parameter startX bound to: 2 - type: integer 
	Parameter startY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'character_slide' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:35' bound to instance 'TheseusSlide' of component 'character_slide' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:73]
INFO: [Synth 8-638] synthesizing module 'character_slide' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:46]
	Parameter startX bound to: 2 - type: integer 
	Parameter startY bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:84]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'character_slide' (10#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:46]
INFO: [Synth 8-3491] module 'map_walls' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/map_walls_stub.vhdl:5' bound to instance 'MinotaurWallsX' of component 'map_walls' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:82]
INFO: [Synth 8-3491] module 'map_walls' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/realtime/map_walls_stub.vhdl:5' bound to instance 'MinotaurWallsY' of component 'map_walls' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:86]
	Parameter startX bound to: 1 - type: integer 
	Parameter startY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'character_slide' declared at 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:35' bound to instance 'MinotaurSlide' of component 'character_slide' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:90]
INFO: [Synth 8-638] synthesizing module 'character_slide__parameterized1' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:46]
	Parameter startX bound to: 1 - type: integer 
	Parameter startY bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:84]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'character_slide__parameterized1' (10#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:46]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:108]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:118]
INFO: [Synth 8-226] default block is never used [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:142]
WARNING: [Synth 8-614] signal 'lose' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:136]
WARNING: [Synth 8-614] signal 'win' is read in the process but is not in the sensitivity list [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'game_logic' (11#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'vgademo4_all_top' (12#1) [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:32]
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[15] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[1] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[0] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[11] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[10] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[9] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[8] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[7] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[6] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[5] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[4] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[3] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[2] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[1] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[0] driven by constant 1
WARNING: [Synth 8-3331] design title_block has unconnected port reset
WARNING: [Synth 8-3331] design draw_theseus has unconnected port clk_25MHz
WARNING: [Synth 8-3331] design draw_minotaur has unconnected port clk_25MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 320.777 ; gain = 110.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 320.777 ; gain = 110.754
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/rom_chars/rom_chars.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/map_walls/map_walls.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'c1' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/vgademo4_all_top.vhd:107]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'map_walls' instantiated as 'GL/TheseusWallsX'. 4 instances of this cell are unresolved black boxes. [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/game_logic.vhd:65]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom_chars' instantiated as 't1/my_rom' [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/title_block.vhd:54]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp/clk_wiz_0_in_context.xdc] for cell 'c1'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_2/rom_chars_in_context.xdc] for cell 't1/my_rom'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_2/rom_chars_in_context.xdc] for cell 't1/my_rom'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/TheseusWallsX'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/TheseusWallsX'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/TheseusWallsY'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/TheseusWallsY'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/MinotaurWallsX'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/MinotaurWallsX'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/MinotaurWallsY'
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp_3/map_walls_in_context.xdc] for cell 'GL/MinotaurWallsY'
Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/constrs_1/new/vgatop_pins.xdc]
Finished Parsing XDC File [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/constrs_1/new/vgatop_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/constrs_1/new/vgatop_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgademo4_all_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgademo4_all_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 626.621 ; gain = 0.000
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/rom_chars/rom_chars.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/map_walls/map_walls.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/.Xil/Vivado-10504-Luke-laptop/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Red" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "pb_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:89]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:89]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.srcs/sources_1/new/character_slide.vhd:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                   wait0 |                              001 |                              001
                   wait1 |                              010 |                              010
                   wait2 |                              011 |                              011
                 pressed |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   5 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module static_background 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module draw_minotaur 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
Module draw_theseus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
Module MY_CHAR_DRIVER 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input      4 Bit        Muxes := 1     
Module title_block 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module merge_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider_25kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module character_slide 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module character_slide__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module game_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[15] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[14] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[13] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[12] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[11] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[10] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[9] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[8] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[7] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[6] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[5] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[4] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[3] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[2] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[1] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port leds[0] driven by constant 0
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[11] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[10] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[9] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[8] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[7] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[6] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[5] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[4] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[3] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[2] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[1] driven by constant 1
WARNING: [Synth 8-3917] design vgademo4_all_top has port sevenSeg[0] driven by constant 1
WARNING: [Synth 8-3331] design title_block has unconnected port reset
WARNING: [Synth 8-3331] design draw_theseus has unconnected port clk_25MHz
WARNING: [Synth 8-3331] design draw_minotaur has unconnected port clk_25MHz
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'c1/clk_out1' to pin 'c1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |map_walls     |         4|
|3     |rom_chars     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox   |     1|
|2     |map_walls_bbox   |     1|
|3     |map_walls_bbox_0 |     1|
|4     |map_walls_bbox_1 |     1|
|5     |map_walls_bbox_2 |     1|
|6     |rom_chars_bbox   |     1|
|7     |CARRY4           |    85|
|8     |LUT1             |   184|
|9     |LUT2             |    97|
|10    |LUT3             |    87|
|11    |LUT4             |    73|
|12    |LUT5             |   109|
|13    |LUT6             |   261|
|14    |MUXF7            |     8|
|15    |MUXF8            |     1|
|16    |FDCE             |    42|
|17    |FDPE             |    15|
|18    |FDRE             |   128|
|19    |IBUF             |     6|
|20    |OBUF             |    42|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+--------------------------------+------+
|      |Instance          |Module                          |Cells |
+------+------------------+--------------------------------+------+
|1     |top               |                                |  1192|
|2     |  GL              |game_logic                      |   606|
|3     |    MinotaurSlide |character_slide__parameterized1 |   231|
|4     |    TheseusSlide  |character_slide                 |   213|
|5     |  bC              |debounce                        |     8|
|6     |  bD              |debounce_0                      |    10|
|7     |  bL              |debounce_1                      |    10|
|8     |  bR              |debounce_2                      |     9|
|9     |  bU              |debounce_3                      |     9|
|10    |  clk25k          |clk_divider_25kHz               |   127|
|11    |  g11             |draw_theseus                    |    14|
|12    |  r11             |draw_minotaur                   |    12|
|13    |  t1              |title_block                     |    33|
|14    |  v1              |vga_controller_640_60           |   304|
+------+------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 626.621 ; gain = 416.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 626.621 ; gain = 109.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 626.621 ; gain = 416.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 626.621 ; gain = 416.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/Luke/Documents/EGR426/Project02_all_together/vgademo4_all.runs/synth_1/vgademo4_all_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 626.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 21:27:04 2017...
