Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alu_tb_file_io_isim_beh.exe -prj C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alu_tb_file_io_beh.prj work.alu_tb_file_io work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alu.v" into library work
WARNING:HDLCompiler:370 - "C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alu.v" Line 9: Empty port in module declaration
Analyzing Verilog file "C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alutest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:835 - "C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alutest.v" Line 20: Too many parameters for module instance A0
Completed static elaboration
Compiling module alu
Compiling module alu_tb_file_io
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/c200201/Desktop/CZ3001_Lab1/CZ3001_Lab1/alu_tb_file_io_isim_beh.exe
Fuse Memory Usage: 30744 KB
Fuse CPU Usage: 264 ms
