L. A. Barroso and others. 2013. The Datacenter as a Computer. Morgan & Claypool, San Francisco, CA.
F. Bedeschi and others. 2009. A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage. JSSC (2009).
Michael A. Bender , Soumen Chakrabarti , S. Muthukrishnan, Flow and stretch metrics for scheduling continuous job streams, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.270-279, January 25-27, 1998, San Francisco, California, USA
B. Buros. 2012. Tuning and Optimizing malloc on PowerLinux. IBM developerWorks (PowerLinux Architecture) (2012). Retrieved October 26, 2014 from http://www.ibm.com/developerworks/wikis/display/LinuxP/Tuning&plus;and&plus;optimizing&plus;malloc&plus;on&plus;PowerLinux.
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Error patterns in MLC NAND flash memory: measurement, characterization, and analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Yu Cai , Erich F. Haratsch , Onur Mutlu , Ken Mai, Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
G. F. Close and others. 2011. A 512Mb Phase-Change Memory (PCM) in 90nm CMOS Achieving 2b/cell. In VLSIC.
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
W. Doerner. 2012. Memory Allocation and First-Touch. Intel Developer Zone (2012). http://software.intel.com/en-us/articles/memory-allocation-and-first-touch.
X. Dong and others. 2012. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. TCAD (2012).
T. D. Happ and others. 2006. Novel One-Mask Self-Heating Pillar Phase Change Memory. In VLSIT.
M. Hosomi and others. 2005. A Novel Non-Volatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM. In IEDM.
W.-C. Hsu , J. E. Smith, Performance of cached DRAM organizations in vector supercomputers, Proceedings of the 20th annual international symposium on computer architecture, p.327-336, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165170]
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang, Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228521]
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , Bruce R. Childers, Improving write operations in MLC phase change memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-10, February 25-29, 2012[doi>10.1109/HPCA.2012.6169027]
Madhura Joshi , Wangyuan Zhang , Tao Li, Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.345-356, February 12-16, 2011
Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd, Power7: IBM's Next-Generation Server Processor, IEEE Micro, v.30 n.2, p.7-15, March 2010[doi>10.1109/MM.2010.38]
P. Kaminski. 2009. NUMA Aware Heap Memory Manager. AMD Developer Central (2009). http://developer.amd.com/wordpress/media/2012/10/NUMA_aware_heap_memory_manager_article_final.pdf.
S. Kang and others. 2007. A 0.1-um 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) with 66-MHz Synchronous Burst-Read Operation. JSSC (2007).
I. S. Kim and others. 2010a. High Performance PRAM Cell Scalable to Sub-20nm Technology with below 4F2 Cell Size, Extendable to DRAM Applications. In VLSIT.
Y. Kim and others. 2010b. ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers. In HPCA.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Haewoon Kwak , Changhyun Lee , Hosung Park , Sue Moon, What is Twitter, a social network or a news media?, Proceedings of the 19th international conference on World wide web, April 26-30, 2010, Raleigh, North Carolina, USA[doi>10.1145/1772690.1772751]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Phase change memory architecture and the quest for scalability, Communications of the ACM, v.53 n.7, July 2010[doi>10.1145/1785414.1785441]
Benjamin C. Lee , Ping Zhou , Jun Yang , Youtao Zhang , Bo Zhao , Engin Ipek , Onur Mutlu , Doug Burger, Phase-Change Technology and the Future of Main Memory, IEEE Micro, v.30 n.1, p.143-143, January 2010[doi>10.1109/MM.2010.24]
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
J. Meza and others. 2012a. A Case for Small Row Buffers in Non-Volatile Main Memories. In ICCD.
Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012[doi>10.1109/L-CA.2012.2]
T. Nirschl and others. 2007. Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory. In IEDM.
D. Niu and others. 2013. Low Power Multi-Level-Cell Resistive Memory Design with Incomplete Data Mapping (ICCD).
N. Papandreou and others. 2011. Drift-Tolerant Multilevel Phase-Change Memory. In Intl. Memory Workshop (IMW).
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
M. K. Qureshi and others. 2010a. Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing. In HPCA.
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Sungkap Yeo , Hsien-Hsin S. Lee, Tri-level-cell phase change memory: toward an efficient and reliable memory system, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485960]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
D. B. Strukov and others. 2008. The Missing Memristor Found. Nature.
K.-D. Suh and others. 1995. A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. In JSSC.
K. Takeuchi and others. 1998. A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories. JSSC (1998).
The International Technology Roadmap for Semiconductors. 2010. Process Integration, Devices, and Structures.
Hans Vandierendonck , Andre Seznec, Fairness Metrics for Multi-Threaded Processors, IEEE Computer Architecture Letters, v.10 n.1, p.4-7, January 2011[doi>10.1109/L-CA.2011.1]
H. P. Wong and others. 2010. Phase Change Memory. In Proc. of the IEEE (2010).
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
HanBin Yoon, Row buffer locality aware caching policies for hybrid memories, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.337-344, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378661]
H. Yoon and others. 2013. Techniques for Data Mapping and Buffering to Exploit Asymmetry in Multi-Level Cell (Phase Change) Memory. Technical Report. Carnegie Mellon University, Pittsburgh, PA.
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, Cached DRAM for ILP Processor Memory Access Latency Reduction, IEEE Micro, v.21 n.4, p.22-32, July 2001[doi>10.1109/40.946676]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
W. K. Zuravleff and T. Robinson. 1997. Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to be Issued Out of Order. In U.S. Patent Number 5,630,096, Filed May 10, 1995, Issued May 13, 1997.
