<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.09.21.15:30:37"
 outputDirectory="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="buttons" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="buttons_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ext_mem_bus" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ext_mem_bus_tcm_address_out"
       direction="output"
       role="tcm_address_out"
       width="18" />
   <port
       name="ext_mem_bus_tcm_byteenable_n_out"
       direction="output"
       role="tcm_byteenable_n_out"
       width="2" />
   <port
       name="ext_mem_bus_tcm_outputenable_n_out"
       direction="output"
       role="tcm_outputenable_n_out"
       width="1" />
   <port
       name="ext_mem_bus_tcm_write_n_out"
       direction="output"
       role="tcm_write_n_out"
       width="1" />
   <port
       name="ext_mem_bus_tcm_data_out"
       direction="bidir"
       role="tcm_data_out"
       width="16" />
   <port
       name="ext_mem_bus_tcm_chipselect_n_out"
       direction="output"
       role="tcm_chipselect_n_out"
       width="1" />
  </interface>
  <interface name="greenled_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="greenled_out_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="hex0_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex0_out_export" direction="output" role="export" width="7" />
  </interface>
  <interface name="hex1_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex1_out_export" direction="output" role="export" width="7" />
  </interface>
  <interface name="hex2_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex2_out_export" direction="output" role="export" width="7" />
  </interface>
  <interface name="hex3_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hex3_out_export" direction="output" role="export" width="7" />
  </interface>
  <interface name="redled_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="redled_out_export" direction="output" role="export" width="10" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ssram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ssram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="switches" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="switches_export" direction="input" role="export" width="10" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sm_transfer_system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1695290432,AUTO_UNIQUE_ID=(altera_jtag_avalon_master:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:22.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:22.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:))(avalon_state_machine_master:2.0:avalon_commands=idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0)(button_switch_pio:1.0:BUTTON_WIDTH=4,SWITCH_WIDTH=10)(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_dma:22.1:actualDmaTransactionRegisterWidth=18,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=1,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;source.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=13,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=262144,writeSlaveAddressWidthMax=18,writeSlaveDataWidthMax=16)(altera_avalon_dma:22.1:actualDmaTransactionRegisterWidth=21,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=1,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=262144,readSlaveAddressWidthMax=18,readSlaveDataWidthMax=16,softresetEnable=true,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;led_fifo.in&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; /&gt;&lt;slave name=&apos;test_mem.s1&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=8192,writeSlaveAddressWidthMax=21,writeSlaveDataWidthMax=32)(altera_tristate_conduit_bridge:22.1:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;18&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_avalon_fifo:22.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=32,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=true,deviceFamilyString=Cyclone V,errorWidth=0,fifoDepth=4096,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=true,singleResetMode=true,symbolsPerBeat=1,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=false)(avalon_st_mm_flasher:1.0:COUNT_MAX=83886079,GREEN_WIDTH=8,RED_WIDTH=10)(altera_pll:22.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=3,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CGXFC5C6F27C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=2,gui_number_of_clocks=2,gui_operation_mode=normal,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,3,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3320,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=gclk,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=normal,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3333 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=fb_1,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(reset_debounce:1.0:)(altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=true,autoInitializationFileName=sm_transfer_system_source,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=source.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=source,instanceID=ABCD,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=false)(altera_generic_tristate_controller:22.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.hwClassnameDriverSupportList,postgeneration.simulation.init_file.param_name,postgeneration.simulation.init_file.type,postgeneration.simulation.init_file.param_owner,MODULE_ASSIGNMENT_VALUES=1,altera_avalon_lan91c111\,altera_avalon_cfi_flash,INIT_FILE,MEM_INIT,tcm,TCM_ADDRESS_W=18,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:22.1:CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=18,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=true,autoInitializationFileName=sm_transfer_system_test_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=sm_transfer_system_test_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=test_mem,instanceID=DCBA,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1040,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1030,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1040,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1050,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1030,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x1040,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(tristate_conduit:22.1:)"
   instancePathKey="sm_transfer_system"
   kind="sm_transfer_system"
   version="1.0"
   name="sm_transfer_system">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1695290432" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system/synthesis/sm_transfer_system.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system/synthesis/submodules/sm_transfer_system_J2A_master.v"
       type="VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/ip/avalon_state_machine_master/avalon_state_machine_master_hw.tcl" />
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/button_switch_pio_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/avalon_st_mm_flasher_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/guava-30.1-jre.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/button_debounce_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sm_transfer_system">queue size: 0 starting:sm_transfer_system "sm_transfer_system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>33</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces av_sm_master.avalon_master and av_sm_master_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces J2A_master.master and J2A_master_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_out.swpb and led_out_swpb_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_ssram_to_led.write_master and dma_ssram_to_led_write_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces button_switch_buttonreg_translator.avalon_anti_slave_0 and button_switch.buttonreg</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_ssram_to_led_control_port_slave_translator.avalon_anti_slave_0 and dma_ssram_to_led.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_source_to_ssram_control_port_slave_translator.avalon_anti_slave_0 and dma_source_to_ssram.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_fifo_in_translator.avalon_anti_slave_0 and led_fifo.in</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_out_led_translator.avalon_anti_slave_0 and led_out.led</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces test_mem_s1_translator.avalon_anti_slave_0 and test_mem.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>37</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>215</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>219</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>67</b> modules, <b>268</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>69</b> modules, <b>274</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>73</b> modules, <b>345</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has address signal 13 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has read_n signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_source_to_ssram.read_master and dma_source_to_ssram_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_source_to_ssram_read_master_translator.avalon_universal_master_0 and source_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces source_s1_translator.avalon_anti_slave_0 and source.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_ssram_to_led.read_master and dma_ssram_to_led_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_source_to_ssram.write_master and dma_source_to_ssram_write_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_controller_uas_translator.avalon_anti_slave_0 and sram_controller.uas</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>15</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>18</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>19</b> modules, <b>74</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>24</b> modules, <b>87</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>26</b> modules, <b>95</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>28</b> modules, <b>120</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>64</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.025s/0.047s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>20</b> modules, <b>59</b> connections]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/sm_transfer_system_J2A_master</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>avalon_state_machine_master</b> "<b>submodules/avalon_state_machine_master</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>button_switch_pio</b> "<b>submodules/button_switch_pio</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/sm_transfer_system_dma_source_to_ssram</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/sm_transfer_system_dma_ssram_to_led</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/sm_transfer_system_ext_mem_bus</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/sm_transfer_system_led_fifo</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>avalon_st_mm_flasher</b> "<b>submodules/avalon_st_mm_led</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_pll</b> "<b>submodules/sm_transfer_system_pll</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>reset_debounce</b> "<b>submodules/button_debounce</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/sm_transfer_system_source</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/sm_transfer_system_sram_controller</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/sm_transfer_system_test_mem</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sm_transfer_system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sm_transfer_system_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sm_transfer_system_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sm_transfer_system_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system"><![CDATA["<b>sm_transfer_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system">queue size: 18 starting:altera_jtag_avalon_master "submodules/sm_transfer_system_J2A_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>timing_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="J2A_master"><![CDATA["<b>sm_transfer_system</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>J2A_master</b>"]]></message>
   <message level="Debug" culprit="sm_transfer_system">queue size: 26 starting:avalon_state_machine_master "submodules/avalon_state_machine_master"</message>
   <message level="Info" culprit="av_sm_master">Starting Avalon State Machine Generation</message>
   <message level="Info" culprit="av_sm_master">Temporary fileLocation: /tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master</message>
   <message level="Error"><![CDATA[Error starting the process ([/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe, mk_avalon_state_machine_master.pl, file=/tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master, entityname=avalon_state_machine_master, av_commands=idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0]): Cannot run program "/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe" (in directory "/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/ip/avalon_state_machine_master"): error=2, No such file or directory

    while executing
"__altera__safe_exec /home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe mk_avalon_state_machine_master.pl file=/tmp/alt9621_2053546..."
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 [list __altera__safe_exec {*}$args]"
    (procedure "exec" line 2)
    invoked from within
"exec $perl/perl.exe mk_avalon_state_machine_master.pl file=$fileLocation  entityname=$entityName  av_commands=$inst_param"
    (procedure "fileset_callback_procedure" line 13)
    invoked from within
"fileset_callback_procedure avalon_state_machine_master"]]></message>
   <message level="Info" culprit="av_sm_master"><![CDATA["<b>sm_transfer_system</b>" instantiated <b>avalon_state_machine_master</b> "<b>av_sm_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:22.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:22.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)"
   instancePathKey="sm_transfer_system:.:J2A_master"
   kind="altera_jtag_avalon_master"
   version="22.1"
   name="sm_transfer_system_J2A_master">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system/synthesis/submodules/sm_transfer_system_J2A_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sm_transfer_system" as="J2A_master" />
  <messages>
   <message level="Debug" culprit="sm_transfer_system">queue size: 18 starting:altera_jtag_avalon_master "submodules/sm_transfer_system_J2A_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>timing_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sm_transfer_system_J2A_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="J2A_master"><![CDATA["<b>J2A_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="J2A_master"><![CDATA["<b>sm_transfer_system</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>J2A_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_state_machine_master:2.0:avalon_commands=idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0"
   instancePathKey="sm_transfer_system:.:av_sm_master"
   kind="avalon_state_machine_master"
   version="2.0"
   name="avalon_state_machine_master">
  <parameter
     name="avalon_commands"
     value="idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/ip/avalon_state_machine_master/avalon_state_machine_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="av_sm_master" />
  <messages>
   <message level="Debug" culprit="sm_transfer_system">queue size: 26 starting:avalon_state_machine_master "submodules/avalon_state_machine_master"</message>
   <message level="Info" culprit="av_sm_master">Starting Avalon State Machine Generation</message>
   <message level="Info" culprit="av_sm_master">Temporary fileLocation: /tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master</message>
   <message level="Error"><![CDATA[Error starting the process ([/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe, mk_avalon_state_machine_master.pl, file=/tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master, entityname=avalon_state_machine_master, av_commands=idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0]): Cannot run program "/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe" (in directory "/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/ip/avalon_state_machine_master"): error=2, No such file or directory

    while executing
"__altera__safe_exec /home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe mk_avalon_state_machine_master.pl file=/tmp/alt9621_2053546..."
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 [list __altera__safe_exec {*}$args]"
    (procedure "exec" line 2)
    invoked from within
"exec $perl/perl.exe mk_avalon_state_machine_master.pl file=$fileLocation  entityname=$entityName  av_commands=$inst_param"
    (procedure "fileset_callback_procedure" line 13)
    invoked from within
"fileset_callback_procedure avalon_state_machine_master"]]></message>
   <message level="Info" culprit="av_sm_master"><![CDATA["<b>sm_transfer_system</b>" instantiated <b>avalon_state_machine_master</b> "<b>av_sm_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="button_switch_pio:1.0:BUTTON_WIDTH=4,SWITCH_WIDTH=10"
   instancePathKey="sm_transfer_system:.:button_switch"
   kind="button_switch_pio"
   version="1.0"
   name="button_switch_pio">
  <parameter name="SWITCH_WIDTH" value="10" />
  <parameter name="BUTTON_WIDTH" value="4" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/button_switch_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="button_switch" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:22.1:actualDmaTransactionRegisterWidth=18,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=1,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;source.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=13,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=262144,writeSlaveAddressWidthMax=18,writeSlaveDataWidthMax=16"
   instancePathKey="sm_transfer_system:.:dma_source_to_ssram"
   kind="altera_avalon_dma"
   version="22.1"
   name="sm_transfer_system_dma_source_to_ssram">
  <parameter name="fifoDepth" value="32" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;source.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="1" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="16" />
  <parameter name="writeMaximumSlaveSpan" value="262144" />
  <parameter name="useRegistersForFIFO" value="true" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="18" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="18" />
  <parameter name="readMaximumSlaveSpan" value="8192" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="13" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="dma_source_to_ssram" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:22.1:actualDmaTransactionRegisterWidth=21,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=1,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=262144,readSlaveAddressWidthMax=18,readSlaveDataWidthMax=16,softresetEnable=true,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;led_fifo.in&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; /&gt;&lt;slave name=&apos;test_mem.s1&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=8192,writeSlaveAddressWidthMax=21,writeSlaveDataWidthMax=32"
   instancePathKey="sm_transfer_system:.:dma_ssram_to_led"
   kind="altera_avalon_dma"
   version="22.1"
   name="sm_transfer_system_dma_ssram_to_led">
  <parameter name="fifoDepth" value="32" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram_controller.uas&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="1" />
  <parameter name="readSlaveDataWidthMax" value="16" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
  <parameter name="writeMaximumSlaveSpan" value="8192" />
  <parameter name="useRegistersForFIFO" value="true" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="21" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="21" />
  <parameter name="readMaximumSlaveSpan" value="262144" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="18" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;led_fifo.in&apos; start=&apos;0x0&apos; end=&apos;0x8&apos; /&gt;&lt;slave name=&apos;test_mem.s1&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="dma_ssram_to_led" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:22.1:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;18&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="sm_transfer_system:.:ext_mem_bus"
   kind="altera_tristate_conduit_bridge"
   version="22.1"
   name="sm_transfer_system_ext_mem_bus">
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;18&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="ext_mem_bus" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:22.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=32,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=true,deviceFamilyString=Cyclone V,errorWidth=0,fifoDepth=4096,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=true,singleResetMode=true,symbolsPerBeat=1,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=false"
   instancePathKey="sm_transfer_system:.:led_fifo"
   kind="altera_avalon_fifo"
   version="22.1"
   name="sm_transfer_system_led_fifo">
  <parameter name="derived_use_avalonMM_rd_slave" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="fifoDepth" value="4096" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="derived_use_avalonMM_wr_slave" value="true" />
  <parameter name="derived_use_avalonST_source" value="true" />
  <parameter name="useIRQ" value="true" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="32" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONST_SOURCE" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="singleResetMode" value="true" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="false" />
  <parameter name="derived_use_avalonST_sink" value="false" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="false" />
  <parameter name="singleClockMode" value="true" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="led_fifo" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_st_mm_flasher:1.0:COUNT_MAX=83886079,GREEN_WIDTH=8,RED_WIDTH=10"
   instancePathKey="sm_transfer_system:.:led_out"
   kind="avalon_st_mm_flasher"
   version="1.0"
   name="avalon_st_mm_led">
  <parameter name="RED_WIDTH" value="10" />
  <parameter name="COUNT_MAX" value="83886079" />
  <parameter name="GREEN_WIDTH" value="8" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/avalon_st_mm_flasher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="led_out" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:22.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=3,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CGXFC5C6F27C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=2,gui_number_of_clocks=2,gui_operation_mode=normal,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,3,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=-3320,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=gclk,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=normal,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=-3333 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=fb_1,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="sm_transfer_system:.:pll"
   kind="altera_pll"
   version="22.1"
   name="sm_transfer_system_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="fb_1" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="3" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="normal" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="3" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="3" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="3" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="-3320" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="2" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="6" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="6" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="2" />
  <parameter name="c_cnt_hi_div1" value="2" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="3" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,3,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="30" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="-3333 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="normal" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/guava-30.1-jre.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="pll" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="reset_debounce:1.0:"
   instancePathKey="sm_transfer_system:.:reset_debounce"
   kind="reset_debounce"
   version="1.0"
   name="button_debounce">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/button_debounce_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="reset_debounce" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=true,autoInitializationFileName=sm_transfer_system_source,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=source.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=source,instanceID=ABCD,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=false"
   instancePathKey="sm_transfer_system:.:source"
   kind="altera_avalon_onchip_memory2"
   version="22.1"
   name="sm_transfer_system_source">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="sm_transfer_system_source" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="true" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="source.hex" />
  <parameter name="initializationFileName" value="source" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="ABCD" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="source" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:22.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.hwClassnameDriverSupportList,postgeneration.simulation.init_file.param_name,postgeneration.simulation.init_file.type,postgeneration.simulation.init_file.param_owner,MODULE_ASSIGNMENT_VALUES=1,altera_avalon_lan91c111\,altera_avalon_cfi_flash,INIT_FILE,MEM_INIT,tcm,TCM_ADDRESS_W=18,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:22.1:CLOCK_RATE=100000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=1,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=18,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="sm_transfer_system:.:sram_controller"
   kind="altera_generic_tristate_controller"
   version="22.1"
   name="sm_transfer_system_sram_controller">
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.hwClassnameDriverSupportList,postgeneration.simulation.init_file.param_name,postgeneration.simulation.init_file.type,postgeneration.simulation.init_file.param_owner" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="TCM_WRITE_WAIT" value="10" />
  <parameter name="TCM_READ_WAIT" value="10" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="10" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="18" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="10" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="1,altera_avalon_lan91c111\,altera_avalon_cfi_flash,INIT_FILE,MEM_INIT,tcm" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="sram_controller" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:22.1:allowInSystemMemoryContentEditor=true,autoInitializationFileName=sm_transfer_system_test_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=sm_transfer_system_test_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=test_mem,instanceID=DCBA,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="sm_transfer_system:.:test_mem"
   kind="altera_avalon_onchip_memory2"
   version="22.1"
   name="sm_transfer_system_test_mem">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 1 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="sm_transfer_system_test_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="true" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="sm_transfer_system_test_mem.hex" />
  <parameter name="initializationFileName" value="test_mem" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="DCBA" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="test_mem" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {av_sm_master_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {SYNC_RESET} {0};add_instance {J2A_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {J2A_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {J2A_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {J2A_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {J2A_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_READ} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {J2A_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {J2A_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {J2A_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {J2A_master_master_translator} {SYNC_RESET} {0};add_instance {led_out_swpb_translator} {altera_merlin_master_translator};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {led_out_swpb_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_swpb_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_out_swpb_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_swpb_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READDATA} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READ} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_CLKEN} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_LOCK} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_swpb_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_out_swpb_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_swpb_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_out_swpb_translator} {SYNC_RESET} {0};add_instance {dma_ssram_to_led_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {SYNC_RESET} {0};add_instance {button_switch_buttonreg_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READDATA} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READ} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITE} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_LOCK} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ssram_to_led_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_DATA_W} {21};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_source_to_ssram_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_DATA_W} {18};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_fifo_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_fifo_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_fifo_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_fifo_in_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_fifo_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_fifo_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_READDATA} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_READ} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITE} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_LOCK} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_fifo_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_fifo_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_fifo_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_fifo_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_out_led_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_out_led_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_out_led_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_out_led_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_out_led_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_led_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_led_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_out_led_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_led_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_out_led_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_out_led_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_out_led_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_out_led_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_out_led_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_out_led_translator} {USE_READDATA} {1};set_instance_parameter_value {led_out_led_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_out_led_translator} {USE_READ} {1};set_instance_parameter_value {led_out_led_translator} {USE_WRITE} {1};set_instance_parameter_value {led_out_led_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_out_led_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_out_led_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_out_led_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_out_led_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_out_led_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_out_led_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_out_led_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_LOCK} {0};set_instance_parameter_value {led_out_led_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_out_led_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_out_led_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_out_led_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_led_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_led_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_led_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_led_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_led_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_out_led_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_led_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_out_led_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_led_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_out_led_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_led_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_led_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_out_led_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_out_led_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_out_led_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {test_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {test_mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {test_mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {test_mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {test_mem_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {test_mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {test_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {test_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {test_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {test_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_sm_master_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {av_sm_master_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ID} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {J2A_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {J2A_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {J2A_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {J2A_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {J2A_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {J2A_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {J2A_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {J2A_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {J2A_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {J2A_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {J2A_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {J2A_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {J2A_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {J2A_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {J2A_master_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {J2A_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {J2A_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {J2A_master_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {J2A_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {J2A_master_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {J2A_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {J2A_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {J2A_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {J2A_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {J2A_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001050&quot;
   end=&quot;0x00000000000001058&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {J2A_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {J2A_master_master_agent} {ID} {0};set_instance_parameter_value {J2A_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {J2A_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {J2A_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {J2A_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {J2A_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {led_out_swpb_agent} {altera_merlin_master_agent};set_instance_parameter_value {led_out_swpb_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_out_swpb_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_out_swpb_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_out_swpb_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_out_swpb_agent} {PKT_QOS_H} {86};set_instance_parameter_value {led_out_swpb_agent} {PKT_QOS_L} {86};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {led_out_swpb_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {led_out_swpb_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {led_out_swpb_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {led_out_swpb_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_out_swpb_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_out_swpb_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_out_swpb_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_out_swpb_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_out_swpb_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_out_swpb_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_out_swpb_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_out_swpb_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_out_swpb_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_out_swpb_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_swpb_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_swpb_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_swpb_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_out_swpb_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {led_out_swpb_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {led_out_swpb_agent} {ID} {3};set_instance_parameter_value {led_out_swpb_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {led_out_swpb_agent} {CACHE_VALUE} {0};set_instance_parameter_value {led_out_swpb_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {led_out_swpb_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_swpb_agent} {USE_WRITERESPONSE} {0};add_instance {dma_ssram_to_led_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;test_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ID} {2};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {button_switch_buttonreg_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_switch_buttonreg_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {button_switch_buttonreg_agent} {ST_DATA_W} {106};set_instance_parameter_value {button_switch_buttonreg_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_switch_buttonreg_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_switch_buttonreg_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_switch_buttonreg_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_switch_buttonreg_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_switch_buttonreg_agent} {ID} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {ECC_ENABLE} {0};add_instance {button_switch_buttonreg_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_ssram_to_led_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ID} {2};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_source_to_ssram_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ID} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_fifo_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_fifo_in_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_fifo_in_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_fifo_in_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_fifo_in_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_fifo_in_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_fifo_in_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_fifo_in_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_fifo_in_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_fifo_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_fifo_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_fifo_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_fifo_in_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_fifo_in_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_fifo_in_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_fifo_in_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_fifo_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_fifo_in_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_fifo_in_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_fifo_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_fifo_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_fifo_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_fifo_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_fifo_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_fifo_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_fifo_in_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_fifo_in_agent} {ID} {3};set_instance_parameter_value {led_fifo_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_fifo_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_fifo_in_agent} {ECC_ENABLE} {0};add_instance {led_fifo_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_out_led_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_out_led_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_out_led_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_out_led_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_out_led_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_out_led_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_out_led_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_out_led_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_out_led_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_out_led_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_out_led_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_out_led_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_out_led_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_out_led_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_out_led_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_out_led_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_out_led_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_out_led_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_out_led_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_out_led_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_out_led_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_out_led_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_out_led_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_out_led_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_out_led_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_out_led_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_out_led_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_out_led_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_led_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_led_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_led_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_out_led_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_out_led_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_out_led_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_out_led_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_out_led_agent} {ID} {4};set_instance_parameter_value {led_out_led_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_led_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_led_agent} {ECC_ENABLE} {0};add_instance {led_out_led_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {test_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {test_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {test_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {test_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {test_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {test_mem_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {test_mem_s1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {test_mem_s1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_mem_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {test_mem_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_mem_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {test_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_mem_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {test_mem_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {test_mem_s1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {test_mem_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {test_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {test_mem_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_mem_s1_agent} {ST_DATA_W} {106};set_instance_parameter_value {test_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {test_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {test_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {test_mem_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {test_mem_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {test_mem_s1_agent} {ID} {5};set_instance_parameter_value {test_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {test_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_mem_s1_agent} {ECC_ENABLE} {0};add_instance {test_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 2 1 4 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01000 00010 00100 10000 00001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x40 0x1030 0x1040 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x40 0x60 0x1040 0x1050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 0 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1030 0x1040 0x1050 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1040 0x1050 0x1058 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x1040 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x1050 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {3 5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x100000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x8 0x102000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 3 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 0 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {106};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {106};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {106};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {J2A_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {J2A_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {J2A_master_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {J2A_master_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {J2A_master_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {J2A_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {J2A_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {J2A_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {J2A_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {J2A_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {J2A_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {J2A_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {J2A_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {J2A_master_master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {J2A_master_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {J2A_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {J2A_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {J2A_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {J2A_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {J2A_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {J2A_master_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {6};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {av_sm_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {J2A_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {led_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {led_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {led_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {led_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {led_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {av_sm_master_avalon_master_translator.avalon_universal_master_0} {av_sm_master_avalon_master_agent.av} {avalon};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {av_sm_master_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/av_sm_master_avalon_master_agent.rp} {qsys_mm.response};add_connection {J2A_master_master_translator.avalon_universal_master_0} {J2A_master_master_agent.av} {avalon};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {defaultConnection} {false};add_connection {led_out_swpb_translator.avalon_universal_master_0} {led_out_swpb_agent.av} {avalon};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {led_out_swpb_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/led_out_swpb_agent.rp} {qsys_mm.response};add_connection {dma_ssram_to_led_write_master_translator.avalon_universal_master_0} {dma_ssram_to_led_write_master_agent.av} {avalon};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_ssram_to_led_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_ssram_to_led_write_master_agent.rp} {qsys_mm.response};add_connection {button_switch_buttonreg_agent.m0} {button_switch_buttonreg_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_switch_buttonreg_agent.rf_source} {button_switch_buttonreg_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_switch_buttonreg_agent_rsp_fifo.out} {button_switch_buttonreg_agent.rf_sink} {avalon_streaming};add_connection {button_switch_buttonreg_agent.rdata_fifo_src} {button_switch_buttonreg_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {button_switch_buttonreg_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/button_switch_buttonreg_agent.cp} {qsys_mm.command};add_connection {dma_ssram_to_led_control_port_slave_agent.m0} {dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_ssram_to_led_control_port_slave_agent.rf_source} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.out} {dma_ssram_to_led_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_ssram_to_led_control_port_slave_agent.rdata_fifo_src} {dma_ssram_to_led_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {dma_ssram_to_led_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_ssram_to_led_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_source_to_ssram_control_port_slave_agent.m0} {dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_source_to_ssram_control_port_slave_agent.rf_source} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.out} {dma_source_to_ssram_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_source_to_ssram_control_port_slave_agent.rdata_fifo_src} {dma_source_to_ssram_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {dma_source_to_ssram_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_source_to_ssram_control_port_slave_agent.cp} {qsys_mm.command};add_connection {led_fifo_in_agent.m0} {led_fifo_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_fifo_in_agent.rf_source} {led_fifo_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_fifo_in_agent_rsp_fifo.out} {led_fifo_in_agent.rf_sink} {avalon_streaming};add_connection {led_fifo_in_agent.rdata_fifo_src} {led_fifo_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {led_fifo_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/led_fifo_in_agent.cp} {qsys_mm.command};add_connection {led_out_led_agent.m0} {led_out_led_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_out_led_agent.rf_source} {led_out_led_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_out_led_agent_rsp_fifo.out} {led_out_led_agent.rf_sink} {avalon_streaming};add_connection {led_out_led_agent.rdata_fifo_src} {led_out_led_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {led_out_led_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/led_out_led_agent.cp} {qsys_mm.command};add_connection {test_mem_s1_agent.m0} {test_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {test_mem_s1_agent.rf_source} {test_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {test_mem_s1_agent_rsp_fifo.out} {test_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {test_mem_s1_agent.rdata_fifo_src} {test_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {test_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/test_mem_s1_agent.cp} {qsys_mm.command};add_connection {av_sm_master_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {av_sm_master_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {J2A_master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {J2A_master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {led_out_swpb_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {led_out_swpb_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_ssram_to_led_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {button_switch_buttonreg_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {button_switch_buttonreg_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_ssram_to_led_control_port_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_control_port_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_source_to_ssram_control_port_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_source_to_ssram_control_port_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {led_fifo_in_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {led_fifo_in_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {led_out_led_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {led_out_led_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {test_mem_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {test_mem_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_001.src} {J2A_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/J2A_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {J2A_master_master_limiter.rsp_src} {J2A_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {J2A_master_master_limiter.rsp_src/J2A_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src2} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_003.sink1} {qsys_mm.response};add_connection {J2A_master_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {J2A_master_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {J2A_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/J2A_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {av_sm_master_reset_reset_bridge.out_reset} {av_sm_master_avalon_master_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_write_master_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {av_sm_master_avalon_master_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_write_master_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_swpb_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_swpb_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_agent_rsp_fifo.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_limiter.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_avalon_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_swpb_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_avalon_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_swpb_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_reset_reset_bridge.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_clk_reset_reset_bridge.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {av_sm_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {av_sm_master_reset_reset_bridge_in_reset} {EXPORT_OF} {av_sm_master_reset_reset_bridge.in_reset};add_interface {J2A_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {J2A_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {J2A_master_clk_reset_reset_bridge.in_reset};add_interface {led_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {led_out_reset_reset_bridge_in_reset} {EXPORT_OF} {led_out_reset_reset_bridge.in_reset};add_interface {av_sm_master_avalon_master} {avalon} {slave};set_interface_property {av_sm_master_avalon_master} {EXPORT_OF} {av_sm_master_avalon_master_translator.avalon_anti_master_0};add_interface {dma_ssram_to_led_write_master} {avalon} {slave};set_interface_property {dma_ssram_to_led_write_master} {EXPORT_OF} {dma_ssram_to_led_write_master_translator.avalon_anti_master_0};add_interface {J2A_master_master} {avalon} {slave};set_interface_property {J2A_master_master} {EXPORT_OF} {J2A_master_master_translator.avalon_anti_master_0};add_interface {led_out_swpb} {avalon} {slave};set_interface_property {led_out_swpb} {EXPORT_OF} {led_out_swpb_translator.avalon_anti_master_0};add_interface {button_switch_buttonreg} {avalon} {master};set_interface_property {button_switch_buttonreg} {EXPORT_OF} {button_switch_buttonreg_translator.avalon_anti_slave_0};add_interface {dma_source_to_ssram_control_port_slave} {avalon} {master};set_interface_property {dma_source_to_ssram_control_port_slave} {EXPORT_OF} {dma_source_to_ssram_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_ssram_to_led_control_port_slave} {avalon} {master};set_interface_property {dma_ssram_to_led_control_port_slave} {EXPORT_OF} {dma_ssram_to_led_control_port_slave_translator.avalon_anti_slave_0};add_interface {led_fifo_in} {avalon} {master};set_interface_property {led_fifo_in} {EXPORT_OF} {led_fifo_in_translator.avalon_anti_slave_0};add_interface {led_out_led} {avalon} {master};set_interface_property {led_out_led} {EXPORT_OF} {led_out_led_translator.avalon_anti_slave_0};add_interface {test_mem_s1} {avalon} {master};set_interface_property {test_mem_s1} {EXPORT_OF} {test_mem_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.J2A_master.master} {0};set_module_assignment {interconnect_id.av_sm_master.avalon_master} {1};set_module_assignment {interconnect_id.button_switch.buttonreg} {0};set_module_assignment {interconnect_id.dma_source_to_ssram.control_port_slave} {1};set_module_assignment {interconnect_id.dma_ssram_to_led.control_port_slave} {2};set_module_assignment {interconnect_id.dma_ssram_to_led.write_master} {2};set_module_assignment {interconnect_id.led_fifo.in} {3};set_module_assignment {interconnect_id.led_out.led} {4};set_module_assignment {interconnect_id.led_out.swpb} {3};set_module_assignment {interconnect_id.test_mem.s1} {5};(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=21,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=18,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001050&quot;
   end=&quot;0x00000000000001058&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;test_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:22.1:CHANNEL_ID=01000,00010,00100,10000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,2,1,4,0,END_ADDRESS=0x8,0x40,0x60,0x1040,0x1050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:01000:0x0:0x8:write:1:0:0:1,2:00010:0x20:0x40:both:1:0:0:1,1:00100:0x40:0x60:both:1:0:0:1,4:10000:0x1030:0x1040:both:1:0:0:1,0:00001:0x1040:0x1050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x40,0x1030,0x1040,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=write,both,both,both,both)(altera_merlin_router:22.1:CHANNEL_ID=100,001,010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,0,3,END_ADDRESS=0x1040,0x1050,0x1058,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=4:100:0x1030:0x1040:both:1:0:0:1,0:001:0x1040:0x1050:both:1:0:0:1,3:010:0x1050:0x1058:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1030,0x1040,0x1050,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,write)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x1040:0x1050:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1040,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,5,END_ADDRESS=0x8,0x102000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x8:write:1:0:0:1,5:10:0x100000:0x102000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100000,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=write,both)(altera_merlin_router:22.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,3,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,3:100:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,read)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,write)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=write)(altera_merlin_traffic_limiter:22.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_avalon_st_pipeline_stage:22.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:22.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=6,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)"
   instancePathKey="sm_transfer_system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="22.1"
   name="sm_transfer_system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {av_sm_master_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_sm_master_avalon_master_translator} {SYNC_RESET} {0};add_instance {J2A_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {J2A_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {J2A_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {J2A_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {J2A_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_READ} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {J2A_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {J2A_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {J2A_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {J2A_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {J2A_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {J2A_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {J2A_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {J2A_master_master_translator} {SYNC_RESET} {0};add_instance {led_out_swpb_translator} {altera_merlin_master_translator};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {led_out_swpb_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_swpb_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_out_swpb_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_swpb_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READDATA} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READ} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_CLKEN} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {led_out_swpb_translator} {USE_LOCK} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_swpb_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_swpb_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {led_out_swpb_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_out_swpb_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_swpb_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_out_swpb_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_out_swpb_translator} {SYNC_RESET} {0};add_instance {dma_ssram_to_led_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_translator} {SYNC_RESET} {0};add_instance {button_switch_buttonreg_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READDATA} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READ} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITE} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_LOCK} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_switch_buttonreg_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ssram_to_led_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_DATA_W} {21};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_source_to_ssram_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_DATA_W} {18};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_fifo_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_fifo_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_fifo_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_fifo_in_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_fifo_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_fifo_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_READDATA} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_READ} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITE} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_LOCK} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_fifo_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_fifo_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_fifo_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_fifo_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_fifo_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_fifo_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_fifo_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_out_led_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_out_led_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_out_led_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_out_led_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_out_led_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_led_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_out_led_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_out_led_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_led_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_out_led_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_out_led_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_out_led_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_out_led_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_out_led_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_out_led_translator} {USE_READDATA} {1};set_instance_parameter_value {led_out_led_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_out_led_translator} {USE_READ} {1};set_instance_parameter_value {led_out_led_translator} {USE_WRITE} {1};set_instance_parameter_value {led_out_led_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_out_led_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_out_led_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {led_out_led_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_out_led_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_out_led_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_out_led_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_out_led_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_LOCK} {0};set_instance_parameter_value {led_out_led_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_out_led_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_out_led_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_out_led_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_out_led_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_led_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_led_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_led_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_led_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_out_led_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_out_led_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_led_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_out_led_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_led_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_out_led_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_out_led_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_out_led_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_led_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_out_led_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_out_led_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_out_led_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_out_led_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {test_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {test_mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {test_mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {test_mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {test_mem_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {test_mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {test_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {test_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {test_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {test_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {test_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {test_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {test_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {test_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_sm_master_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {av_sm_master_avalon_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {av_sm_master_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {ID} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {av_sm_master_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_sm_master_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {J2A_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {J2A_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {J2A_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {J2A_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {J2A_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {J2A_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {J2A_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {J2A_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {J2A_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {J2A_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {J2A_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {J2A_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {J2A_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {J2A_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {J2A_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {J2A_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {J2A_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {J2A_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {J2A_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {J2A_master_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {J2A_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {J2A_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {J2A_master_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {J2A_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {J2A_master_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {J2A_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {J2A_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {J2A_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {J2A_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {J2A_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001050&quot;
   end=&quot;0x00000000000001058&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;led_out_led_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001030&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {J2A_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {J2A_master_master_agent} {ID} {0};set_instance_parameter_value {J2A_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {J2A_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {J2A_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {J2A_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {J2A_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {led_out_swpb_agent} {altera_merlin_master_agent};set_instance_parameter_value {led_out_swpb_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_out_swpb_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_out_swpb_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_out_swpb_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_out_swpb_agent} {PKT_QOS_H} {86};set_instance_parameter_value {led_out_swpb_agent} {PKT_QOS_L} {86};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {led_out_swpb_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {led_out_swpb_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {led_out_swpb_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {led_out_swpb_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_out_swpb_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_out_swpb_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_out_swpb_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_out_swpb_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_out_swpb_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_out_swpb_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_out_swpb_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_out_swpb_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_out_swpb_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_out_swpb_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_out_swpb_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_out_swpb_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_out_swpb_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_out_swpb_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_out_swpb_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_swpb_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_swpb_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_out_swpb_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_out_swpb_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;button_switch_buttonreg_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001040&quot;
   end=&quot;0x00000000000001050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {led_out_swpb_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {led_out_swpb_agent} {ID} {3};set_instance_parameter_value {led_out_swpb_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {led_out_swpb_agent} {CACHE_VALUE} {0};set_instance_parameter_value {led_out_swpb_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {led_out_swpb_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_swpb_agent} {USE_WRITERESPONSE} {0};add_instance {dma_ssram_to_led_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;test_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {ID} {2};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {button_switch_buttonreg_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {button_switch_buttonreg_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_switch_buttonreg_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {button_switch_buttonreg_agent} {ST_DATA_W} {106};set_instance_parameter_value {button_switch_buttonreg_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_switch_buttonreg_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_switch_buttonreg_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_switch_buttonreg_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_switch_buttonreg_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {button_switch_buttonreg_agent} {ID} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_switch_buttonreg_agent} {ECC_ENABLE} {0};add_instance {button_switch_buttonreg_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_switch_buttonreg_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_ssram_to_led_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ID} {2};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ssram_to_led_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_source_to_ssram_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ID} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_source_to_ssram_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_fifo_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_fifo_in_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_fifo_in_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_fifo_in_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_fifo_in_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_fifo_in_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_fifo_in_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_fifo_in_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_fifo_in_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_fifo_in_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_fifo_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_fifo_in_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_fifo_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_fifo_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_fifo_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_fifo_in_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_fifo_in_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_fifo_in_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_fifo_in_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_fifo_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_fifo_in_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_fifo_in_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_fifo_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_fifo_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_fifo_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_fifo_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_fifo_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_fifo_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_fifo_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_fifo_in_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_fifo_in_agent} {ID} {3};set_instance_parameter_value {led_fifo_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_fifo_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_fifo_in_agent} {ECC_ENABLE} {0};add_instance {led_fifo_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_fifo_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_out_led_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_out_led_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {led_out_led_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {led_out_led_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {led_out_led_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {led_out_led_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {led_out_led_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_out_led_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {led_out_led_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {led_out_led_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {led_out_led_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {led_out_led_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_out_led_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_out_led_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_out_led_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_out_led_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_out_led_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_out_led_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_out_led_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_out_led_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_out_led_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_out_led_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {led_out_led_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {led_out_led_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {led_out_led_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {led_out_led_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_out_led_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {led_out_led_agent} {ST_DATA_W} {106};set_instance_parameter_value {led_out_led_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_out_led_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_out_led_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_out_led_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_out_led_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_out_led_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_out_led_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_out_led_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_out_led_agent} {ID} {4};set_instance_parameter_value {led_out_led_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_out_led_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_out_led_agent} {ECC_ENABLE} {0};add_instance {led_out_led_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_out_led_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {test_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {test_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {test_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {test_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {test_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {test_mem_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {test_mem_s1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {test_mem_s1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {test_mem_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_mem_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {test_mem_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_mem_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_mem_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {test_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_mem_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_mem_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {test_mem_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {test_mem_s1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {test_mem_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {test_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {test_mem_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_mem_s1_agent} {ST_DATA_W} {106};set_instance_parameter_value {test_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_mem_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {test_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {test_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {test_mem_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {test_mem_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {test_mem_s1_agent} {ID} {5};set_instance_parameter_value {test_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {test_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_mem_s1_agent} {ECC_ENABLE} {0};add_instance {test_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {test_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 2 1 4 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01000 00010 00100 10000 00001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x40 0x1030 0x1040 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x40 0x60 0x1040 0x1050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 0 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1030 0x1040 0x1050 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1040 0x1050 0x1058 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x1040 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x1050 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {3 5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x100000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x8 0x102000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 3 };set_instance_parameter_value {router_004} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 0 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {106};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {106};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {106};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {J2A_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {J2A_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {J2A_master_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {J2A_master_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {J2A_master_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {J2A_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {J2A_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {J2A_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {J2A_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {J2A_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {J2A_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {J2A_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {J2A_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {J2A_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {J2A_master_master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {J2A_master_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {J2A_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {J2A_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {J2A_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {J2A_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {J2A_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {J2A_master_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {6};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {av_sm_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {av_sm_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {J2A_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {J2A_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {led_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {led_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {led_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {led_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {led_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {av_sm_master_avalon_master_translator.avalon_universal_master_0} {av_sm_master_avalon_master_agent.av} {avalon};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {av_sm_master_avalon_master_translator.avalon_universal_master_0/av_sm_master_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {av_sm_master_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/av_sm_master_avalon_master_agent.rp} {qsys_mm.response};add_connection {J2A_master_master_translator.avalon_universal_master_0} {J2A_master_master_agent.av} {avalon};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {J2A_master_master_translator.avalon_universal_master_0/J2A_master_master_agent.av} {defaultConnection} {false};add_connection {led_out_swpb_translator.avalon_universal_master_0} {led_out_swpb_agent.av} {avalon};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {led_out_swpb_translator.avalon_universal_master_0/led_out_swpb_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {led_out_swpb_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/led_out_swpb_agent.rp} {qsys_mm.response};add_connection {dma_ssram_to_led_write_master_translator.avalon_universal_master_0} {dma_ssram_to_led_write_master_agent.av} {avalon};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_write_master_translator.avalon_universal_master_0/dma_ssram_to_led_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_ssram_to_led_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_ssram_to_led_write_master_agent.rp} {qsys_mm.response};add_connection {button_switch_buttonreg_agent.m0} {button_switch_buttonreg_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_switch_buttonreg_agent.m0/button_switch_buttonreg_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_switch_buttonreg_agent.rf_source} {button_switch_buttonreg_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_switch_buttonreg_agent_rsp_fifo.out} {button_switch_buttonreg_agent.rf_sink} {avalon_streaming};add_connection {button_switch_buttonreg_agent.rdata_fifo_src} {button_switch_buttonreg_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {button_switch_buttonreg_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/button_switch_buttonreg_agent.cp} {qsys_mm.command};add_connection {dma_ssram_to_led_control_port_slave_agent.m0} {dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_control_port_slave_agent.m0/dma_ssram_to_led_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_ssram_to_led_control_port_slave_agent.rf_source} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.out} {dma_ssram_to_led_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_ssram_to_led_control_port_slave_agent.rdata_fifo_src} {dma_ssram_to_led_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {dma_ssram_to_led_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_ssram_to_led_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_source_to_ssram_control_port_slave_agent.m0} {dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_control_port_slave_agent.m0/dma_source_to_ssram_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_source_to_ssram_control_port_slave_agent.rf_source} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.out} {dma_source_to_ssram_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_source_to_ssram_control_port_slave_agent.rdata_fifo_src} {dma_source_to_ssram_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {dma_source_to_ssram_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_source_to_ssram_control_port_slave_agent.cp} {qsys_mm.command};add_connection {led_fifo_in_agent.m0} {led_fifo_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_fifo_in_agent.m0/led_fifo_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_fifo_in_agent.rf_source} {led_fifo_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_fifo_in_agent_rsp_fifo.out} {led_fifo_in_agent.rf_sink} {avalon_streaming};add_connection {led_fifo_in_agent.rdata_fifo_src} {led_fifo_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {led_fifo_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/led_fifo_in_agent.cp} {qsys_mm.command};add_connection {led_out_led_agent.m0} {led_out_led_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_out_led_agent.m0/led_out_led_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_out_led_agent.rf_source} {led_out_led_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_out_led_agent_rsp_fifo.out} {led_out_led_agent.rf_sink} {avalon_streaming};add_connection {led_out_led_agent.rdata_fifo_src} {led_out_led_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {led_out_led_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/led_out_led_agent.cp} {qsys_mm.command};add_connection {test_mem_s1_agent.m0} {test_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {test_mem_s1_agent.m0/test_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {test_mem_s1_agent.rf_source} {test_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {test_mem_s1_agent_rsp_fifo.out} {test_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {test_mem_s1_agent.rdata_fifo_src} {test_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {test_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/test_mem_s1_agent.cp} {qsys_mm.command};add_connection {av_sm_master_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {av_sm_master_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {J2A_master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {J2A_master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {led_out_swpb_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {led_out_swpb_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_ssram_to_led_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {button_switch_buttonreg_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {button_switch_buttonreg_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_ssram_to_led_control_port_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_control_port_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_source_to_ssram_control_port_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_source_to_ssram_control_port_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {led_fifo_in_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {led_fifo_in_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {led_out_led_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {led_out_led_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {test_mem_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {test_mem_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_001.src} {J2A_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/J2A_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {J2A_master_master_limiter.rsp_src} {J2A_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {J2A_master_master_limiter.rsp_src/J2A_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_003.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src2} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src2/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_003.sink1} {qsys_mm.response};add_connection {J2A_master_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {J2A_master_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {J2A_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/J2A_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {av_sm_master_reset_reset_bridge.out_reset} {av_sm_master_avalon_master_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_write_master_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_translator.reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {av_sm_master_avalon_master_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_write_master_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {button_switch_buttonreg_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {led_fifo_in_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_agent.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {test_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {av_sm_master_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_swpb_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_translator.reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_swpb_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_agent.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {led_out_led_agent_rsp_fifo.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {J2A_master_master_limiter.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {led_out_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_avalon_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_swpb_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_avalon_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_swpb_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {button_switch_buttonreg_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_fifo_in_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_led_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {test_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {av_sm_master_reset_reset_bridge.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {J2A_master_clk_reset_reset_bridge.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {led_out_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {av_sm_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {av_sm_master_reset_reset_bridge_in_reset} {EXPORT_OF} {av_sm_master_reset_reset_bridge.in_reset};add_interface {J2A_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {J2A_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {J2A_master_clk_reset_reset_bridge.in_reset};add_interface {led_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {led_out_reset_reset_bridge_in_reset} {EXPORT_OF} {led_out_reset_reset_bridge.in_reset};add_interface {av_sm_master_avalon_master} {avalon} {slave};set_interface_property {av_sm_master_avalon_master} {EXPORT_OF} {av_sm_master_avalon_master_translator.avalon_anti_master_0};add_interface {dma_ssram_to_led_write_master} {avalon} {slave};set_interface_property {dma_ssram_to_led_write_master} {EXPORT_OF} {dma_ssram_to_led_write_master_translator.avalon_anti_master_0};add_interface {J2A_master_master} {avalon} {slave};set_interface_property {J2A_master_master} {EXPORT_OF} {J2A_master_master_translator.avalon_anti_master_0};add_interface {led_out_swpb} {avalon} {slave};set_interface_property {led_out_swpb} {EXPORT_OF} {led_out_swpb_translator.avalon_anti_master_0};add_interface {button_switch_buttonreg} {avalon} {master};set_interface_property {button_switch_buttonreg} {EXPORT_OF} {button_switch_buttonreg_translator.avalon_anti_slave_0};add_interface {dma_source_to_ssram_control_port_slave} {avalon} {master};set_interface_property {dma_source_to_ssram_control_port_slave} {EXPORT_OF} {dma_source_to_ssram_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_ssram_to_led_control_port_slave} {avalon} {master};set_interface_property {dma_ssram_to_led_control_port_slave} {EXPORT_OF} {dma_ssram_to_led_control_port_slave_translator.avalon_anti_slave_0};add_interface {led_fifo_in} {avalon} {master};set_interface_property {led_fifo_in} {EXPORT_OF} {led_fifo_in_translator.avalon_anti_slave_0};add_interface {led_out_led} {avalon} {master};set_interface_property {led_out_led} {EXPORT_OF} {led_out_led_translator.avalon_anti_slave_0};add_interface {test_mem_s1} {avalon} {master};set_interface_property {test_mem_s1} {EXPORT_OF} {test_mem_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.J2A_master.master} {0};set_module_assignment {interconnect_id.av_sm_master.avalon_master} {1};set_module_assignment {interconnect_id.button_switch.buttonreg} {0};set_module_assignment {interconnect_id.dma_source_to_ssram.control_port_slave} {1};set_module_assignment {interconnect_id.dma_ssram_to_led.control_port_slave} {2};set_module_assignment {interconnect_id.dma_ssram_to_led.write_master} {2};set_module_assignment {interconnect_id.led_fifo.in} {3};set_module_assignment {interconnect_id.led_out.led} {4};set_module_assignment {interconnect_id.led_out.swpb} {3};set_module_assignment {interconnect_id.test_mem.s1} {5};" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="mm_interconnect_0" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_source_to_ssram_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {SYNC_RESET} {0};add_instance {source_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {source_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {source_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {source_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {source_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {source_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {source_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {source_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {source_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {source_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {source_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {source_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {source_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {source_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {source_s1_translator} {USE_READ} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {source_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {source_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {source_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {source_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {source_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {source_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {source_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {source_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {source_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {source_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {source_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {source_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {source_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {source_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {source_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {source_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {source_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {source_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {source_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {source_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {source_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {source_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {source_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {source_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {source_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {source_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {source_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_source_to_ssram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_source_to_ssram_read_master_translator.avalon_universal_master_0} {source_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_source_to_ssram_reset_reset_bridge.out_reset} {dma_source_to_ssram_read_master_translator.reset} {reset};add_connection {dma_source_to_ssram_reset_reset_bridge.out_reset} {source_s1_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {source_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_source_to_ssram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_source_to_ssram_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_source_to_ssram_reset_reset_bridge.in_reset};add_interface {dma_source_to_ssram_read_master} {avalon} {slave};set_interface_property {dma_source_to_ssram_read_master} {EXPORT_OF} {dma_source_to_ssram_read_master_translator.avalon_anti_master_0};add_interface {source_s1} {avalon} {master};set_interface_property {source_s1} {EXPORT_OF} {source_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_source_to_ssram.read_master} {0};set_module_assignment {interconnect_id.source.s1} {0};(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)"
   instancePathKey="sm_transfer_system:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="22.1"
   name="sm_transfer_system_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_source_to_ssram_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_read_master_translator} {SYNC_RESET} {0};add_instance {source_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {source_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {source_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {source_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {source_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {source_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {source_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {source_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {source_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {source_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {source_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {source_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {source_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {source_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {source_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {source_s1_translator} {USE_READ} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {source_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {source_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {source_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {source_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {source_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {source_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {source_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {source_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {source_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {source_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {source_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {source_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {source_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {source_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {source_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {source_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {source_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {source_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {source_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {source_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {source_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {source_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {source_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {source_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {source_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {source_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {source_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {source_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_source_to_ssram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_source_to_ssram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_source_to_ssram_read_master_translator.avalon_universal_master_0} {source_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_read_master_translator.avalon_universal_master_0/source_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_source_to_ssram_reset_reset_bridge.out_reset} {dma_source_to_ssram_read_master_translator.reset} {reset};add_connection {dma_source_to_ssram_reset_reset_bridge.out_reset} {source_s1_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {source_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_source_to_ssram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_source_to_ssram_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_source_to_ssram_reset_reset_bridge.in_reset};add_interface {dma_source_to_ssram_read_master} {avalon} {slave};set_interface_property {dma_source_to_ssram_read_master} {EXPORT_OF} {dma_source_to_ssram_read_master_translator.avalon_anti_master_0};add_interface {source_s1} {avalon} {master};set_interface_property {source_s1} {EXPORT_OF} {source_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_source_to_ssram.read_master} {0};set_module_assignment {interconnect_id.source.s1} {0};" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="mm_interconnect_1" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_ssram_to_led_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {SYNC_RESET} {0};add_instance {dma_source_to_ssram_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {SYNC_RESET} {0};add_instance {sram_controller_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {sram_controller_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_controller_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {sram_controller_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_controller_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_controller_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_controller_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_controller_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_controller_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_controller_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ssram_to_led_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ST_DATA_W} {88};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ID} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_source_to_ssram_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ST_DATA_W} {88};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ID} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {sram_controller_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_agent} {PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_agent} {PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_LOCK} {40};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BEGIN_BURST} {53};set_instance_parameter_value {sram_controller_uas_agent} {PKT_PROTECTION_H} {60};set_instance_parameter_value {sram_controller_uas_agent} {PKT_PROTECTION_L} {58};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_POSTED} {37};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_READ} {39};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SRC_ID_H} {55};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SRC_ID_L} {55};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DEST_ID_H} {56};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DEST_ID_L} {56};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_controller_uas_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_agent} {ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_controller_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_controller_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_controller_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_controller_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_controller_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram_controller_uas_agent} {ID} {0};set_instance_parameter_value {sram_controller_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_controller_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_controller_uas_agent} {ECC_ENABLE} {0};add_instance {sram_controller_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {71};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_controller_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {53};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router} {PKT_TRANS_READ} {57};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {35};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {60};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {58};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {56};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {56};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {39};set_instance_parameter_value {router_002} {ST_DATA_W} {70};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sram_controller_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BEGIN_BURST} {53};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_READ} {39};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_BYTE_CNT_H} {43};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {sram_controller_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {41};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_controller_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {41};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_ssram_to_led_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_ssram_to_led_read_master_translator.avalon_universal_master_0} {dma_ssram_to_led_read_master_agent.av} {avalon};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {dma_ssram_to_led_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_ssram_to_led_read_master_agent.rp} {qsys_mm.response};add_connection {dma_source_to_ssram_write_master_translator.avalon_universal_master_0} {dma_source_to_ssram_write_master_agent.av} {avalon};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_source_to_ssram_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_source_to_ssram_write_master_agent.rp} {qsys_mm.response};add_connection {sram_controller_uas_agent.m0} {sram_controller_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_controller_uas_agent.rf_source} {sram_controller_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_controller_uas_agent_rsp_fifo.out} {sram_controller_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_controller_uas_agent.rdata_fifo_src} {sram_controller_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_controller_uas_agent_rdata_fifo.out} {sram_controller_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_ssram_to_led_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_source_to_ssram_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_source_to_ssram_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sram_controller_uas_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_agent.rp/router_002.sink} {qsys_mm.response};add_connection {sram_controller_uas_burst_adapter.source0} {sram_controller_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_burst_adapter.source0/sram_controller_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {sram_controller_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sram_controller_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_controller_uas_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sram_controller_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sram_controller_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_controller_uas_cmd_width_adapter.src} {sram_controller_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_cmd_width_adapter.src/sram_controller_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_ssram_to_led_read_master_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_source_to_ssram_write_master_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_ssram_to_led_read_master_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_source_to_ssram_write_master_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_burst_adapter.cr0_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_rsp_width_adapter.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_read_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent_rdata_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_burst_adapter.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_rsp_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_cmd_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_ssram_to_led_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_ssram_to_led_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_ssram_to_led_reset_reset_bridge.in_reset};add_interface {dma_source_to_ssram_write_master} {avalon} {slave};set_interface_property {dma_source_to_ssram_write_master} {EXPORT_OF} {dma_source_to_ssram_write_master_translator.avalon_anti_master_0};add_interface {dma_ssram_to_led_read_master} {avalon} {slave};set_interface_property {dma_ssram_to_led_read_master} {EXPORT_OF} {dma_ssram_to_led_read_master_translator.avalon_anti_master_0};add_interface {sram_controller_uas} {avalon} {master};set_interface_property {sram_controller_uas} {EXPORT_OF} {sram_controller_uas_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_source_to_ssram.write_master} {0};set_module_assignment {interconnect_id.dma_ssram_to_led.read_master} {1};set_module_assignment {interconnect_id.sram_controller.uas} {0};(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=82,PKT_CACHE_L=79,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=74,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=73,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=88,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=82,PKT_CACHE_L=79,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=74,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=73,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=75,PKT_THREAD_ID_L=75,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=88,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0),PKT_ADDR_H=35,PKT_ADDR_L=18,PKT_BEGIN_BURST=53,PKT_BURSTWRAP_H=45,PKT_BURSTWRAP_L=45,PKT_BURST_SIZE_H=48,PKT_BURST_SIZE_L=46,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=44,PKT_BYTE_CNT_L=42,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=56,PKT_DEST_ID_L=56,PKT_ORI_BURST_SIZE_H=69,PKT_ORI_BURST_SIZE_L=67,PKT_PROTECTION_H=60,PKT_PROTECTION_L=58,PKT_RESPONSE_STATUS_H=66,PKT_RESPONSE_STATUS_L=65,PKT_SRC_ID_H=55,PKT_SRC_ID_L=55,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=36,PKT_TRANS_LOCK=40,PKT_TRANS_POSTED=37,PKT_TRANS_READ=39,PKT_TRANS_WRITE=38,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=70,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=71,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x40000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=74,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x40000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x40000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=74,PKT_DEST_ID_L=74,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x40000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=35,PKT_ADDR_L=18,PKT_DEST_ID_H=56,PKT_DEST_ID_L=56,PKT_PROTECTION_H=60,PKT_PROTECTION_L=58,PKT_TRANS_READ=39,PKT_TRANS_WRITE=38,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=70,TYPE_OF_TRANSACTION=read,write)(altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=45,OUT_BYTE_CNT_H=43,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=35,PKT_ADDR_L=18,PKT_BEGIN_BURST=53,PKT_BURSTWRAP_H=45,PKT_BURSTWRAP_L=45,PKT_BURST_SIZE_H=48,PKT_BURST_SIZE_L=46,PKT_BURST_TYPE_H=50,PKT_BURST_TYPE_L=49,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=44,PKT_BYTE_CNT_L=42,PKT_TRANS_COMPRESSED_READ=36,PKT_TRANS_READ=39,PKT_TRANS_WRITE=38,ST_CHANNEL_W=2,ST_DATA_W=70)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=2,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=88,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=2,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=2,ST_DATA_W=88,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:22.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=35,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=45,IN_PKT_BURSTWRAP_L=45,IN_PKT_BURST_SIZE_H=48,IN_PKT_BURST_SIZE_L=46,IN_PKT_BURST_TYPE_H=50,IN_PKT_BURST_TYPE_L=49,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=44,IN_PKT_BYTE_CNT_L=42,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=69,IN_PKT_ORI_BURST_SIZE_L=67,IN_PKT_RESPONSE_STATUS_H=66,IN_PKT_RESPONSE_STATUS_L=65,IN_PKT_TRANS_COMPRESSED_READ=36,IN_PKT_TRANS_EXCLUSIVE=41,IN_PKT_TRANS_WRITE=38,IN_ST_DATA_W=70,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=53,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=66,OUT_PKT_BURST_SIZE_L=64,OUT_PKT_BURST_TYPE_H=68,OUT_PKT_BURST_TYPE_L=67,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=62,OUT_PKT_BYTE_CNT_L=60,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=54,OUT_PKT_TRANS_EXCLUSIVE=59,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:22.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=53,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=63,IN_PKT_BURSTWRAP_L=63,IN_PKT_BURST_SIZE_H=66,IN_PKT_BURST_SIZE_L=64,IN_PKT_BURST_TYPE_H=68,IN_PKT_BURST_TYPE_L=67,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=62,IN_PKT_BYTE_CNT_L=60,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=54,IN_PKT_TRANS_EXCLUSIVE=59,IN_PKT_TRANS_WRITE=56,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=35,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=48,OUT_PKT_BURST_SIZE_L=46,OUT_PKT_BURST_TYPE_H=50,OUT_PKT_BURST_TYPE_L=49,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=44,OUT_PKT_BYTE_CNT_L=42,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=69,OUT_PKT_ORI_BURST_SIZE_L=67,OUT_PKT_RESPONSE_STATUS_H=66,OUT_PKT_RESPONSE_STATUS_L=65,OUT_PKT_TRANS_COMPRESSED_READ=36,OUT_PKT_TRANS_EXCLUSIVE=41,OUT_ST_DATA_W=70,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)"
   instancePathKey="sm_transfer_system:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="22.1"
   name="sm_transfer_system_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_ssram_to_led_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_translator} {SYNC_RESET} {0};add_instance {dma_source_to_ssram_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_translator} {SYNC_RESET} {0};add_instance {sram_controller_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {sram_controller_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_controller_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {sram_controller_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_controller_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_controller_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_controller_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_controller_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_controller_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_controller_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_controller_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_controller_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_controller_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ssram_to_led_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ST_DATA_W} {88};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {ID} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ssram_to_led_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_source_to_ssram_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_CACHE_H} {82};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_CACHE_L} {79};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_THREAD_ID_H} {75};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_THREAD_ID_L} {75};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ST_DATA_W} {88};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sram_controller_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {ID} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_source_to_ssram_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {sram_controller_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_agent} {PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_agent} {PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_LOCK} {40};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BEGIN_BURST} {53};set_instance_parameter_value {sram_controller_uas_agent} {PKT_PROTECTION_H} {60};set_instance_parameter_value {sram_controller_uas_agent} {PKT_PROTECTION_L} {58};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_POSTED} {37};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_agent} {PKT_TRANS_READ} {39};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SRC_ID_H} {55};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SRC_ID_L} {55};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DEST_ID_H} {56};set_instance_parameter_value {sram_controller_uas_agent} {PKT_DEST_ID_L} {56};set_instance_parameter_value {sram_controller_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_controller_uas_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_agent} {ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_controller_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_controller_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_controller_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_controller_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_controller_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_controller_uas_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sram_controller_uas_agent} {ID} {0};set_instance_parameter_value {sram_controller_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_controller_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_controller_uas_agent} {ECC_ENABLE} {0};add_instance {sram_controller_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {71};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_controller_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_controller_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_controller_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {53};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router} {PKT_TRANS_READ} {57};set_instance_parameter_value {router} {ST_DATA_W} {88};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {88};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {35};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {60};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {58};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {56};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {56};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {39};set_instance_parameter_value {router_002} {ST_DATA_W} {70};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sram_controller_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BEGIN_BURST} {53};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PKT_TRANS_READ} {39};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_BYTE_CNT_H} {43};set_instance_parameter_value {sram_controller_uas_burst_adapter} {OUT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sram_controller_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {88};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {88};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {88};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {sram_controller_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {38};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {45};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {45};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {41};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_controller_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_controller_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {35};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {44};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {42};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {36};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {48};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {46};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {66};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {65};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {41};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {50};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {49};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {67};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {69};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_ST_DATA_W} {70};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74) src_id(73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(69:67) response_status(66:65) cache(64:61) protection(60:58) thread_id(57) dest_id(56) src_id(55) qos(54) begin_burst(53) data_sideband(52) addr_sideband(51) burst_type(50:49) burst_size(48:46) burstwrap(45) byte_cnt(44:42) trans_exclusive(41) trans_lock(40) trans_read(39) trans_write(38) trans_posted(37) trans_compressed_read(36) addr(35:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_controller_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_ssram_to_led_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_ssram_to_led_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_ssram_to_led_read_master_translator.avalon_universal_master_0} {dma_ssram_to_led_read_master_agent.av} {avalon};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_ssram_to_led_read_master_translator.avalon_universal_master_0/dma_ssram_to_led_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {dma_ssram_to_led_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_ssram_to_led_read_master_agent.rp} {qsys_mm.response};add_connection {dma_source_to_ssram_write_master_translator.avalon_universal_master_0} {dma_source_to_ssram_write_master_agent.av} {avalon};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_source_to_ssram_write_master_translator.avalon_universal_master_0/dma_source_to_ssram_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_source_to_ssram_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_source_to_ssram_write_master_agent.rp} {qsys_mm.response};add_connection {sram_controller_uas_agent.m0} {sram_controller_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_controller_uas_agent.m0/sram_controller_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_controller_uas_agent.rf_source} {sram_controller_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_controller_uas_agent_rsp_fifo.out} {sram_controller_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_controller_uas_agent.rdata_fifo_src} {sram_controller_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_controller_uas_agent_rdata_fifo.out} {sram_controller_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_ssram_to_led_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_ssram_to_led_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_source_to_ssram_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_source_to_ssram_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sram_controller_uas_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_agent.rp/router_002.sink} {qsys_mm.response};add_connection {sram_controller_uas_burst_adapter.source0} {sram_controller_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_burst_adapter.source0/sram_controller_uas_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {sram_controller_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/sram_controller_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_controller_uas_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sram_controller_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sram_controller_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_controller_uas_cmd_width_adapter.src} {sram_controller_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_controller_uas_cmd_width_adapter.src/sram_controller_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_ssram_to_led_read_master_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_source_to_ssram_write_master_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_translator.reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_ssram_to_led_read_master_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {dma_source_to_ssram_write_master_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_burst_adapter.cr0_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_rsp_width_adapter.clk_reset} {reset};add_connection {dma_ssram_to_led_reset_reset_bridge.out_reset} {sram_controller_uas_cmd_width_adapter.clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_read_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_source_to_ssram_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_agent_rdata_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_burst_adapter.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_rsp_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sram_controller_uas_cmd_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ssram_to_led_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_ssram_to_led_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_ssram_to_led_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_ssram_to_led_reset_reset_bridge.in_reset};add_interface {dma_source_to_ssram_write_master} {avalon} {slave};set_interface_property {dma_source_to_ssram_write_master} {EXPORT_OF} {dma_source_to_ssram_write_master_translator.avalon_anti_master_0};add_interface {dma_ssram_to_led_read_master} {avalon} {slave};set_interface_property {dma_ssram_to_led_read_master} {EXPORT_OF} {dma_ssram_to_led_read_master_translator.avalon_anti_master_0};add_interface {sram_controller_uas} {avalon} {master};set_interface_property {sram_controller_uas} {EXPORT_OF} {sram_controller_uas_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_source_to_ssram.write_master} {0};set_module_assignment {interconnect_id.dma_ssram_to_led.read_master} {1};set_module_assignment {interconnect_id.sram_controller.uas} {0};" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="mm_interconnect_2" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:22.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=32,inChannelWidth=0,inDataWidth=32,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:22.1:inBitsPerSymbol=32,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="sm_transfer_system:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="22.1"
   name="sm_transfer_system_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system" as="avalon_st_adapter" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="sm_transfer_system:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sm_transfer_system"
     as="rst_controller,rst_controller_001" />
  <instantiator instantiator="sm_transfer_system_J2A_master" as="rst_controller" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:22.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="sm_transfer_system:.:J2A_master:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="22.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sm_transfer_system_J2A_master"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="sm_transfer_system:.:J2A_master:.:timing_adt"
   kind="timing_adapter"
   version="22.1"
   name="sm_transfer_system_J2A_master_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="timing_adt" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="sm_transfer_system:.:J2A_master:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="22.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="fifo" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="sm_transfer_system:.:J2A_master:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="22.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="b2p" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:22.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="sm_transfer_system:.:J2A_master:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="22.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="p2b" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:22.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="sm_transfer_system:.:J2A_master:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="22.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="transacto" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="sm_transfer_system:.:J2A_master:.:b2p_adapter"
   kind="channel_adapter"
   version="22.1"
   name="sm_transfer_system_J2A_master_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="b2p_adapter" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:22.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="sm_transfer_system:.:J2A_master:.:p2b_adapter"
   kind="channel_adapter"
   version="22.1"
   name="sm_transfer_system_J2A_master_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sam-admin/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sm_transfer_system_J2A_master" as="p2b_adapter" />
  <messages/>
 </entity>
</deploy>
