/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [41:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_16z & celloutsig_0_15z);
  assign celloutsig_0_20z = ~(celloutsig_0_6z | celloutsig_0_2z[1]);
  assign celloutsig_1_3z = celloutsig_1_1z[5] | ~(celloutsig_1_0z);
  assign celloutsig_0_12z = celloutsig_0_1z[5] | ~(celloutsig_0_5z[24]);
  assign celloutsig_0_17z = celloutsig_0_15z | ~(celloutsig_0_15z);
  assign celloutsig_1_0z = in_data[110] | in_data[176];
  assign celloutsig_0_19z = celloutsig_0_14z | celloutsig_0_17z;
  assign celloutsig_0_3z = in_data[79] | celloutsig_0_1z[5];
  reg [6:0] _08_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 7'h00;
    else _08_ <= { celloutsig_0_25z[2:0], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_11z };
  assign out_data[6:0] = _08_;
  assign celloutsig_0_1z = { in_data[40:34], celloutsig_0_0z } & in_data[14:7];
  assign celloutsig_0_36z = { celloutsig_0_10z[5:1], celloutsig_0_14z, celloutsig_0_18z } === { celloutsig_0_5z[12:7], celloutsig_0_30z };
  assign celloutsig_0_8z = in_data[73:66] >= celloutsig_0_2z[8:1];
  assign celloutsig_1_9z = { celloutsig_1_4z[4:2], celloutsig_1_2z } > { celloutsig_1_1z[19:13], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z } > { in_data[60:48], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[28:26], celloutsig_0_3z, celloutsig_0_3z } > celloutsig_0_5z[16:12];
  assign celloutsig_1_11z = { celloutsig_1_1z[18:15], celloutsig_1_7z, celloutsig_1_9z } <= { celloutsig_1_7z[2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_2z <= celloutsig_1_4z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_9z[13:12], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z } <= { celloutsig_0_5z[29], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_0z = ! in_data[81:68];
  assign celloutsig_0_6z = ! { celloutsig_0_5z[4:3], celloutsig_0_3z };
  assign celloutsig_0_7z = ! { in_data[5:3], celloutsig_0_0z };
  assign celloutsig_0_22z = ! { celloutsig_0_2z[7:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_14z = { celloutsig_1_1z[3:1], celloutsig_1_13z, celloutsig_1_9z } || { celloutsig_1_4z[6:4], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_4z < celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_1z[7:4] < { celloutsig_0_9z[7], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[184:180] * { in_data[184:182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = & in_data[114:105];
  assign celloutsig_1_19z = & { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z[4:1] };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z[4:2];
  assign celloutsig_0_15z = ~^ { celloutsig_0_9z[8:4], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[69:60], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } >> in_data[93:52];
  assign celloutsig_0_25z = celloutsig_0_5z[25:21] >> { celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[141:121] << in_data[141:121];
  assign celloutsig_1_6z = celloutsig_1_1z[18:15] << { celloutsig_1_1z[8:6], celloutsig_1_5z };
  assign celloutsig_1_4z = { celloutsig_1_1z[11:6], celloutsig_1_0z } >> { celloutsig_1_1z[16:11], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_4z[5:3] >>> celloutsig_1_4z[5:3];
  assign celloutsig_1_10z = { celloutsig_1_6z[1], celloutsig_1_2z } >>> { celloutsig_1_4z[5:1], celloutsig_1_8z };
  assign celloutsig_0_9z = in_data[41:24] >>> { in_data[94:86], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_2z[6:4] >>> { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[91:80], celloutsig_0_0z } >>> { in_data[40:38], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[10:8], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } ^ celloutsig_0_2z[8:3];
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_6z[3]) | celloutsig_1_10z[4]);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
