

================================================================
== Vivado HLS Report for 'neural_network'
================================================================
* Date:           Wed Mar 28 21:05:09 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        neural_network
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.70|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  839235|  839235|  839235|  839235|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memcpy.inputs.addr.mem.V         |     785|     785|         3|          1|          1|   784|    yes   |
        |- memcpy.bias_1.addr.mem.V         |     513|     513|         3|          1|          1|   512|    yes   |
        |- memcpy.bias_2.addr.mem.V         |      11|      11|         3|          1|          1|    10|    yes   |
        |- InitL1                           |     514|     514|         4|          1|          1|   512|    yes   |
        |- InitL2                           |      11|      11|         3|          1|          1|    10|    yes   |
        |- Layer1                           |  813792|  813792|      1038|          -|          -|   784|    no    |
        | + memcpy.weights_1.addr.mem.V     |     513|     513|         3|          1|          1|   512|    yes   |
        | + Layer1DotProduct                |     518|     518|         8|          1|          1|   512|    yes   |
        |- ReLU                             |     513|     513|         3|          1|          1|   512|    yes   |
        |- Layer2                           |   23040|   23040|        45|          -|          -|   512|    no    |
        | + memcpy.weights_2.addr.mem.V     |      11|      11|         3|          1|          1|    10|    yes   |
        | + Layer2DotProduct                |      19|      19|        11|          1|          1|    10|    yes   |
        |- memcpy.out.V.l2_result.V.addr.1  |      11|      11|         3|          1|          1|    10|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    729|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      4|    1535|   1603|
|Memory           |        7|      -|      88|      4|
|Multiplexer      |        -|      -|       -|    973|
|Register         |        0|      -|    1278|    192|
+-----------------+---------+-------+--------+-------+
|Total            |       11|      5|    2901|   3501|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      2|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |neural_network_ctrl_s_axi_U   |neural_network_ctrl_s_axi   |        0|      0|  264|  424|
    |neural_network_mem_V_m_axi_U  |neural_network_mem_V_m_axi  |        2|      0|  512|  580|
    |neural_network_muibs_U1       |neural_network_muibs        |        0|      4|  247|   19|
    |neural_network_out_V_m_axi_U  |neural_network_out_V_m_axi  |        2|      0|  512|  580|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        4|      4| 1535| 1603|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |neural_network_majbC_U2  |neural_network_majbC  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |inputs_U       |neural_network_infYi  |        1|   8|   0|   784|    8|     1|         6272|
    |l1_result_V_U  |neural_network_l1g8j  |        2|  32|   0|   512|   32|     1|        16384|
    |l2_result_V_U  |neural_network_l2hbi  |        2|   0|   0|    10|   32|     1|          320|
    |weights_1_U    |neural_network_webkb  |        1|   8|   0|   512|    8|     1|         4096|
    |bias_1_U       |neural_network_webkb  |        1|   8|   0|   512|    8|     1|         4096|
    |weights_2_U    |neural_network_wecud  |        0|  16|   2|    10|    8|     1|           80|
    |bias_2_U       |neural_network_wecud  |        0|  16|   2|    10|    8|     1|           80|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                      |        7|  88|   4|  2350|  104|     7|        31328|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_688_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_2_fu_709_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_740_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_4_fu_799_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_827_p2                      |     +    |      0|  0|  17|          10|           1|
    |indvar_next1_fu_644_p2             |     +    |      0|  0|  17|          10|           1|
    |indvar_next2_fu_671_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next3_fu_752_p2             |     +    |      0|  0|  17|          10|           1|
    |indvar_next4_fu_953_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next5_fu_899_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next_fu_617_p2              |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_778_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_921_p2                      |     +    |      0|  0|  13|           4|           1|
    |p_sum_fu_878_p2                    |     +    |      0|  0|  40|          33|          33|
    |tmp_15_fu_859_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp_21_fu_942_p2                   |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp10_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp8_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state30_pp2_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state50_pp5_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state68_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state78_pp8_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state97_io                |    and   |      0|  0|   8|           1|           1|
    |exitcond10_fu_746_p2               |   icmp   |      0|  0|  13|          10|          11|
    |exitcond11_fu_947_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond12_fu_893_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_fu_682_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond2_fu_703_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_734_p2                |   icmp   |      0|  0|  13|          10|           9|
    |exitcond4_fu_793_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond5_fu_772_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond6_fu_821_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond7_fu_638_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond8_fu_665_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond9_fu_611_p2                |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_915_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp10                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp9                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp10_iter1           |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp7_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp8_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp9_iter1            |    xor   |      0|  0|   8|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 729|         324|         241|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  301|         67|    1|         67|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter7           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter10          |    9|          2|    1|          2|
    |ap_phi_mux_indvar1_phi_fu_456_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar2_phi_fu_468_p4  |    9|          2|    4|          8|
    |ap_phi_mux_indvar3_phi_fu_514_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar5_phi_fu_560_p4  |    9|          2|    4|          8|
    |ap_phi_mux_indvar_phi_fu_444_p4   |    9|          2|   10|         20|
    |ap_sig_ioackin_mem_V_ARREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_out_V_AWREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_out_V_WREADY       |    9|          2|    1|          2|
    |bias_1_address0                   |   15|          3|    9|         27|
    |bias_2_address0                   |   15|          3|    4|         12|
    |i4_reg_544                        |    9|          2|   10|         20|
    |i7_reg_487                        |    9|          2|    4|          8|
    |i8_reg_498                        |    9|          2|   10|         20|
    |i9_reg_533                        |    9|          2|   10|         20|
    |i_reg_476                         |    9|          2|   10|         20|
    |indvar1_reg_452                   |    9|          2|   10|         20|
    |indvar2_reg_464                   |    9|          2|    4|          8|
    |indvar3_reg_510                   |    9|          2|   10|         20|
    |indvar4_reg_579                   |    9|          2|    4|          8|
    |indvar5_reg_556                   |    9|          2|    4|          8|
    |indvar_reg_440                    |    9|          2|   10|         20|
    |inputs_address0                   |   15|          3|   10|         30|
    |j2_reg_568                        |    9|          2|    4|          8|
    |j_reg_522                         |    9|          2|   10|         20|
    |l1_result_V_address0              |   21|          4|    9|         36|
    |l1_result_V_address1              |   21|          4|    9|         36|
    |l1_result_V_d0                    |   15|          3|   32|         96|
    |l2_result_V_address0              |   15|          3|    4|         12|
    |l2_result_V_address1              |   15|          3|    4|         12|
    |mem_V_ARADDR                      |   33|          6|   32|        192|
    |mem_V_ARLEN                       |   27|          5|   32|        160|
    |mem_V_blk_n_AR                    |    9|          2|    1|          2|
    |mem_V_blk_n_R                     |    9|          2|    1|          2|
    |out_V_blk_n_AW                    |    9|          2|    1|          2|
    |out_V_blk_n_B                     |    9|          2|    1|          2|
    |out_V_blk_n_W                     |    9|          2|    1|          2|
    |reg_590                           |    9|          2|   32|         64|
    |reg_595                           |    9|          2|   32|         64|
    |weights_1_address0                |   15|          3|    9|         27|
    |weights_2_address0                |   15|          3|    4|         12|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  973|        210|  391|       1183|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  66|   0|   66|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter9                       |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_V_ARREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_out_V_AWREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_out_V_WREADY                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond9_reg_1002           |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_indvar_reg_440               |  10|   0|   10|          0|
    |ap_reg_pp10_iter1_exitcond11_reg_1286         |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond7_reg_1022           |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_indvar1_reg_452              |  10|   0|   10|          0|
    |ap_reg_pp2_iter1_exitcond8_reg_1042           |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_indvar2_reg_464              |   4|   0|    4|          0|
    |ap_reg_pp4_iter1_exitcond2_reg_1080           |   1|   0|    1|          0|
    |ap_reg_pp4_iter1_tmp_6_reg_1089               |   4|   0|   64|         60|
    |ap_reg_pp5_iter1_exitcond10_reg_1119          |   1|   0|    1|          0|
    |ap_reg_pp5_iter1_indvar3_reg_510              |  10|   0|   10|          0|
    |ap_reg_pp7_iter1_l1_result_V_addr_1_reg_1187  |   9|   0|    9|          0|
    |ap_reg_pp8_iter1_exitcond12_reg_1227          |   1|   0|    1|          0|
    |ap_reg_pp8_iter1_indvar5_reg_556              |   4|   0|    4|          0|
    |b1_offset_read_reg_981                        |  32|   0|   32|          0|
    |b2_offset_read_reg_976                        |  32|   0|   32|          0|
    |bias_1_load_reg_1075                          |   8|   0|    8|          0|
    |bias_2_load_reg_1099                          |   8|   0|    8|          0|
    |exitcond10_reg_1119                           |   1|   0|    1|          0|
    |exitcond11_reg_1286                           |   1|   0|    1|          0|
    |exitcond12_reg_1227                           |   1|   0|    1|          0|
    |exitcond1_reg_1056                            |   1|   0|    1|          0|
    |exitcond2_reg_1080                            |   1|   0|    1|          0|
    |exitcond5_reg_1143                            |   1|   0|    1|          0|
    |exitcond7_reg_1022                            |   1|   0|    1|          0|
    |exitcond8_reg_1042                            |   1|   0|    1|          0|
    |exitcond9_reg_1002                            |   1|   0|    1|          0|
    |exitcond_reg_1246                             |   1|   0|    1|          0|
    |i4_reg_544                                    |  10|   0|   10|          0|
    |i7_reg_487                                    |   4|   0|    4|          0|
    |i8_reg_498                                    |  10|   0|   10|          0|
    |i9_reg_533                                    |  10|   0|   10|          0|
    |i_3_reg_1114                                  |  10|   0|   10|          0|
    |i_5_reg_1205                                  |  10|   0|   10|          0|
    |i_reg_476                                     |  10|   0|   10|          0|
    |indvar1_reg_452                               |  10|   0|   10|          0|
    |indvar2_reg_464                               |   4|   0|    4|          0|
    |indvar3_reg_510                               |  10|   0|   10|          0|
    |indvar4_reg_579                               |   4|   0|    4|          0|
    |indvar5_reg_556                               |   4|   0|    4|          0|
    |indvar_next1_reg_1026                         |  10|   0|   10|          0|
    |indvar_next2_reg_1046                         |   4|   0|    4|          0|
    |indvar_next3_reg_1123                         |  10|   0|   10|          0|
    |indvar_next5_reg_1231                         |   4|   0|    4|          0|
    |indvar_next_reg_1006                          |  10|   0|   10|          0|
    |indvar_reg_440                                |  10|   0|   10|          0|
    |j2_reg_568                                    |   4|   0|    4|          0|
    |j_reg_522                                     |  10|   0|   10|          0|
    |l1_result_V_addr_1_reg_1187                   |   9|   0|    9|          0|
    |l1_result_V_addr_2_reg_1157                   |   9|   0|    9|          0|
    |l2_result_V_addr_2_reg_1260                   |   4|   0|    4|          0|
    |mem_V_addr_1_read_reg_1031                    |   8|   0|    8|          0|
    |mem_V_addr_2_read_reg_1051                    |   8|   0|    8|          0|
    |mem_V_addr_3_read_reg_1128                    |   8|   0|    8|          0|
    |mem_V_addr_4_read_reg_1236                    |   8|   0|    8|          0|
    |mem_V_addr_4_reg_1221                         |  32|   0|   32|          0|
    |mem_V_addr_read_reg_1011                      |   8|   0|    8|          0|
    |mem_V_addr_reg_996                            |  32|   0|   32|          0|
    |reg_590                                       |  32|   0|   32|          0|
    |reg_595                                       |  32|   0|   32|          0|
    |result_offset_read_reg_971                    |  32|   0|   32|          0|
    |rhs_V_reg_1138                                |  16|   0|   16|          0|
    |tmp_13_reg_1173                               |  32|   0|   32|          0|
    |tmp_15_reg_1210                               |  12|   0|   13|          1|
    |tmp_20_reg_1276                               |  32|   0|   32|          0|
    |tmp_21_reg_1281                               |  32|   0|   32|          0|
    |tmp_3_reg_1065                                |  10|   0|   64|         54|
    |tmp_4_cast_reg_1196                           |  32|   0|   33|          1|
    |tmp_6_reg_1089                                |   4|   0|   64|         60|
    |w1_offset_read_reg_991                        |  32|   0|   32|          0|
    |w2_offset_read_reg_986                        |  32|   0|   32|          0|
    |weights_1_load_reg_1163                       |   8|   0|    8|          0|
    |weights_2_load_reg_1266                       |   8|   0|    8|          0|
    |exitcond1_reg_1056                            |  64|  32|    1|          0|
    |exitcond5_reg_1143                            |  64|  32|    1|          0|
    |exitcond_reg_1246                             |  64|  32|    1|          0|
    |l1_result_V_addr_2_reg_1157                   |  64|  32|    9|          0|
    |l2_result_V_addr_2_reg_1260                   |  64|  32|    4|          0|
    |tmp_3_reg_1065                                |  64|  32|   64|         54|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1278| 192| 1150|        230|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|s_axi_ctrl_AWVALID    |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_AWREADY    | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_AWADDR     |  in |    6|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WVALID     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WREADY     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WDATA      |  in |   32|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WSTRB      |  in |    4|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARVALID    |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARREADY    | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARADDR     |  in |    6|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RVALID     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RREADY     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RDATA      | out |   32|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RRESP      | out |    2|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BVALID     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BREADY     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BRESP      | out |    2|    s_axi   |      ctrl      |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | neural_network | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | neural_network | return value |
|interrupt             | out |    1| ap_ctrl_hs | neural_network | return value |
|m_axi_mem_V_AWVALID   | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWREADY   |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWADDR    | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWID      | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWLEN     | out |    8|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWSIZE    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWBURST   | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWLOCK    | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWCACHE   | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWPROT    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWQOS     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWREGION  | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWUSER    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WVALID    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WREADY    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WDATA     | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WSTRB     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WLAST     | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WID       | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WUSER     | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARVALID   | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARREADY   |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARADDR    | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARID      | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARLEN     | out |    8|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARSIZE    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARBURST   | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARLOCK    | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARCACHE   | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARPROT    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARQOS     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARREGION  | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARUSER    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RVALID    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RREADY    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RDATA     |  in |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RLAST     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RID       |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RUSER     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RRESP     |  in |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BVALID    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BREADY    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BRESP     |  in |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BID       |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BUSER     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWADDR    | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWLEN     | out |    8|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WDATA     | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WSTRB     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARADDR    | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARLEN     | out |    8|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RDATA     |  in |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |      out_V     |    pointer   |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 8
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 11
  * Pipeline-10: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 102
* Pipeline : 11
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 29 30 31 }
  Pipeline-3 : II = 1, D = 4, States = { 33 34 35 36 }
  Pipeline-4 : II = 1, D = 3, States = { 38 39 40 }
  Pipeline-5 : II = 1, D = 3, States = { 49 50 51 }
  Pipeline-6 : II = 1, D = 8, States = { 55 56 57 58 59 60 61 62 }
  Pipeline-7 : II = 1, D = 3, States = { 64 65 66 }
  Pipeline-8 : II = 1, D = 3, States = { 77 78 79 }
  Pipeline-9 : II = 1, D = 11, States = { 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-10 : II = 1, D = 3, States = { 95 96 97 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond9)
	10  / (!exitcond9)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	22  / (exitcond7)
	20  / (!exitcond7)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	32  / (exitcond8)
	30  / (!exitcond8)
30 --> 
	31  / true
31 --> 
	29  / true
32 --> 
	33  / true
33 --> 
	37  / (exitcond1)
	34  / (!exitcond1)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	33  / true
37 --> 
	38  / true
38 --> 
	41  / (exitcond2)
	39  / (!exitcond2)
39 --> 
	40  / true
40 --> 
	38  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!exitcond3)
	64  / (exitcond3)
49 --> 
	52  / (exitcond10)
	50  / (!exitcond10)
50 --> 
	51  / true
51 --> 
	49  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	63  / (exitcond5)
	56  / (!exitcond5)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	55  / true
63 --> 
	48  / true
64 --> 
	67  / (exitcond4)
	65  / (!exitcond4)
65 --> 
	66  / true
66 --> 
	64  / true
67 --> 
	68  / true
68 --> 
	69  / (!exitcond6)
	95  / (exitcond6)
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	80  / (exitcond12)
	78  / (!exitcond12)
78 --> 
	79  / true
79 --> 
	77  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	94  / (exitcond)
	84  / (!exitcond)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	83  / true
94 --> 
	68  / true
95 --> 
	98  / (exitcond11)
	96  / (!exitcond11)
96 --> 
	97  / true
97 --> 
	95  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%result_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%b2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b2_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%b1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b1_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%w2_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w2_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%w1_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w1_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.68ns)   --->   "%weights_1 = alloca [512 x i8], align 1"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 110 [1/1] (2.32ns)   --->   "%weights_2 = alloca [10 x i8], align 1"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 111 [1/1] (1.68ns)   --->   "%bias_1 = alloca [512 x i8], align 1"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 112 [1/1] (2.32ns)   --->   "%bias_2 = alloca [10 x i8], align 1"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 113 [1/1] (1.68ns)   --->   "%inputs = alloca [784 x i8], align 1"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 114 [1/1] (1.68ns)   --->   "%l1_result_V = alloca [512 x i32], align 4" [neural_network/neural_network.cpp:27]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 115 [1/1] (2.32ns)   --->   "%l2_result_V = alloca [10 x i32], align 4" [neural_network/neural_network.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = zext i32 %input_offset_read to i64" [neural_network/neural_network.cpp:31]
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr i8* %mem_V, i64 %tmp" [neural_network/neural_network.cpp:31]

 <State 2> : 2.62ns
ST_2 : Operation 118 [7/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 2.62ns
ST_3 : Operation 119 [6/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 2.62ns
ST_4 : Operation 120 [5/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 2.62ns
ST_5 : Operation 121 [4/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 2.62ns
ST_6 : Operation 122 [3/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 2.62ns
ST_7 : Operation 123 [2/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 2.62ns
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mem_V), !map !52"
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V), !map !58"
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %w1_offset), !map !64"
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %w2_offset), !map !70"
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset), !map !74"
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b1_offset), !map !78"
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b2_offset), !map !82"
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %result_offset), !map !86"
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @neural_network_str) nounwind"
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %w1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b1_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %w2_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mem_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8347050, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:17]
ST_8 : Operation 142 [1/7] (2.62ns)   --->   "%mem_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr, i32 784)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [1/1] (1.76ns)   --->   "br label %burst.rd.header"

 <State 9> : 1.96ns
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %indvar_next, %burst.rd.body ]"
ST_9 : Operation 145 [1/1] (1.77ns)   --->   "%exitcond9 = icmp eq i10 %indvar, -240"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (1.95ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %burst.rd.end, label %burst.rd.body"

 <State 10> : 2.62ns
ST_10 : Operation 148 [1/1] (2.62ns)   --->   "%mem_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr)" [neural_network/neural_network.cpp:31]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.68ns
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)"
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_inputs_OC_s)"
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_5 = zext i10 %indvar to i64" [neural_network/neural_network.cpp:31]
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr [784 x i8]* %inputs, i64 0, i64 %tmp_5" [neural_network/neural_network.cpp:31]
ST_11 : Operation 155 [1/1] (1.68ns)   --->   "store i8 %mem_V_addr_read, i8* %inputs_addr, align 1" [neural_network/neural_network.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)"
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 2.62ns
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %b1_offset_read to i64" [neural_network/neural_network.cpp:34]
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%mem_V_addr_1 = getelementptr i8* %mem_V, i64 %tmp_1" [neural_network/neural_network.cpp:34]
ST_12 : Operation 160 [7/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 2.62ns
ST_13 : Operation 161 [6/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 2.62ns
ST_14 : Operation 162 [5/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 2.62ns
ST_15 : Operation 163 [4/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 2.62ns
ST_16 : Operation 164 [3/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 2.62ns
ST_17 : Operation 165 [2/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 2.62ns
ST_18 : Operation 166 [1/7] (2.62ns)   --->   "%mem_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_1, i32 512)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 167 [1/1] (1.76ns)   --->   "br label %burst.rd.header16"

 <State 19> : 1.96ns
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%indvar1 = phi i10 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body17 ]"
ST_19 : Operation 169 [1/1] (1.77ns)   --->   "%exitcond7 = icmp eq i10 %indvar1, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (1.95ns)   --->   "%indvar_next1 = add i10 %indvar1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %burst.rd.end15, label %burst.rd.body17"

 <State 20> : 2.62ns
ST_20 : Operation 172 [1/1] (2.62ns)   --->   "%mem_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_1)" [neural_network/neural_network.cpp:34]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 1.68ns
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)"
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_1_OC_s)"
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %indvar1 to i64" [neural_network/neural_network.cpp:34]
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr [512 x i8]* %bias_1, i64 0, i64 %tmp_4" [neural_network/neural_network.cpp:34]
ST_21 : Operation 179 [1/1] (1.68ns)   --->   "store i8 %mem_V_addr_1_read, i8* %bias_1_addr, align 1" [neural_network/neural_network.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%burstread_rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)"
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "br label %burst.rd.header16"

 <State 22> : 2.62ns
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %b2_offset_read to i64" [neural_network/neural_network.cpp:35]
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%mem_V_addr_2 = getelementptr i8* %mem_V, i64 %tmp_2" [neural_network/neural_network.cpp:35]
ST_22 : Operation 184 [7/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 2.62ns
ST_23 : Operation 185 [6/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 2.62ns
ST_24 : Operation 186 [5/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 2.62ns
ST_25 : Operation 187 [4/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 2.62ns
ST_26 : Operation 188 [3/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 2.62ns
ST_27 : Operation 189 [2/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 2.62ns
ST_28 : Operation 190 [1/7] (2.62ns)   --->   "%mem_V_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_2, i32 10)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 191 [1/1] (1.76ns)   --->   "br label %burst.rd.header30"

 <State 29> : 1.74ns
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%indvar2 = phi i4 [ 0, %burst.rd.end15 ], [ %indvar_next2, %burst.rd.body31 ]"
ST_29 : Operation 193 [1/1] (1.30ns)   --->   "%exitcond8 = icmp eq i4 %indvar2, -6"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (1.73ns)   --->   "%indvar_next2 = add i4 %indvar2, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %burst.rd.end29.preheader, label %burst.rd.body31"

 <State 30> : 2.62ns
ST_30 : Operation 196 [1/1] (2.62ns)   --->   "%mem_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_2)" [neural_network/neural_network.cpp:35]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 2.32ns
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)"
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @memcpy_OC_bias_2_OC_s)"
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %indvar2 to i64" [neural_network/neural_network.cpp:35]
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%bias_2_addr = getelementptr [10 x i8]* %bias_2, i64 0, i64 %tmp_8" [neural_network/neural_network.cpp:35]
ST_31 : Operation 203 [1/1] (2.32ns)   --->   "store i8 %mem_V_addr_2_read, i8* %bias_2_addr, align 1" [neural_network/neural_network.cpp:35]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%burstread_rend41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2)"
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "br label %burst.rd.header30"

 <State 32> : 1.77ns
ST_32 : Operation 206 [1/1] (1.76ns)   --->   "br label %burst.rd.end29" [neural_network/neural_network.cpp:38]

 <State 33> : 2.70ns
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %0 ], [ 0, %burst.rd.end29.preheader ]"
ST_33 : Operation 208 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %i, -512" [neural_network/neural_network.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (1.95ns)   --->   "%i_1 = add i10 %i, 1" [neural_network/neural_network.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader121.preheader, label %0" [neural_network/neural_network.cpp:38]
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %i to i64" [neural_network/neural_network.cpp:39]
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%bias_1_addr_1 = getelementptr [512 x i8]* %bias_1, i64 0, i64 %tmp_3" [neural_network/neural_network.cpp:39]
ST_33 : Operation 213 [3/3] (1.68ns)   --->   "%bias_1_load = load i8* %bias_1_addr_1, align 1" [neural_network/neural_network.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 34> : 1.68ns
ST_34 : Operation 214 [2/3] (1.68ns)   --->   "%bias_1_load = load i8* %bias_1_addr_1, align 1" [neural_network/neural_network.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 35> : 1.68ns
ST_35 : Operation 215 [1/3] (1.68ns)   --->   "%bias_1_load = load i8* %bias_1_addr_1, align 1" [neural_network/neural_network.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 36> : 1.68ns
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_36 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [neural_network/neural_network.cpp:38]
ST_36 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)" [neural_network/neural_network.cpp:38]
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:39]
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%p_s = sext i8 %bias_1_load to i32" [neural_network/neural_network.cpp:39]
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%l1_result_V_addr = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_3" [neural_network/neural_network.cpp:39]
ST_36 : Operation 222 [1/1] (1.68ns)   --->   "store i32 %p_s, i32* %l1_result_V_addr, align 4" [neural_network/neural_network.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_9)" [neural_network/neural_network.cpp:40]
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "br label %burst.rd.end29" [neural_network/neural_network.cpp:38]

 <State 37> : 1.77ns
ST_37 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader121" [neural_network/neural_network.cpp:42]

 <State 38> : 2.32ns
ST_38 : Operation 226 [1/1] (0.00ns)   --->   "%i7 = phi i4 [ %i_2, %1 ], [ 0, %.preheader121.preheader ]"
ST_38 : Operation 227 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i7, -6" [neural_network/neural_network.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i7, 1" [neural_network/neural_network.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader120.preheader, label %1" [neural_network/neural_network.cpp:42]
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_6 = zext i4 %i7 to i64" [neural_network/neural_network.cpp:43]
ST_38 : Operation 231 [1/1] (0.00ns)   --->   "%bias_2_addr_1 = getelementptr [10 x i8]* %bias_2, i64 0, i64 %tmp_6" [neural_network/neural_network.cpp:43]
ST_38 : Operation 232 [2/2] (2.32ns)   --->   "%bias_2_load = load i8* %bias_2_addr_1, align 1" [neural_network/neural_network.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 39> : 2.32ns
ST_39 : Operation 233 [1/2] (2.32ns)   --->   "%bias_2_load = load i8* %bias_2_addr_1, align 1" [neural_network/neural_network.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 40> : 2.32ns
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [neural_network/neural_network.cpp:42]
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)" [neural_network/neural_network.cpp:42]
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:43]
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%p_1 = sext i8 %bias_2_load to i32" [neural_network/neural_network.cpp:43]
ST_40 : Operation 239 [1/1] (0.00ns)   --->   "%l2_result_V_addr = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 %tmp_6" [neural_network/neural_network.cpp:43]
ST_40 : Operation 240 [1/1] (2.32ns)   --->   "store i32 %p_1, i32* %l2_result_V_addr, align 4" [neural_network/neural_network.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_16)" [neural_network/neural_network.cpp:44]
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader121" [neural_network/neural_network.cpp:42]

 <State 41> : 2.62ns
ST_41 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_10 = zext i32 %w1_offset_read to i64" [neural_network/neural_network.cpp:47]
ST_41 : Operation 244 [1/1] (0.00ns)   --->   "%mem_V_addr_3 = getelementptr i8* %mem_V, i64 %tmp_10" [neural_network/neural_network.cpp:47]
ST_41 : Operation 245 [7/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 2.62ns
ST_42 : Operation 246 [6/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 2.62ns
ST_43 : Operation 247 [5/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 2.62ns
ST_44 : Operation 248 [4/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 2.62ns
ST_45 : Operation 249 [3/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 2.62ns
ST_46 : Operation 250 [2/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 2.62ns
ST_47 : Operation 251 [1/7] (2.62ns)   --->   "%mem_V_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_3, i32 401408)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 252 [1/1] (1.76ns)   --->   "br label %.preheader120" [neural_network/neural_network.cpp:46]

 <State 48> : 2.70ns
ST_48 : Operation 253 [1/1] (0.00ns)   --->   "%i8 = phi i10 [ %i_3, %5 ], [ 0, %.preheader120.preheader ]"
ST_48 : Operation 254 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %i8, -240" [neural_network/neural_network.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 255 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"
ST_48 : Operation 256 [1/1] (1.95ns)   --->   "%i_3 = add i10 %i8, 1" [neural_network/neural_network.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader119.preheader, label %2" [neural_network/neural_network.cpp:46]
ST_48 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [neural_network/neural_network.cpp:46]
ST_48 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [neural_network/neural_network.cpp:46]
ST_48 : Operation 260 [1/1] (1.76ns)   --->   "br label %burst.rd.header44"
ST_48 : Operation 261 [1/1] (1.76ns)   --->   "br label %.preheader119" [neural_network/neural_network.cpp:54]

 <State 49> : 1.96ns
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%indvar3 = phi i10 [ 0, %2 ], [ %indvar_next3, %burst.rd.body45 ]"
ST_49 : Operation 263 [1/1] (1.77ns)   --->   "%exitcond10 = icmp eq i10 %indvar3, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 264 [1/1] (1.95ns)   --->   "%indvar_next3 = add i10 %indvar3, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %burst.rd.end43, label %burst.rd.body45"

 <State 50> : 2.62ns
ST_50 : Operation 266 [1/1] (2.62ns)   --->   "%mem_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_3)" [neural_network/neural_network.cpp:47]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 1.68ns
ST_51 : Operation 267 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_51 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)"
ST_51 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_1_s)"
ST_51 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_25 = zext i10 %indvar3 to i64" [neural_network/neural_network.cpp:47]
ST_51 : Operation 272 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_25" [neural_network/neural_network.cpp:47]
ST_51 : Operation 273 [1/1] (1.68ns)   --->   "store i8 %mem_V_addr_3_read, i8* %weights_1_addr, align 1" [neural_network/neural_network.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%burstread_rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3)"
ST_51 : Operation 275 [1/1] (0.00ns)   --->   "br label %burst.rd.header44"

 <State 52> : 1.68ns
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i8 to i64" [neural_network/neural_network.cpp:50]
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%inputs_addr_1 = getelementptr [784 x i8]* %inputs, i64 0, i64 %tmp_s" [neural_network/neural_network.cpp:50]
ST_52 : Operation 278 [3/3] (1.68ns)   --->   "%inputs_load = load i8* %inputs_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 53> : 1.68ns
ST_53 : Operation 279 [2/3] (1.68ns)   --->   "%inputs_load = load i8* %inputs_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 54> : 1.77ns
ST_54 : Operation 280 [1/3] (1.68ns)   --->   "%inputs_load = load i8* %inputs_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 281 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %inputs_load to i16" [neural_network/neural_network.cpp:50]
ST_54 : Operation 282 [1/1] (1.76ns)   --->   "br label %3" [neural_network/neural_network.cpp:49]

 <State 55> : 2.70ns
ST_55 : Operation 283 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %burst.rd.end43 ], [ %j_1, %4 ]"
ST_55 : Operation 284 [1/1] (1.77ns)   --->   "%exitcond5 = icmp eq i10 %j, -512" [neural_network/neural_network.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 285 [1/1] (1.95ns)   --->   "%j_1 = add i10 %j, 1" [neural_network/neural_network.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [neural_network/neural_network.cpp:49]
ST_55 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_11 = zext i10 %j to i64" [neural_network/neural_network.cpp:50]
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "%weights_1_addr_1 = getelementptr [512 x i8]* %weights_1, i64 0, i64 %tmp_11" [neural_network/neural_network.cpp:50]
ST_55 : Operation 289 [3/3] (1.68ns)   --->   "%weights_1_load = load i8* %weights_1_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 290 [1/1] (0.00ns)   --->   "%l1_result_V_addr_2 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_11" [neural_network/neural_network.cpp:50]

 <State 56> : 1.68ns
ST_56 : Operation 291 [2/3] (1.68ns)   --->   "%weights_1_load = load i8* %weights_1_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 57> : 1.68ns
ST_57 : Operation 292 [1/3] (1.68ns)   --->   "%weights_1_load = load i8* %weights_1_addr_1, align 1" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 293 [3/3] (1.68ns)   --->   "%l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 58> : 1.68ns
ST_58 : Operation 294 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %weights_1_load to i16" [neural_network/neural_network.cpp:50]
ST_58 : Operation 295 [3/3] (1.05ns)   --->   "%r_V = mul i16 %lhs_V, %rhs_V" [neural_network/neural_network.cpp:50]   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 296 [2/3] (1.68ns)   --->   "%l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 59> : 1.68ns
ST_59 : Operation 297 [2/3] (1.05ns)   --->   "%r_V = mul i16 %lhs_V, %rhs_V" [neural_network/neural_network.cpp:50]   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 298 [1/3] (1.68ns)   --->   "%l1_result_V_load_1 = load i32* %l1_result_V_addr_2, align 4" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 60> : 2.10ns
ST_60 : Operation 299 [1/3] (0.00ns)   --->   "%r_V = mul i16 %lhs_V, %rhs_V" [neural_network/neural_network.cpp:50]   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_12 = sext i16 %r_V to i32" [neural_network/neural_network.cpp:50]
ST_60 : Operation 301 [2/2] (2.10ns)   --->   "%tmp_13 = add nsw i32 %l1_result_V_load_1, %tmp_12" [neural_network/neural_network.cpp:50]   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 61> : 2.10ns
ST_61 : Operation 302 [1/2] (2.10ns)   --->   "%tmp_13 = add nsw i32 %l1_result_V_load_1, %tmp_12" [neural_network/neural_network.cpp:50]   --->   Core 61 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 62> : 1.68ns
ST_62 : Operation 303 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_62 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind" [neural_network/neural_network.cpp:49]
ST_62 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7)" [neural_network/neural_network.cpp:49]
ST_62 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:50]
ST_62 : Operation 307 [1/1] (1.68ns)   --->   "store i32 %tmp_13, i32* %l1_result_V_addr_2, align 4" [neural_network/neural_network.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_62 : Operation 308 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp_29)" [neural_network/neural_network.cpp:51]
ST_62 : Operation 309 [1/1] (0.00ns)   --->   "br label %3" [neural_network/neural_network.cpp:49]

 <State 63> : 0.00ns
ST_63 : Operation 310 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_22)" [neural_network/neural_network.cpp:52]
ST_63 : Operation 311 [1/1] (0.00ns)   --->   "br label %.preheader120" [neural_network/neural_network.cpp:46]

 <State 64> : 2.70ns
ST_64 : Operation 312 [1/1] (0.00ns)   --->   "%i9 = phi i10 [ %i_4, %._crit_edge ], [ 0, %.preheader119.preheader ]"
ST_64 : Operation 313 [1/1] (1.77ns)   --->   "%exitcond4 = icmp eq i10 %i9, -512" [neural_network/neural_network.cpp:54]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 314 [1/1] (1.95ns)   --->   "%i_4 = add i10 %i9, 1" [neural_network/neural_network.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %6" [neural_network/neural_network.cpp:54]
ST_64 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str8)" [neural_network/neural_network.cpp:54]
ST_64 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_7 = zext i10 %i9 to i64" [neural_network/neural_network.cpp:55]
ST_64 : Operation 318 [1/1] (0.00ns)   --->   "%l1_result_V_addr_1 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_7" [neural_network/neural_network.cpp:55]
ST_64 : Operation 319 [3/3] (1.68ns)   --->   "%l1_result_V_load = load i32* %l1_result_V_addr_1, align 4" [neural_network/neural_network.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 320 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str8, i32 %tmp_23)" [neural_network/neural_network.cpp:58]
ST_64 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader119" [neural_network/neural_network.cpp:54]

 <State 65> : 1.68ns
ST_65 : Operation 322 [2/3] (1.68ns)   --->   "%l1_result_V_load = load i32* %l1_result_V_addr_1, align 4" [neural_network/neural_network.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 66> : 1.68ns
ST_66 : Operation 323 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_66 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind" [neural_network/neural_network.cpp:54]
ST_66 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:55]
ST_66 : Operation 326 [1/3] (1.68ns)   --->   "%l1_result_V_load = load i32* %l1_result_V_addr_1, align 4" [neural_network/neural_network.cpp:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l1_result_V_load, i32 31)" [neural_network/neural_network.cpp:55]
ST_66 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %7, label %._crit_edge" [neural_network/neural_network.cpp:55]
ST_66 : Operation 329 [1/1] (1.68ns)   --->   "store i32 0, i32* %l1_result_V_addr_1, align 4" [neural_network/neural_network.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 330 [1/1] (0.00ns)   --->   "br label %._crit_edge" [neural_network/neural_network.cpp:57]

 <State 67> : 1.77ns
ST_67 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i32 %w2_offset_read to i33" [neural_network/neural_network.cpp:60]
ST_67 : Operation 332 [1/1] (1.76ns)   --->   "br label %.preheader" [neural_network/neural_network.cpp:60]

 <State 68> : 2.70ns
ST_68 : Operation 333 [1/1] (0.00ns)   --->   "%i4 = phi i10 [ %i_5, %11 ], [ 0, %.preheader.preheader ]"
ST_68 : Operation 334 [1/1] (1.77ns)   --->   "%exitcond6 = icmp eq i10 %i4, -512" [neural_network/neural_network.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 335 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_68 : Operation 336 [1/1] (1.95ns)   --->   "%i_5 = add i10 %i4, 1" [neural_network/neural_network.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %12, label %8" [neural_network/neural_network.cpp:60]
ST_68 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_27 = trunc i10 %i4 to i9" [neural_network/neural_network.cpp:60]
ST_68 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_27, i3 0)" [neural_network/neural_network.cpp:61]
ST_68 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [neural_network/neural_network.cpp:61]
ST_68 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_28 = shl i10 %i4, 1" [neural_network/neural_network.cpp:61]
ST_68 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%p_shl1_cast = zext i10 %tmp_28 to i13" [neural_network/neural_network.cpp:61]
ST_68 : Operation 343 [1/1] (1.99ns) (out node of the LUT)   --->   "%tmp_15 = add i13 %p_shl1_cast, %p_shl_cast" [neural_network/neural_network.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %result_offset_read to i64" [neural_network/neural_network.cpp:69]
ST_68 : Operation 345 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i32* %out_V, i64 %tmp_14" [neural_network/neural_network.cpp:69]
ST_68 : Operation 346 [1/1] (2.62ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %out_V_addr, i32 10)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 347 [1/1] (1.76ns)   --->   "br label %burst.wr.header"

 <State 69> : 2.55ns
ST_69 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i13 %tmp_15 to i33" [neural_network/neural_network.cpp:61]
ST_69 : Operation 349 [1/1] (2.55ns)   --->   "%p_sum = add i33 %tmp_16_cast, %tmp_4_cast" [neural_network/neural_network.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 350 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i33 %p_sum to i64" [neural_network/neural_network.cpp:61]
ST_69 : Operation 351 [1/1] (0.00ns)   --->   "%mem_V_addr_4 = getelementptr i8* %mem_V, i64 %p_sum_cast" [neural_network/neural_network.cpp:61]

 <State 70> : 2.62ns
ST_70 : Operation 352 [7/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 2.62ns
ST_71 : Operation 353 [6/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 2.62ns
ST_72 : Operation 354 [5/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 2.62ns
ST_73 : Operation 355 [4/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 2.62ns
ST_74 : Operation 356 [3/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 2.62ns
ST_75 : Operation 357 [2/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 2.62ns
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [neural_network/neural_network.cpp:60]
ST_76 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [neural_network/neural_network.cpp:60]
ST_76 : Operation 360 [1/7] (2.62ns)   --->   "%mem_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_V_addr_4, i32 10)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 361 [1/1] (1.76ns)   --->   "br label %burst.rd.header58"

 <State 77> : 1.74ns
ST_77 : Operation 362 [1/1] (0.00ns)   --->   "%indvar5 = phi i4 [ 0, %8 ], [ %indvar_next5, %burst.rd.body59 ]"
ST_77 : Operation 363 [1/1] (1.30ns)   --->   "%exitcond12 = icmp eq i4 %indvar5, -6"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 364 [1/1] (1.73ns)   --->   "%indvar_next5 = add i4 %indvar5, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %burst.rd.end57, label %burst.rd.body59"

 <State 78> : 2.62ns
ST_78 : Operation 366 [1/1] (2.62ns)   --->   "%mem_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_V_addr_4)" [neural_network/neural_network.cpp:61]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 2.32ns
ST_79 : Operation 367 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_79 : Operation 368 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_79 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)"
ST_79 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_weights_2_s)"
ST_79 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_31 = zext i4 %indvar5 to i64" [neural_network/neural_network.cpp:61]
ST_79 : Operation 372 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr [10 x i8]* %weights_2, i64 0, i64 %tmp_31" [neural_network/neural_network.cpp:61]
ST_79 : Operation 373 [1/1] (2.32ns)   --->   "store i8 %mem_V_addr_4_read, i8* %weights_2_addr, align 1" [neural_network/neural_network.cpp:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_79 : Operation 374 [1/1] (0.00ns)   --->   "%burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4)"
ST_79 : Operation 375 [1/1] (0.00ns)   --->   "br label %burst.rd.header58"

 <State 80> : 1.68ns
ST_80 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_17 = zext i10 %i4 to i64" [neural_network/neural_network.cpp:64]
ST_80 : Operation 377 [1/1] (0.00ns)   --->   "%l1_result_V_addr_3 = getelementptr [512 x i32]* %l1_result_V, i64 0, i64 %tmp_17" [neural_network/neural_network.cpp:64]
ST_80 : Operation 378 [3/3] (1.68ns)   --->   "%l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 81> : 1.68ns
ST_81 : Operation 379 [2/3] (1.68ns)   --->   "%l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 82> : 1.77ns
ST_82 : Operation 380 [1/3] (1.68ns)   --->   "%l1_result_V_load_2 = load i32* %l1_result_V_addr_3, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_82 : Operation 381 [1/1] (1.76ns)   --->   "br label %9" [neural_network/neural_network.cpp:63]

 <State 83> : 2.32ns
ST_83 : Operation 382 [1/1] (0.00ns)   --->   "%j2 = phi i4 [ 0, %burst.rd.end57 ], [ %j_2, %10 ]"
ST_83 : Operation 383 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %j2, -6" [neural_network/neural_network.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 384 [1/1] (1.73ns)   --->   "%j_2 = add i4 %j2, 1" [neural_network/neural_network.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %10" [neural_network/neural_network.cpp:63]
ST_83 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_18 = zext i4 %j2 to i64" [neural_network/neural_network.cpp:64]
ST_83 : Operation 387 [1/1] (0.00ns)   --->   "%weights_2_addr_1 = getelementptr [10 x i8]* %weights_2, i64 0, i64 %tmp_18" [neural_network/neural_network.cpp:64]
ST_83 : Operation 388 [2/2] (2.32ns)   --->   "%weights_2_load = load i8* %weights_2_addr_1, align 1" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_83 : Operation 389 [1/1] (0.00ns)   --->   "%l2_result_V_addr_2 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 %tmp_18" [neural_network/neural_network.cpp:64]

 <State 84> : 2.32ns
ST_84 : Operation 390 [1/2] (2.32ns)   --->   "%weights_2_load = load i8* %weights_2_addr_1, align 1" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 85> : 2.12ns
ST_85 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_19 = sext i8 %weights_2_load to i32" [neural_network/neural_network.cpp:64]
ST_85 : Operation 392 [7/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 2.12ns
ST_86 : Operation 393 [6/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 2.12ns
ST_87 : Operation 394 [5/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 2.12ns
ST_88 : Operation 395 [4/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 2.12ns
ST_89 : Operation 396 [3/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 2.32ns
ST_90 : Operation 397 [2/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 398 [2/2] (2.32ns)   --->   "%l2_result_V_load = load i32* %l2_result_V_addr_2, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 91> : 2.32ns
ST_91 : Operation 399 [1/7] (2.11ns)   --->   "%tmp_20 = mul i32 %l1_result_V_load_2, %tmp_19" [neural_network/neural_network.cpp:64]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 400 [1/2] (2.32ns)   --->   "%l2_result_V_load = load i32* %l2_result_V_addr_2, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 92> : 2.55ns
ST_92 : Operation 401 [1/1] (2.55ns)   --->   "%tmp_21 = add i32 %l2_result_V_load, %tmp_20" [neural_network/neural_network.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 2.32ns
ST_93 : Operation 402 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_93 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str10) nounwind" [neural_network/neural_network.cpp:63]
ST_93 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str10)" [neural_network/neural_network.cpp:63]
ST_93 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [neural_network/neural_network.cpp:64]
ST_93 : Operation 406 [1/1] (2.32ns)   --->   "store i32 %tmp_21, i32* %l2_result_V_addr_2, align 4" [neural_network/neural_network.cpp:64]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_93 : Operation 407 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str10, i32 %tmp_32)" [neural_network/neural_network.cpp:65]
ST_93 : Operation 408 [1/1] (0.00ns)   --->   "br label %9" [neural_network/neural_network.cpp:63]

 <State 94> : 0.00ns
ST_94 : Operation 409 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_26)" [neural_network/neural_network.cpp:66]
ST_94 : Operation 410 [1/1] (0.00ns)   --->   "br label %.preheader" [neural_network/neural_network.cpp:60]

 <State 95> : 2.32ns
ST_95 : Operation 411 [1/1] (0.00ns)   --->   "%indvar4 = phi i4 [ 0, %12 ], [ %indvar_next4, %burst.wr.body ]"
ST_95 : Operation 412 [1/1] (1.30ns)   --->   "%exitcond11 = icmp eq i4 %indvar4, -6"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 413 [1/1] (1.73ns)   --->   "%indvar_next4 = add i4 %indvar4, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %memcpy.tail, label %burst.wr.body"
ST_95 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_30 = zext i4 %indvar4 to i64" [neural_network/neural_network.cpp:69]
ST_95 : Operation 416 [1/1] (0.00ns)   --->   "%l2_result_V_addr_1 = getelementptr [10 x i32]* %l2_result_V, i64 0, i64 %tmp_30" [neural_network/neural_network.cpp:69]
ST_95 : Operation 417 [2/2] (2.32ns)   --->   "%l2_result_V_load_1 = load i32* %l2_result_V_addr_1, align 4" [neural_network/neural_network.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 96> : 2.32ns
ST_96 : Operation 418 [1/2] (2.32ns)   --->   "%l2_result_V_load_1 = load i32* %l2_result_V_addr_1, align 4" [neural_network/neural_network.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

 <State 97> : 2.62ns
ST_97 : Operation 419 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_97 : Operation 420 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)"
ST_97 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)"
ST_97 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_out_OC_V_O)"
ST_97 : Operation 423 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %out_V_addr, i32 %l2_result_V_load_1, i4 -1)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 424 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)"
ST_97 : Operation 425 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 98> : 2.62ns
ST_98 : Operation 426 [5/5] (2.62ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 99> : 2.62ns
ST_99 : Operation 427 [4/5] (2.62ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 100> : 2.62ns
ST_100 : Operation 428 [3/5] (2.62ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 101> : 2.62ns
ST_101 : Operation 429 [2/5] (2.62ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 102> : 2.62ns
ST_102 : Operation 430 [1/5] (2.62ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %out_V_addr)" [neural_network/neural_network.cpp:69]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 431 [1/1] (0.00ns)   --->   "ret void" [neural_network/neural_network.cpp:70]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_offset_read  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
b2_offset_read      (read             ) [ 0011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
b1_offset_read      (read             ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_offset_read   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w2_offset_read      (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000]
w1_offset_read      (read             ) [ 0011111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
weights_1           (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
weights_2           (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
bias_1              (alloca           ) [ 0011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000]
bias_2              (alloca           ) [ 0011111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
inputs              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000]
l1_result_V         (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
l2_result_V         (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
tmp                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr          (getelementptr    ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_132        (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_133        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_139        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141        (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_rd_req   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143        (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar              (phi              ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond9           (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next         (add              ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_read     (read             ) [ 0000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin    (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_155        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend      (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_157        (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_1        (getelementptr    ) [ 0000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_1_rd_req (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167        (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar1             (phi              ) [ 0000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond7           (icmp             ) [ 0000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next1        (add              ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_171        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_1_read   (read             ) [ 0000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_3             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin1   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_175        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_1_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_179        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend27    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181        (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_2        (getelementptr    ) [ 0000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_2_rd_req (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_191        (br               ) [ 0000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000]
indvar2             (phi              ) [ 0000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000]
exitcond8           (icmp             ) [ 0000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next2        (add              ) [ 0000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_195        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_2_read   (read             ) [ 0000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000]
empty_4             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin2   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_199        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_2_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_203        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend41    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205        (br               ) [ 0000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_206        (br               ) [ 0000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
i                   (phi              ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 0000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
i_1                 (add              ) [ 0000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3               (zext             ) [ 0000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000]
bias_1_addr_1       (getelementptr    ) [ 0000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
bias_1_load         (load             ) [ 0000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000]
empty_5             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_217        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_s                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1_result_V_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_6             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224        (br               ) [ 0000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
StgValue_225        (br               ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
i7                  (phi              ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
exitcond2           (icmp             ) [ 0000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
i_2                 (add              ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
StgValue_229        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6               (zext             ) [ 0000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
bias_2_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
bias_2_load         (load             ) [ 0000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000]
empty_7             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_237        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l2_result_V_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_240        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_8             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_242        (br               ) [ 0000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
tmp_10              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000000000000]
mem_V_addr_7_rd_req (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_252        (br               ) [ 0000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000]
i8                  (phi              ) [ 0000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
exitcond3           (icmp             ) [ 0000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000]
empty_9             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                 (add              ) [ 0000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000]
StgValue_257        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_258        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000]
StgValue_260        (br               ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
StgValue_261        (br               ) [ 0000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000]
indvar3             (phi              ) [ 0000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
exitcond10          (icmp             ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
indvar_next3        (add              ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
StgValue_265        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_3_read   (read             ) [ 0000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000]
empty_10            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin3   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_270        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_1_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_273        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend55    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_275        (br               ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
tmp_s               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
inputs_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000]
inputs_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_V               (sext             ) [ 0000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000]
StgValue_282        (br               ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
j                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
exitcond5           (icmp             ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
j_1                 (add              ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
StgValue_286        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_1_addr_1    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
l1_result_V_addr_2  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000]
weights_1_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000]
lhs_V               (sext             ) [ 0000000000000000000000000000000000000000000000000000000100011000000000000000000000000000000000000000000]
l1_result_V_load_1  (load             ) [ 0000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000]
r_V                 (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12              (sext             ) [ 0000000000000000000000000000000000000000000000000000000100000100000000000000000000000000000000000000000]
tmp_13              (add              ) [ 0000000000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000]
empty_11            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_306        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_307        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309        (br               ) [ 0000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
empty_13            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_311        (br               ) [ 0000000000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000]
i9                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
exitcond4           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
i_4                 (add              ) [ 0000000000000000000000000000000000000000000000001000000000000000111000000000000000000000000000000000000]
StgValue_315        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1_result_V_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
empty_15            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_321        (br               ) [ 0000000000000000000000000000000000000000000000001000000000000000111000000000000000000000000000000000000]
empty_14            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_324        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_325        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1_result_V_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24              (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
StgValue_328        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_329        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_330        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
StgValue_332        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000]
i4                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000]
exitcond6           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111100000]
empty_16            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000]
StgValue_337        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28              (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
tmp_14              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_V_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111]
out_V_addr_wr_req   (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_347        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111100000]
tmp_16_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_sum               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_sum_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000]
StgValue_358        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000]
mem_V_addr_4_rd_req (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_361        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
indvar5             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000]
exitcond12          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
indvar_next5        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
StgValue_365        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mem_V_addr_4_read   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000]
empty_17            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin4   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_369        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_370        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_2_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_373        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend69    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_375        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
tmp_17              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1_result_V_addr_3  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000]
l1_result_V_load_2  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000]
StgValue_381        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
j2                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
exitcond            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
j_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
StgValue_385        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
weights_2_addr_1    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000]
l2_result_V_addr_2  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000]
weights_2_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000]
tmp_19              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010011111100000000000]
tmp_20              (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000010000000000]
l2_result_V_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000010000000000]
tmp_21              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001000000000]
empty_18            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_403        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_405        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_406        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_408        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111100000000]
empty_20            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_410        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000]
indvar4             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exitcond11          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
indvar_next4        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000011100000]
StgValue_414        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l2_result_V_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
l2_result_V_load_1  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
empty_21            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_421        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_422        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_423        (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_425        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000011100000]
out_V_addr_wr_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_431        (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w2_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b2_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_inputs_OC_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_bias_1_OC_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_bias_2_OC_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_weights_1_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_weights_2_s"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_out_OC_V_O"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="weights_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weights_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bias_1_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bias_2_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="inputs_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputs/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="l1_result_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l1_result_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="l2_result_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_result_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="result_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="b2_offset_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_offset_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="b1_offset_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_offset_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_offset_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_offset_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="w2_offset_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_offset_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="w1_offset_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_offset_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_readreq_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="1"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mem_V_addr_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="9"/>
<pin id="222" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_read/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_addr_1_rd_req/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mem_V_addr_1_read_read_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="8"/>
<pin id="234" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_1_read/20 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_readreq_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_addr_2_rd_req/22 "/>
</bind>
</comp>

<comp id="243" class="1004" name="mem_V_addr_2_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="8"/>
<pin id="246" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_2_read/30 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="20" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_addr_7_rd_req/41 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mem_V_addr_3_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="9"/>
<pin id="258" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_3_read/50 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_writeresp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/68 out_V_addr_wr_resp/98 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_readreq_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="1"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_V_addr_4_rd_req/70 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mem_V_addr_4_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="9"/>
<pin id="277" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_V_addr_4_read/78 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_423_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="3"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="1" slack="0"/>
<pin id="284" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_423/97 "/>
</bind>
</comp>

<comp id="288" class="1004" name="inputs_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="1"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_155/11 inputs_load/52 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bias_1_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_addr/21 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="1"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_179/21 bias_1_load/33 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bias_2_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_2_addr/31 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="1"/>
<pin id="319" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_203/31 bias_2_load/38 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bias_1_addr_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_addr_1/33 "/>
</bind>
</comp>

<comp id="328" class="1004" name="l1_result_V_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="10" slack="3"/>
<pin id="332" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1_result_V_addr/36 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="9" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
<pin id="390" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_222/36 l1_result_V_load_1/57 StgValue_307/62 l1_result_V_load/64 StgValue_329/66 l1_result_V_load_2/80 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bias_2_addr_1_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_2_addr_1/38 "/>
</bind>
</comp>

<comp id="346" class="1004" name="l2_result_V_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="2"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_result_V_addr/40 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="3" bw="4" slack="0"/>
<pin id="431" dir="0" index="4" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
<pin id="432" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_240/40 l2_result_V_load/90 StgValue_406/93 l2_result_V_load_1/95 "/>
</bind>
</comp>

<comp id="357" class="1004" name="weights_1_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr/51 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="1"/>
<pin id="366" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_273/51 weights_1_load/55 "/>
</bind>
</comp>

<comp id="368" class="1004" name="inputs_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="10" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_1/52 "/>
</bind>
</comp>

<comp id="375" class="1004" name="weights_1_addr_1_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="10" slack="0"/>
<pin id="379" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_1/55 "/>
</bind>
</comp>

<comp id="382" class="1004" name="l1_result_V_addr_2_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="10" slack="0"/>
<pin id="386" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1_result_V_addr_2/55 "/>
</bind>
</comp>

<comp id="391" class="1004" name="l1_result_V_addr_1_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1_result_V_addr_1/64 "/>
</bind>
</comp>

<comp id="399" class="1004" name="weights_2_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr/79 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="1"/>
<pin id="408" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_373/79 weights_2_load/83 "/>
</bind>
</comp>

<comp id="410" class="1004" name="l1_result_V_addr_3_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1_result_V_addr_3/80 "/>
</bind>
</comp>

<comp id="417" class="1004" name="weights_2_addr_1_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_1/83 "/>
</bind>
</comp>

<comp id="424" class="1004" name="l2_result_V_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_result_V_addr_2/83 "/>
</bind>
</comp>

<comp id="433" class="1004" name="l2_result_V_addr_1_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_result_V_addr_1/95 "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="1"/>
<pin id="442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="indvar_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="10" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvar1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="1"/>
<pin id="454" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="indvar1_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="10" slack="0"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/19 "/>
</bind>
</comp>

<comp id="464" class="1005" name="indvar2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar2_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="4" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/29 "/>
</bind>
</comp>

<comp id="476" class="1005" name="i_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/33 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i7_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="i7_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/38 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i8_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="i8_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/48 "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="1"/>
<pin id="512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar3 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar3_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="10" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar3/49 "/>
</bind>
</comp>

<comp id="522" class="1005" name="j_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="j_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="10" slack="0"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/55 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i9_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="i9_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/64 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i4_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="1"/>
<pin id="546" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i4_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/68 "/>
</bind>
</comp>

<comp id="556" class="1005" name="indvar5_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar5 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="indvar5_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="4" slack="0"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar5/77 "/>
</bind>
</comp>

<comp id="568" class="1005" name="j2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="1"/>
<pin id="570" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="j2_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="4" slack="0"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/83 "/>
</bind>
</comp>

<comp id="579" class="1005" name="indvar4_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="indvar4_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="4" slack="0"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/95 "/>
</bind>
</comp>

<comp id="590" class="1005" name="reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l1_result_V_load_1 l1_result_V_load_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l2_result_V_load l2_result_V_load_1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mem_V_addr_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="exitcond9_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="indvar_next_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="2"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="9"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="mem_V_addr_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_1/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="exitcond7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="indvar_next1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/19 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="2"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="17"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="658" class="1004" name="mem_V_addr_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_2/22 "/>
</bind>
</comp>

<comp id="665" class="1004" name="exitcond8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="4" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/29 "/>
</bind>
</comp>

<comp id="671" class="1004" name="indvar_next2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2/29 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_8_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="2"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/31 "/>
</bind>
</comp>

<comp id="682" class="1004" name="exitcond1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/33 "/>
</bind>
</comp>

<comp id="688" class="1004" name="i_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/33 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/33 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_s_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/36 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/38 "/>
</bind>
</comp>

<comp id="709" class="1004" name="i_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/38 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/38 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1/40 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_10_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="29"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/41 "/>
</bind>
</comp>

<comp id="727" class="1004" name="mem_V_addr_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_3/41 "/>
</bind>
</comp>

<comp id="734" class="1004" name="exitcond3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/48 "/>
</bind>
</comp>

<comp id="740" class="1004" name="i_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/48 "/>
</bind>
</comp>

<comp id="746" class="1004" name="exitcond10_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/49 "/>
</bind>
</comp>

<comp id="752" class="1004" name="indvar_next3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3/49 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_25_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="2"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/51 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_s_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="2"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/52 "/>
</bind>
</comp>

<comp id="768" class="1004" name="rhs_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/54 "/>
</bind>
</comp>

<comp id="772" class="1004" name="exitcond5_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="0" index="1" bw="10" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/55 "/>
</bind>
</comp>

<comp id="778" class="1004" name="j_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/55 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_11_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/55 "/>
</bind>
</comp>

<comp id="790" class="1004" name="lhs_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/58 "/>
</bind>
</comp>

<comp id="793" class="1004" name="exitcond4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="0"/>
<pin id="795" dir="0" index="1" bw="10" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/64 "/>
</bind>
</comp>

<comp id="799" class="1004" name="i_4_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/64 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_7_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/64 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_24_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/66 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_4_cast_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="38"/>
<pin id="820" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/67 "/>
</bind>
</comp>

<comp id="821" class="1004" name="exitcond6_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="0"/>
<pin id="823" dir="0" index="1" bw="10" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/68 "/>
</bind>
</comp>

<comp id="827" class="1004" name="i_5_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/68 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_27_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="0"/>
<pin id="835" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/68 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_shl_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="0"/>
<pin id="839" dir="0" index="1" bw="9" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/68 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_shl_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/68 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_28_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/68 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_shl1_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="0"/>
<pin id="857" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/68 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_15_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="0"/>
<pin id="861" dir="0" index="1" bw="12" slack="0"/>
<pin id="862" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/68 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_14_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="39"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/68 "/>
</bind>
</comp>

<comp id="868" class="1004" name="out_V_addr_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/68 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_16_cast_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="1"/>
<pin id="877" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/69 "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_sum_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="13" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="2"/>
<pin id="881" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/69 "/>
</bind>
</comp>

<comp id="883" class="1004" name="p_sum_cast_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="33" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast/69 "/>
</bind>
</comp>

<comp id="887" class="1004" name="mem_V_addr_4_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr_4/69 "/>
</bind>
</comp>

<comp id="893" class="1004" name="exitcond12_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="0"/>
<pin id="895" dir="0" index="1" bw="4" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/77 "/>
</bind>
</comp>

<comp id="899" class="1004" name="indvar_next5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next5/77 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_31_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="2"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/79 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_17_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="10"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/80 "/>
</bind>
</comp>

<comp id="915" class="1004" name="exitcond_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="0" index="1" bw="4" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/83 "/>
</bind>
</comp>

<comp id="921" class="1004" name="j_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/83 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_18_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/83 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_19_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/85 "/>
</bind>
</comp>

<comp id="936" class="1004" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="3"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/85 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_21_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="0" index="1" bw="32" slack="1"/>
<pin id="945" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/92 "/>
</bind>
</comp>

<comp id="947" class="1004" name="exitcond11_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="4" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/95 "/>
</bind>
</comp>

<comp id="953" class="1004" name="indvar_next4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next4/95 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_30_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/95 "/>
</bind>
</comp>

<comp id="964" class="1007" name="grp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="8" slack="4"/>
<pin id="967" dir="0" index="2" bw="32" slack="1"/>
<pin id="968" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/58 tmp_12/60 tmp_13/60 "/>
</bind>
</comp>

<comp id="971" class="1005" name="result_offset_read_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="39"/>
<pin id="973" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="result_offset_read "/>
</bind>
</comp>

<comp id="976" class="1005" name="b2_offset_read_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="17"/>
<pin id="978" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="b2_offset_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="b1_offset_read_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="9"/>
<pin id="983" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="b1_offset_read "/>
</bind>
</comp>

<comp id="986" class="1005" name="w2_offset_read_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="38"/>
<pin id="988" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="w2_offset_read "/>
</bind>
</comp>

<comp id="991" class="1005" name="w1_offset_read_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="29"/>
<pin id="993" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="w1_offset_read "/>
</bind>
</comp>

<comp id="996" class="1005" name="mem_V_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="1"/>
<pin id="998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="exitcond9_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="indvar_next_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="0"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1011" class="1005" name="mem_V_addr_read_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="1"/>
<pin id="1013" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_read "/>
</bind>
</comp>

<comp id="1016" class="1005" name="mem_V_addr_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="exitcond7_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="indvar_next1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="mem_V_addr_1_read_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="1"/>
<pin id="1033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_1_read "/>
</bind>
</comp>

<comp id="1036" class="1005" name="mem_V_addr_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="1"/>
<pin id="1038" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="exitcond8_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="indvar_next2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="4" slack="0"/>
<pin id="1048" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="mem_V_addr_2_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_2_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="exitcond1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="i_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="0"/>
<pin id="1062" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_3_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="3"/>
<pin id="1067" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="bias_1_addr_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="9" slack="1"/>
<pin id="1072" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_addr_1 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="bias_1_load_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_load "/>
</bind>
</comp>

<comp id="1080" class="1005" name="exitcond2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="i_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="0"/>
<pin id="1086" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_6_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="2"/>
<pin id="1091" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="bias_2_addr_1_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="1"/>
<pin id="1096" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_addr_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="bias_2_load_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_load "/>
</bind>
</comp>

<comp id="1104" class="1005" name="mem_V_addr_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_3 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="exitcond3_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="i_3_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="10" slack="0"/>
<pin id="1116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="exitcond10_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond10 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="indvar_next3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="mem_V_addr_3_read_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="1"/>
<pin id="1130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_3_read "/>
</bind>
</comp>

<comp id="1133" class="1005" name="inputs_addr_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="1"/>
<pin id="1135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="rhs_V_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="4"/>
<pin id="1140" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1143" class="1005" name="exitcond5_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="j_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="0"/>
<pin id="1149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="weights_1_addr_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="9" slack="1"/>
<pin id="1154" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="l1_result_V_addr_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="9" slack="2"/>
<pin id="1159" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="l1_result_V_addr_2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="weights_1_load_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="1"/>
<pin id="1165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_load "/>
</bind>
</comp>

<comp id="1168" class="1005" name="lhs_V_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="1"/>
<pin id="1170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_13_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="exitcond4_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="i_4_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="0"/>
<pin id="1184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="l1_result_V_addr_1_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="9" slack="1"/>
<pin id="1189" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="l1_result_V_addr_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_4_cast_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="33" slack="2"/>
<pin id="1198" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="1201" class="1005" name="exitcond6_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="i_5_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_15_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="13" slack="1"/>
<pin id="1212" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="out_V_addr_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="2"/>
<pin id="1217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="mem_V_addr_4_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="1"/>
<pin id="1223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_4 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="exitcond12_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond12 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="indvar_next5_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="4" slack="0"/>
<pin id="1233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next5 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="mem_V_addr_4_read_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="1"/>
<pin id="1238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_V_addr_4_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="l1_result_V_addr_3_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="9" slack="1"/>
<pin id="1243" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="l1_result_V_addr_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="exitcond_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1250" class="1005" name="j_2_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="0"/>
<pin id="1252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="weights_2_addr_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="4" slack="1"/>
<pin id="1257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="l2_result_V_addr_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="7"/>
<pin id="1262" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="l2_result_V_addr_2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="weights_2_load_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="1"/>
<pin id="1268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_load "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_19_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_20_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_21_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="exitcond11_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond11 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="indvar_next4_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="4" slack="0"/>
<pin id="1292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next4 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="l2_result_V_addr_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="4" slack="1"/>
<pin id="1297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l2_result_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="106" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="126" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="142" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="144" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="287"><net_src comp="146" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="293"><net_src comp="74" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="387"><net_src comp="74" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="391" pin="3"/><net_sink comp="334" pin=3"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="3"/><net_sink comp="334" pin=3"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="3"/><net_sink comp="352" pin=3"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="444" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="509"><net_src comp="502" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="513"><net_src comp="48" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="48" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="555"><net_src comp="548" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="560" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="334" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="334" pin="5"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="352" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="352" pin="5"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="604"><net_src comp="194" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="0" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="444" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="50" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="444" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="52" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="440" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="635"><net_src comp="0" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="642"><net_src comp="456" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="456" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="52" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="452" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="662"><net_src comp="0" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="669"><net_src comp="468" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="90" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="468" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="92" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="464" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="686"><net_src comp="480" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="80" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="480" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="480" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="707"><net_src comp="491" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="90" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="491" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="92" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="491" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="731"><net_src comp="0" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="727" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="738"><net_src comp="502" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="50" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="502" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="52" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="514" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="80" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="514" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="52" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="510" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="766"><net_src comp="498" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="771"><net_src comp="294" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="526" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="80" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="526" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="52" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="526" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="797"><net_src comp="537" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="80" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="537" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="52" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="537" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="815"><net_src comp="118" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="334" pin="5"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="120" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="825"><net_src comp="548" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="80" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="548" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="52" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="548" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="122" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="124" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="548" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="52" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="845" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="872"><net_src comp="2" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="868" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="0" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="560" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="90" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="560" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="92" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="556" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="913"><net_src comp="544" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="919"><net_src comp="572" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="90" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="572" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="92" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="572" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="940"><net_src comp="590" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="595" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="583" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="90" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="583" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="92" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="583" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="969"><net_src comp="790" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="590" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="974"><net_src comp="176" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="979"><net_src comp="182" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="984"><net_src comp="188" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="989"><net_src comp="200" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="994"><net_src comp="206" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="999"><net_src comp="605" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1005"><net_src comp="611" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="617" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1014"><net_src comp="219" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1019"><net_src comp="631" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1025"><net_src comp="638" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="644" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1034"><net_src comp="231" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1039"><net_src comp="658" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1045"><net_src comp="665" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="671" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1054"><net_src comp="243" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1059"><net_src comp="682" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="688" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1068"><net_src comp="694" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1073"><net_src comp="321" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1078"><net_src comp="305" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1083"><net_src comp="703" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="709" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1092"><net_src comp="715" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1097"><net_src comp="339" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1102"><net_src comp="316" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1107"><net_src comp="727" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1113"><net_src comp="734" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="740" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1122"><net_src comp="746" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1126"><net_src comp="752" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1131"><net_src comp="255" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1136"><net_src comp="368" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1141"><net_src comp="768" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1146"><net_src comp="772" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="778" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1155"><net_src comp="375" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1160"><net_src comp="382" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="1166"><net_src comp="363" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1171"><net_src comp="790" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1176"><net_src comp="964" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="1181"><net_src comp="793" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="799" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1190"><net_src comp="391" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1199"><net_src comp="818" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1204"><net_src comp="821" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="827" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1213"><net_src comp="859" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1218"><net_src comp="868" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1224"><net_src comp="887" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1230"><net_src comp="893" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="899" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1239"><net_src comp="274" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1244"><net_src comp="410" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="1249"><net_src comp="915" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="921" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1258"><net_src comp="417" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1263"><net_src comp="424" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="1269"><net_src comp="405" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1274"><net_src comp="933" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1279"><net_src comp="936" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1284"><net_src comp="942" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="1289"><net_src comp="947" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="953" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1298"><net_src comp="433" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="352" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {68 97 98 99 100 101 102 }
 - Input state : 
	Port: neural_network : mem_V | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 20 22 23 24 25 26 27 28 30 41 42 43 44 45 46 47 50 70 71 72 73 74 75 76 78 }
	Port: neural_network : w1_offset | {1 }
	Port: neural_network : w2_offset | {1 }
	Port: neural_network : input_offset | {1 }
	Port: neural_network : b1_offset | {1 }
	Port: neural_network : b2_offset | {1 }
	Port: neural_network : result_offset | {1 }
  - Chain level:
	State 1
		mem_V_addr : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond9 : 1
		indvar_next : 1
		StgValue_147 : 2
	State 10
	State 11
		inputs_addr : 1
		StgValue_155 : 2
		burstread_rend : 1
	State 12
		mem_V_addr_1 : 1
		mem_V_addr_1_rd_req : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		exitcond7 : 1
		indvar_next1 : 1
		StgValue_171 : 2
	State 20
	State 21
		bias_1_addr : 1
		StgValue_179 : 2
		burstread_rend27 : 1
	State 22
		mem_V_addr_2 : 1
		mem_V_addr_2_rd_req : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		exitcond8 : 1
		indvar_next2 : 1
		StgValue_195 : 2
	State 30
	State 31
		bias_2_addr : 1
		StgValue_203 : 2
		burstread_rend41 : 1
	State 32
	State 33
		exitcond1 : 1
		i_1 : 1
		StgValue_210 : 2
		tmp_3 : 1
		bias_1_addr_1 : 2
		bias_1_load : 3
	State 34
	State 35
	State 36
		StgValue_222 : 1
		empty_6 : 1
	State 37
	State 38
		exitcond2 : 1
		i_2 : 1
		StgValue_229 : 2
		tmp_6 : 1
		bias_2_addr_1 : 2
		bias_2_load : 3
	State 39
	State 40
		StgValue_240 : 1
		empty_8 : 1
	State 41
		mem_V_addr_3 : 1
		mem_V_addr_7_rd_req : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		exitcond3 : 1
		i_3 : 1
		StgValue_257 : 2
	State 49
		exitcond10 : 1
		indvar_next3 : 1
		StgValue_265 : 2
	State 50
	State 51
		weights_1_addr : 1
		StgValue_273 : 2
		burstread_rend55 : 1
	State 52
		inputs_addr_1 : 1
		inputs_load : 2
	State 53
	State 54
		rhs_V : 1
	State 55
		exitcond5 : 1
		j_1 : 1
		StgValue_286 : 2
		tmp_11 : 1
		weights_1_addr_1 : 2
		weights_1_load : 3
		l1_result_V_addr_2 : 2
	State 56
	State 57
	State 58
		r_V : 1
	State 59
	State 60
		tmp_12 : 1
		tmp_13 : 2
	State 61
	State 62
		empty_12 : 1
	State 63
	State 64
		exitcond4 : 1
		i_4 : 1
		StgValue_315 : 2
		tmp_7 : 1
		l1_result_V_addr_1 : 2
		l1_result_V_load : 3
		empty_15 : 1
	State 65
	State 66
		tmp_24 : 1
		StgValue_328 : 2
	State 67
	State 68
		exitcond6 : 1
		i_5 : 1
		StgValue_337 : 2
		tmp_27 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_28 : 1
		p_shl1_cast : 1
		tmp_15 : 4
		out_V_addr : 1
		out_V_addr_wr_req : 2
	State 69
		p_sum : 1
		p_sum_cast : 2
		mem_V_addr_4 : 3
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		exitcond12 : 1
		indvar_next5 : 1
		StgValue_365 : 2
	State 78
	State 79
		weights_2_addr : 1
		StgValue_373 : 2
		burstread_rend69 : 1
	State 80
		l1_result_V_addr_3 : 1
		l1_result_V_load_2 : 2
	State 81
	State 82
	State 83
		exitcond : 1
		j_2 : 1
		StgValue_385 : 2
		tmp_18 : 1
		weights_2_addr_1 : 2
		weights_2_load : 3
		l2_result_V_addr_2 : 2
	State 84
	State 85
		tmp_20 : 1
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		empty_19 : 1
	State 94
	State 95
		exitcond11 : 1
		indvar_next4 : 1
		StgValue_414 : 2
		tmp_30 : 1
		l2_result_V_addr_1 : 2
		l2_result_V_load_1 : 3
	State 96
	State 97
		burstwrite_rend : 1
	State 98
	State 99
	State 100
	State 101
	State 102


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |       indvar_next_fu_617       |    0    |    0    |    17   |
|          |       indvar_next1_fu_644      |    0    |    0    |    17   |
|          |       indvar_next2_fu_671      |    0    |    0    |    13   |
|          |           i_1_fu_688           |    0    |    0    |    17   |
|          |           i_2_fu_709           |    0    |    0    |    13   |
|          |           i_3_fu_740           |    0    |    0    |    17   |
|          |       indvar_next3_fu_752      |    0    |    0    |    17   |
|    add   |           j_1_fu_778           |    0    |    0    |    17   |
|          |           i_4_fu_799           |    0    |    0    |    17   |
|          |           i_5_fu_827           |    0    |    0    |    17   |
|          |          tmp_15_fu_859         |    0    |    0    |    19   |
|          |          p_sum_fu_878          |    0    |    0    |    39   |
|          |       indvar_next5_fu_899      |    0    |    0    |    13   |
|          |           j_2_fu_921           |    0    |    0    |    13   |
|          |          tmp_21_fu_942         |    0    |    0    |    39   |
|          |       indvar_next4_fu_953      |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |           grp_fu_936           |    4    |   247   |    19   |
|----------|--------------------------------|---------|---------|---------|
|          |        exitcond9_fu_611        |    0    |    0    |    13   |
|          |        exitcond7_fu_638        |    0    |    0    |    13   |
|          |        exitcond8_fu_665        |    0    |    0    |    9    |
|          |        exitcond1_fu_682        |    0    |    0    |    13   |
|          |        exitcond2_fu_703        |    0    |    0    |    9    |
|          |        exitcond3_fu_734        |    0    |    0    |    13   |
|   icmp   |        exitcond10_fu_746       |    0    |    0    |    13   |
|          |        exitcond5_fu_772        |    0    |    0    |    13   |
|          |        exitcond4_fu_793        |    0    |    0    |    13   |
|          |        exitcond6_fu_821        |    0    |    0    |    13   |
|          |        exitcond12_fu_893       |    0    |    0    |    9    |
|          |         exitcond_fu_915        |    0    |    0    |    9    |
|          |        exitcond11_fu_947       |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_964           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | result_offset_read_read_fu_176 |    0    |    0    |    0    |
|          |   b2_offset_read_read_fu_182   |    0    |    0    |    0    |
|          |   b1_offset_read_read_fu_188   |    0    |    0    |    0    |
|          |  input_offset_read_read_fu_194 |    0    |    0    |    0    |
|          |   w2_offset_read_read_fu_200   |    0    |    0    |    0    |
|   read   |   w1_offset_read_read_fu_206   |    0    |    0    |    0    |
|          |   mem_V_addr_read_read_fu_219  |    0    |    0    |    0    |
|          |  mem_V_addr_1_read_read_fu_231 |    0    |    0    |    0    |
|          |  mem_V_addr_2_read_read_fu_243 |    0    |    0    |    0    |
|          |  mem_V_addr_3_read_read_fu_255 |    0    |    0    |    0    |
|          |  mem_V_addr_4_read_read_fu_274 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_212       |    0    |    0    |    0    |
|          |       grp_readreq_fu_224       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_236       |    0    |    0    |    0    |
|          |       grp_readreq_fu_248       |    0    |    0    |    0    |
|          |       grp_readreq_fu_267       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_260      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    StgValue_423_write_fu_279   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_601           |    0    |    0    |    0    |
|          |          tmp_5_fu_623          |    0    |    0    |    0    |
|          |          tmp_1_fu_628          |    0    |    0    |    0    |
|          |          tmp_4_fu_650          |    0    |    0    |    0    |
|          |          tmp_2_fu_655          |    0    |    0    |    0    |
|          |          tmp_8_fu_677          |    0    |    0    |    0    |
|          |          tmp_3_fu_694          |    0    |    0    |    0    |
|          |          tmp_6_fu_715          |    0    |    0    |    0    |
|          |          tmp_10_fu_724         |    0    |    0    |    0    |
|          |          tmp_25_fu_758         |    0    |    0    |    0    |
|          |          tmp_s_fu_763          |    0    |    0    |    0    |
|   zext   |          tmp_11_fu_784         |    0    |    0    |    0    |
|          |          tmp_7_fu_805          |    0    |    0    |    0    |
|          |        tmp_4_cast_fu_818       |    0    |    0    |    0    |
|          |        p_shl_cast_fu_845       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_855       |    0    |    0    |    0    |
|          |          tmp_14_fu_865         |    0    |    0    |    0    |
|          |       tmp_16_cast_fu_875       |    0    |    0    |    0    |
|          |        p_sum_cast_fu_883       |    0    |    0    |    0    |
|          |          tmp_31_fu_905         |    0    |    0    |    0    |
|          |          tmp_17_fu_910         |    0    |    0    |    0    |
|          |          tmp_18_fu_927         |    0    |    0    |    0    |
|          |          tmp_30_fu_959         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           p_s_fu_699           |    0    |    0    |    0    |
|          |           p_1_fu_720           |    0    |    0    |    0    |
|   sext   |          rhs_V_fu_768          |    0    |    0    |    0    |
|          |          lhs_V_fu_790          |    0    |    0    |    0    |
|          |          tmp_19_fu_933         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_24_fu_810         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |          tmp_27_fu_833         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_fu_837          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |          tmp_28_fu_849         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   247   |   466   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|   bias_1  |    1   |    8   |    0   |
|   bias_2  |    0   |   16   |    2   |
|   inputs  |    1   |    8   |    0   |
|l1_result_V|    2   |   32   |    0   |
|l2_result_V|    2   |    0   |    0   |
| weights_1 |    1   |    8   |    0   |
| weights_2 |    0   |   16   |    2   |
+-----------+--------+--------+--------+
|   Total   |    7   |   88   |    4   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   b1_offset_read_reg_981  |   32   |
|   b2_offset_read_reg_976  |   32   |
|   bias_1_addr_1_reg_1070  |    9   |
|    bias_1_load_reg_1075   |    8   |
|   bias_2_addr_1_reg_1094  |    4   |
|    bias_2_load_reg_1099   |    8   |
|    exitcond10_reg_1119    |    1   |
|    exitcond11_reg_1286    |    1   |
|    exitcond12_reg_1227    |    1   |
|     exitcond1_reg_1056    |    1   |
|     exitcond2_reg_1080    |    1   |
|     exitcond3_reg_1110    |    1   |
|     exitcond4_reg_1178    |    1   |
|     exitcond5_reg_1143    |    1   |
|     exitcond6_reg_1201    |    1   |
|     exitcond7_reg_1022    |    1   |
|     exitcond8_reg_1042    |    1   |
|     exitcond9_reg_1002    |    1   |
|     exitcond_reg_1246     |    1   |
|         i4_reg_544        |   10   |
|         i7_reg_487        |    4   |
|         i8_reg_498        |   10   |
|         i9_reg_533        |   10   |
|        i_1_reg_1060       |   10   |
|        i_2_reg_1084       |    4   |
|        i_3_reg_1114       |   10   |
|        i_4_reg_1182       |   10   |
|        i_5_reg_1205       |   10   |
|         i_reg_476         |   10   |
|      indvar1_reg_452      |   10   |
|      indvar2_reg_464      |    4   |
|      indvar3_reg_510      |   10   |
|      indvar4_reg_579      |    4   |
|      indvar5_reg_556      |    4   |
|   indvar_next1_reg_1026   |   10   |
|   indvar_next2_reg_1046   |    4   |
|   indvar_next3_reg_1123   |   10   |
|   indvar_next4_reg_1290   |    4   |
|   indvar_next5_reg_1231   |    4   |
|    indvar_next_reg_1006   |   10   |
|       indvar_reg_440      |   10   |
|   inputs_addr_1_reg_1133  |   10   |
|         j2_reg_568        |    4   |
|        j_1_reg_1147       |   10   |
|        j_2_reg_1250       |    4   |
|         j_reg_522         |   10   |
|l1_result_V_addr_1_reg_1187|    9   |
|l1_result_V_addr_2_reg_1157|    9   |
|l1_result_V_addr_3_reg_1241|    9   |
|l2_result_V_addr_1_reg_1295|    4   |
|l2_result_V_addr_2_reg_1260|    4   |
|       lhs_V_reg_1168      |   16   |
| mem_V_addr_1_read_reg_1031|    8   |
|   mem_V_addr_1_reg_1016   |    8   |
| mem_V_addr_2_read_reg_1051|    8   |
|   mem_V_addr_2_reg_1036   |    8   |
| mem_V_addr_3_read_reg_1128|    8   |
|   mem_V_addr_3_reg_1104   |    8   |
| mem_V_addr_4_read_reg_1236|    8   |
|   mem_V_addr_4_reg_1221   |    8   |
|  mem_V_addr_read_reg_1011 |    8   |
|     mem_V_addr_reg_996    |    8   |
|    out_V_addr_reg_1215    |   32   |
|          reg_590          |   32   |
|          reg_595          |   32   |
| result_offset_read_reg_971|   32   |
|       rhs_V_reg_1138      |   16   |
|      tmp_13_reg_1173      |   32   |
|      tmp_15_reg_1210      |   13   |
|      tmp_19_reg_1271      |   32   |
|      tmp_20_reg_1276      |   32   |
|      tmp_21_reg_1281      |   32   |
|       tmp_3_reg_1065      |   64   |
|    tmp_4_cast_reg_1196    |   33   |
|       tmp_6_reg_1089      |   64   |
|   w1_offset_read_reg_991  |   32   |
|   w2_offset_read_reg_986  |   32   |
| weights_1_addr_1_reg_1152 |    9   |
|  weights_1_load_reg_1163  |    8   |
| weights_2_addr_1_reg_1255 |    4   |
|  weights_2_load_reg_1266  |    8   |
+---------------------------+--------+
|           Total           |   986  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_224  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_readreq_fu_236  |  p1  |   2  |   8  |   16   ||    9    |
|  grp_readreq_fu_248  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_260 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_260 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_294  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_305  |  p0  |   3  |   9  |   27   ||    15   |
|   grp_access_fu_316  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_334  |  p0  |   3  |   9  |   27   ||    15   |
|   grp_access_fu_334  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_334  |  p3  |   5  |   9  |   45   ||    27   |
|   grp_access_fu_352  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_352  |  p3  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_363  |  p0  |   3  |   9  |   27   ||    15   |
|   grp_access_fu_405  |  p0  |   3  |   4  |   12   ||    15   |
|    indvar_reg_440    |  p0  |   2  |  10  |   20   ||    9    |
|    indvar1_reg_452   |  p0  |   2  |  10  |   20   ||    9    |
|    indvar2_reg_464   |  p0  |   2  |   4  |    8   ||    9    |
|      i8_reg_498      |  p0  |   2  |  10  |   20   ||    9    |
|    indvar3_reg_510   |  p0  |   2  |  10  |   20   ||    9    |
|      i4_reg_544      |  p0  |   2  |  10  |   20   ||    9    |
|    indvar5_reg_556   |  p0  |   2  |   4  |    8   ||    9    |
|        reg_590       |  p0  |   2  |  32  |   64   ||    9    |
|        reg_595       |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_936      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_964      |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   654  || 46.4515 ||   285   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   247  |   466  |
|   Memory  |    7   |    -   |    -   |   88   |    4   |
|Multiplexer|    -   |    -   |   46   |    -   |   285  |
|  Register |    -   |    -   |    -   |   986  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |    5   |   46   |  1321  |   755  |
+-----------+--------+--------+--------+--------+--------+
