// Seed: 1409719425
module module_0;
  wire id_1;
  assign id_1 = 1'h0;
  wire id_2;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      .id_0(1), .id_1(id_1 - id_1), .id_2(1)
  );
  module_0 modCall_1 ();
  always_latch @(*) $display(1);
endmodule
