

================================================================
== Vitis HLS Report for 'mergeKopad_32_64_256_32_64_s'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.268 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_1  |        ?|        ?|        33|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMergeKopadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %mergeKopadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKopadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %kopad2Strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %msgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMsgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMergeKopadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mergeKopadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKopadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kopad2Strm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMsgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln213 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213]   --->   Operation 19 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 20 [1/1] ( I:3.63ns O:3.63ns )   --->   "%eMsgHashStrm_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %eMsgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213]   --->   Operation 20 'read' 'eMsgHashStrm_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %eMsgHashStrm_read, void %VITIS_LOOP_220_2, void %while.end" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213]   --->   Operation 21 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln214 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMergeKopadLenStrm, i1 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:214]   --->   Operation 22 'write' 'write_ln214' <Predicate = (!eMsgHashStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 23 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln215 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %mergeKopadLenStrm, i64 96" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:215]   --->   Operation 23 'write' 'write_ln215' <Predicate = (!eMsgHashStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 24 [1/1] ( I:3.63ns O:3.63ns )   --->   "%kopad = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %kopad2Strm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:217]   --->   Operation 24 'read' 'kopad' <Predicate = (!eMsgHashStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_2 : Operation 25 [1/1] ( I:3.63ns O:3.63ns )   --->   "%msgHash = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %msgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 25 'read' 'msgHash' <Predicate = (!eMsgHashStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 26 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %eMergeKopadLenStrm, i1 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:232]   --->   Operation 26 'write' 'write_ln232' <Predicate = (eMsgHashStrm_read)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:233]   --->   Operation 27 'ret' 'ret_ln233' <Predicate = (eMsgHashStrm_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%fence_ln220 = fence void @_ssdm_op_Fence, i1 %eMsgHashStrm, i1 %eMergeKopadLenStrm, i64 %mergeKopadLenStrm, i512 %kopad2Strm, i256 %msgHashStrm, i32 4294967295, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:220]   --->   Operation 28 'fence' 'fence_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.58ns)   --->   "%call_ln217 = call void @mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_220_2, i512 %kopad, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:217]   --->   Operation 29 'call' 'call_ln217' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 30 [1/2] (4.95ns)   --->   "%call_ln217 = call void @mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_220_2, i512 %kopad, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:217]   --->   Operation 30 'call' 'call_ln217' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%fence_ln226 = fence void @_ssdm_op_Fence, i1 %eMsgHashStrm, i1 %eMergeKopadLenStrm, i64 %mergeKopadLenStrm, i512 %kopad2Strm, i256 %msgHashStrm, i32 %mergeKopadStrm, i32 4294967295, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:226]   --->   Operation 31 'fence' 'fence_ln226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (1.58ns)   --->   "%call_ln218 = call void @mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_226_3, i256 %msgHash, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 32 'call' 'call_ln218' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213]   --->   Operation 33 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (4.91ns)   --->   "%call_ln218 = call void @mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_226_3, i256 %msgHash, i32 %mergeKopadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218]   --->   Operation 34 'call' 'call_ln218' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln213 = br void %while.cond" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213]   --->   Operation 35 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 7.268ns
The critical path consists of the following:
	fifo read operation ('eMsgHashStrm_read', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213) on port 'eMsgHashStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:213) [21]  (3.634 ns)
	fifo write operation ('write_ln232', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:232) on port 'eMergeKopadLenStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:232) [35]  (3.634 ns)

 <State 3>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln217', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:217) to 'mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_220_2' [30]  (1.588 ns)

 <State 4>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln217', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:217) to 'mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_220_2' [30]  (4.956 ns)

 <State 5>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln218', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218) to 'mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_226_3' [32]  (1.588 ns)

 <State 6>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln218', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:218) to 'mergeKopad<32, 64, 256, 32, 64>_Pipeline_VITIS_LOOP_226_3' [32]  (4.911 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
