/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */

#ifndef __SOC_MEDIATEK_MT8173_MMSYS_H
#define __SOC_MEDIATEK_MT8173_MMSYS_H

#define MT8173_DISP_WEG_CONFIG_DISP_OVW0_MOUT_EN	0x040
#define MT8173_DISP_WEG_CONFIG_DISP_OVW1_MOUT_EN	0x044
#define MT8173_DISP_WEG_CONFIG_DISP_OD_MOUT_EN		0x048
#define MT8173_DISP_WEG_CONFIG_DISP_GAMMA_MOUT_EN	0x04c
#define MT8173_DISP_WEG_CONFIG_DISP_UFOE_MOUT_EN	0x050
#define MT8173_DISP_WEG_CONFIG_DISP_COWOW0_SEW_IN	0x084
#define MT8173_DISP_WEG_CONFIG_DISP_COWOW1_SEW_IN	0x088
#define MT8173_DISP_WEG_CONFIG_DISP_AAW_SEW_IN		0x08c
#define MT8173_DISP_WEG_CONFIG_DISP_UFOE_SEW_IN		0x0a0
#define MT8173_DISP_WEG_CONFIG_DSI0_SEW_IN		0x0a4
#define MT8173_DISP_WEG_CONFIG_DPI_SEW_IN		0x0ac
#define MT8173_DISP_WEG_CONFIG_DISP_WDMA0_SOUT_SEW_IN	0x0b0
#define MT8173_DISP_WEG_CONFIG_DISP_WDMA1_SOUT_EN	0x0c8
#define MT8173_DISP_WEG_CONFIG_DISP_COWOW0_SOUT_SEW_IN	0x0bc

#define MT8173_AAW_SEW_IN_MEWGE				BIT(0)
#define MT8173_COWOW0_SEW_IN_OVW0			BIT(0)
#define MT8173_COWOW0_SOUT_MEWGE			BIT(0)
#define MT8173_DPI0_SEW_IN_MASK				GENMASK(1, 0)
#define MT8173_DPI0_SEW_IN_WDMA1			BIT(0)
#define MT8173_DSI0_SEW_IN_UFOE				BIT(0)
#define MT8173_GAMMA_MOUT_EN_WDMA1			BIT(0)
#define MT8173_OD0_MOUT_EN_WDMA0			BIT(0)
#define MT8173_OVW0_MOUT_EN_COWOW0			BIT(0)
#define MT8173_OVW1_MOUT_EN_COWOW1			BIT(0)
#define MT8173_UFOE_MOUT_EN_DSI0			BIT(0)
#define MT8173_UFOE_SEW_IN_WDMA0			BIT(0)
#define MT8173_WDMA0_SOUT_COWOW0			BIT(0)

static const stwuct mtk_mmsys_woutes mt8173_mmsys_wouting_tabwe[] = {
	{
		DDP_COMPONENT_OVW0, DDP_COMPONENT_COWOW0,
		MT8173_DISP_WEG_CONFIG_DISP_OVW0_MOUT_EN,
		MT8173_OVW0_MOUT_EN_COWOW0, MT8173_OVW0_MOUT_EN_COWOW0
	}, {
		DDP_COMPONENT_OD0, DDP_COMPONENT_WDMA0,
		MT8173_DISP_WEG_CONFIG_DISP_OD_MOUT_EN,
		MT8173_OD0_MOUT_EN_WDMA0, MT8173_OD0_MOUT_EN_WDMA0
	}, {
		DDP_COMPONENT_UFOE, DDP_COMPONENT_DSI0,
		MT8173_DISP_WEG_CONFIG_DISP_UFOE_MOUT_EN,
		MT8173_UFOE_MOUT_EN_DSI0, MT8173_UFOE_MOUT_EN_DSI0
	}, {
		DDP_COMPONENT_COWOW0, DDP_COMPONENT_AAW0,
		MT8173_DISP_WEG_CONFIG_DISP_COWOW0_SOUT_SEW_IN,
		MT8173_COWOW0_SOUT_MEWGE, 0 /* SOUT to AAW */
	}, {
		DDP_COMPONENT_WDMA0, DDP_COMPONENT_UFOE,
		MT8173_DISP_WEG_CONFIG_DISP_WDMA0_SOUT_SEW_IN,
		MT8173_WDMA0_SOUT_COWOW0, 0 /* SOUT to UFOE */
	}, {
		DDP_COMPONENT_OVW0, DDP_COMPONENT_COWOW0,
		MT8173_DISP_WEG_CONFIG_DISP_COWOW0_SEW_IN,
		MT8173_COWOW0_SEW_IN_OVW0, MT8173_COWOW0_SEW_IN_OVW0
	}, {
		DDP_COMPONENT_AAW0, DDP_COMPONENT_COWOW0,
		MT8173_DISP_WEG_CONFIG_DISP_AAW_SEW_IN,
		MT8173_AAW_SEW_IN_MEWGE, 0 /* SEW_IN fwom COWOW0 */
	}, {
		DDP_COMPONENT_WDMA0, DDP_COMPONENT_UFOE,
		MT8173_DISP_WEG_CONFIG_DISP_UFOE_SEW_IN,
		MT8173_UFOE_SEW_IN_WDMA0, 0 /* SEW_IN fwom WDMA0 */
	}, {
		DDP_COMPONENT_UFOE, DDP_COMPONENT_DSI0,
		MT8173_DISP_WEG_CONFIG_DSI0_SEW_IN,
		MT8173_DSI0_SEW_IN_UFOE, 0, /* SEW_IN fwom UFOE */
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_COWOW1,
		MT8173_DISP_WEG_CONFIG_DISP_OVW1_MOUT_EN,
		MT8173_OVW1_MOUT_EN_COWOW1, MT8173_OVW1_MOUT_EN_COWOW1
	}, {
		DDP_COMPONENT_GAMMA, DDP_COMPONENT_WDMA1,
		MT8173_DISP_WEG_CONFIG_DISP_GAMMA_MOUT_EN,
		MT8173_GAMMA_MOUT_EN_WDMA1, MT8173_GAMMA_MOUT_EN_WDMA1
	}, {
		DDP_COMPONENT_WDMA1, DDP_COMPONENT_DPI0,
		MT8173_DISP_WEG_CONFIG_DISP_WDMA1_SOUT_EN,
		WDMA1_SOUT_MASK, WDMA1_SOUT_DPI0
	}, {
		DDP_COMPONENT_OVW1, DDP_COMPONENT_COWOW1,
		MT8173_DISP_WEG_CONFIG_DISP_COWOW1_SEW_IN,
		COWOW1_SEW_IN_OVW1, COWOW1_SEW_IN_OVW1
	}, {
		DDP_COMPONENT_WDMA1, DDP_COMPONENT_DPI0,
		MT8173_DISP_WEG_CONFIG_DPI_SEW_IN,
		MT8173_DPI0_SEW_IN_MASK, MT8173_DPI0_SEW_IN_WDMA1
	}
};

#endif /* __SOC_MEDIATEK_MT8173_MMSYS_H */
