<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>
defines: 
time_elapsed: 0.476s
ram usage: 29408 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpm7wf_kal/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: No timescale set for &#34;overlap&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>: No timescale set for &#34;my_dff&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>: Compile module &#34;work@my_dff&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: Compile module &#34;work@overlap&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:7</a>: Colliding compilation unit name: &#34;overlap&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: previous usage.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>: Implicit port type (wire) for &#34;q&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: Implicit port type (wire) for &#34;high12&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: Top level module &#34;work@overlap&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>: Top level module &#34;work@my_dff&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:7</a>: Multiply defined module &#34;work@overlap&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:20</a>: Cannot find a module definition for &#34;work@my_dff::lib1_dff&#34;.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 6
[   NOTE] : 9
+ cat /tmpfs/tmp/tmpm7wf_kal/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_overlap
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpm7wf_kal/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpm7wf_kal/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@overlap)
 |vpiName:work@overlap
 |uhdmallPackages:
 \_package: builtin, parent:work@overlap
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@my_dff, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:12, parent:work@overlap
   |vpiDefName:work@my_dff
   |vpiFullName:work@my_dff
   |vpiPort:
   \_port: (rst), line:12
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:12
         |vpiName:rst
         |vpiFullName:work@my_dff.rst
   |vpiPort:
   \_port: (clk), line:12
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:12
         |vpiName:clk
         |vpiFullName:work@my_dff.clk
   |vpiPort:
   \_port: (d), line:12
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:12
         |vpiName:d
         |vpiFullName:work@my_dff.d
   |vpiPort:
   \_port: (q), line:12
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:12
         |vpiName:q
         |vpiFullName:work@my_dff.q
   |vpiPort:
   \_port: (q_bar), line:12
     |vpiName:q_bar
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q_bar), line:12
         |vpiName:q_bar
         |vpiFullName:work@my_dff.q_bar
   |vpiNet:
   \_logic_net: (rst), line:12
   |vpiNet:
   \_logic_net: (clk), line:12
   |vpiNet:
   \_logic_net: (d), line:12
   |vpiNet:
   \_logic_net: (q), line:12
   |vpiNet:
   \_logic_net: (q_bar), line:12
 |uhdmallModules:
 \_module: work@overlap, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:3, parent:work@overlap
   |vpiDefName:work@overlap
   |vpiFullName:work@overlap
   |vpiPort:
   \_port: (bus16), line:3
     |vpiName:bus16
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus16), line:3
         |vpiName:bus16
         |vpiFullName:work@overlap.bus16
         |vpiNetType:1
   |vpiPort:
   \_port: (low12), line:3
     |vpiName:low12
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (low12), line:3
         |vpiName:low12
         |vpiFullName:work@overlap.low12
         |vpiNetType:1
   |vpiPort:
   \_port: (high12), line:3
     |vpiName:high12
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (high12), line:3
         |vpiName:high12
         |vpiFullName:work@overlap.high12
   |vpiNet:
   \_logic_net: (bus16), line:3
   |vpiNet:
   \_logic_net: (low12), line:3
   |vpiNet:
   \_logic_net: (high12), line:3
 |uhdmtopModules:
 \_module: work@overlap (work@overlap), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:3
   |vpiDefName:work@overlap
   |vpiName:work@overlap
   |vpiPort:
   \_port: (bus16), line:3, parent:work@overlap
     |vpiName:bus16
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus16), line:3, parent:work@overlap
         |vpiName:bus16
         |vpiFullName:work@overlap.bus16
         |vpiNetType:1
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (low12), line:3, parent:work@overlap
     |vpiName:low12
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (low12), line:3, parent:work@overlap
         |vpiName:low12
         |vpiFullName:work@overlap.low12
         |vpiNetType:1
         |vpiRange:
         \_range: , line:3
           |vpiLeftRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:11
             |vpiSize:32
             |INT:11
           |vpiRightRange:
           \_constant: , line:3
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (high12), line:3, parent:work@overlap
     |vpiName:high12
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (high12), line:3, parent:work@overlap
         |vpiName:high12
         |vpiFullName:work@overlap.high12
   |vpiNet:
   \_logic_net: (bus16), line:3, parent:work@overlap
   |vpiNet:
   \_logic_net: (low12), line:3, parent:work@overlap
   |vpiNet:
   \_logic_net: (high12), line:3, parent:work@overlap
 |uhdmtopModules:
 \_module: work@my_dff (work@my_dff), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:12
   |vpiDefName:work@my_dff
   |vpiName:work@my_dff
   |vpiPort:
   \_port: (rst), line:12, parent:work@my_dff
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:12, parent:work@my_dff
         |vpiName:rst
         |vpiFullName:work@my_dff.rst
   |vpiPort:
   \_port: (clk), line:12, parent:work@my_dff
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:12, parent:work@my_dff
         |vpiName:clk
         |vpiFullName:work@my_dff.clk
   |vpiPort:
   \_port: (d), line:12, parent:work@my_dff
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:12, parent:work@my_dff
         |vpiName:d
         |vpiFullName:work@my_dff.d
   |vpiPort:
   \_port: (q), line:12, parent:work@my_dff
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:12, parent:work@my_dff
         |vpiName:q
         |vpiFullName:work@my_dff.q
   |vpiPort:
   \_port: (q_bar), line:12, parent:work@my_dff
     |vpiName:q_bar
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q_bar), line:12, parent:work@my_dff
         |vpiName:q_bar
         |vpiFullName:work@my_dff.q_bar
   |vpiModule:
   \_module: work@my_dff::lib1_dff (my_dff), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:20, parent:work@my_dff
     |vpiDefName:work@my_dff::lib1_dff
     |vpiName:my_dff
     |vpiFullName:work@my_dff.my_dff
     |vpiInstance:
     \_module: work@my_dff (work@my_dff), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv</a>, line:12
   |vpiNet:
   \_logic_net: (rst), line:12, parent:work@my_dff
   |vpiNet:
   \_logic_net: (clk), line:12, parent:work@my_dff
   |vpiNet:
   \_logic_net: (d), line:12, parent:work@my_dff
   |vpiNet:
   \_logic_net: (q), line:12, parent:work@my_dff
   |vpiNet:
   \_logic_net: (q_bar), line:12, parent:work@my_dff
Object: \work_overlap of type 3000
Object: \work_overlap of type 32
Object: \bus16 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \low12 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \high12 of type 44
Object: \bus16 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \low12 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \high12 of type 36
Object: \work_my_dff of type 32
Object: \rst of type 44
Object: \clk of type 44
Object: \d of type 44
Object: \q of type 44
Object: \q_bar of type 44
Object: \my_dff of type 32
Object: \rst of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \q of type 36
Object: \q_bar of type 36
Object: \work_my_dff of type 32
Object: \rst of type 44
Object: \clk of type 44
Object: \d of type 44
Object: \q of type 44
Object: \q_bar of type 44
Object: \rst of type 36
Object: \clk of type 36
Object: \d of type 36
Object: \q of type 36
Object: \q_bar of type 36
Object: \work_overlap of type 32
Object: \bus16 of type 44
Object: \low12 of type 44
Object: \high12 of type 44
Object: \bus16 of type 36
Object: \low12 of type 36
Object: \high12 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_overlap&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31fd2e0] str=&#39;\work_overlap&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fd520] str=&#39;\bus16&#39; input output port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fd850]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fdd90] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe1c0] str=&#39;\low12&#39; input output port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe2e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe640] bits=&#39;00000000000000000000000000001011&#39;(32) range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe4a0] str=&#39;\high12&#39; input output port=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31fd2e0] str=&#39;\work_overlap&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fd520] str=&#39;\bus16&#39; input output basic_prep port=1 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fd850] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fdd90] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe1c0] str=&#39;\low12&#39; input output basic_prep port=2 range=[11:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe2e0] basic_prep range=[11:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe640] bits=&#39;00000000000000000000000000001011&#39;(32) basic_prep range=[31:0] int=11
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe800] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&gt; [0x31fe4a0] str=&#39;\high12&#39; input output basic_prep port=3 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_my_dff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31feca0] str=&#39;\work_my_dff&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31ff000] str=&#39;\rst&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31fe9c0] str=&#39;\clk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31feae0] str=&#39;\d&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x32133e0] str=&#39;\q&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x3213560] str=&#39;\q_bar&#39; output reg port=8
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:20</a>.0-20.0&gt; [0x3213720] str=&#39;\my_dff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3213a40] str=&#39;\work_my_dff::lib1_dff&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31feca0] str=&#39;\work_my_dff&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31ff000] str=&#39;\rst&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31fe9c0] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x31feae0] str=&#39;\d&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x32133e0] str=&#39;\q&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:12</a>.0-12.0&gt; [0x3213560] str=&#39;\q_bar&#39; output reg basic_prep port=8 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:20</a>.0-20.0&gt; [0x3213720] str=&#39;\my_dff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3213a40] str=&#39;\work_my_dff::lib1_dff&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_my_dff::lib1_dff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3213840] str=&#39;\work_my_dff::lib1_dff&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3213840] str=&#39;\work_my_dff::lib1_dff&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_overlap

2.2. Analyzing design hierarchy..
Top module:  \work_overlap
Removing unused module `\work_my_dff&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_my_dff::lib1_dff&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_overlap&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;bus16&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        &#34;low12&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        &#34;high12&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 30 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;bus16&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;high12&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;low12&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p253.sv:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: ae87b6a348, CPU: user 0.00s system 0.00s, MEM: 13.87 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 5% 2x write_verilog (0 sec), 5% 2x write_json (0 sec), ...

</pre>
</body>