<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
	<title>
		libLCS - A Logic Circuit Simulation Library in C++
	</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head>

<body>
<br>
<center>
<table>
	<tr>
		<td>
			<img src = "logo.jpg">
		</td>
		<td>
			<h1> - A Logic Circuit Simulation Library in C++</h1>
		</td>
	</tr>
</table>
</center>

<br><br>

<div class = "tabs">
<ul>
	<li><a class = "el" href = "index.html"><span>Home</span></a></li>
	<li><a class = "el" href = "news.html"><span>News</span></a></li>
	<li><a class = "el" href = "examples.html"><span>Examples</span></a></li>
	<li><a class = "el" href = "userguide.html"><span>Userguide</span></a></li>
	<li><a class = "el" href = "devguide.html"><span>Developer Guide</span></a></li>
	<li><a class = "el" href = "download.html"><span>Download</span></a></li>
	<li><a class = "el" href = "install.html"><span>Install</span></a></li>
	<li><a class = "el" href = "links.html"><span>Links</span></a></li>
	<li><a class = "el" href = "archives.html"><span>Archives</span></a></li>
</ul>
</div>

<br><br>

<!-- Generated by Doxygen 1.4.7 -->
<h1><a class="anchor" name="delay_example_2">(libLCS Example) Delay Example - 2</a></h1><hr>
<p>
This example illustrates the propogation delay through the off-the-shelf AND gates provided in libLCS. Two AND gates, one with delay more than the clock pulse width, and the other with delay less than the clock pulse width are initialised. The program is as follows.<p>
<div class="fragment"><pre class="fragment"><span class="preprocessor">#include &lt;lcs/and.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/simul.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/tester.h&gt;</span>
<span class="preprocessor">#include &lt;lcs/changeMonitor.h&gt;</span>

<span class="keyword">using namespace </span>lcs;

<span class="keywordtype">int</span> main()
{
    Bus&lt;1&gt; a, b, s1, s2;
    Clock::setPulseWidth(5);

    <span class="comment">// Initialising an AND gate with a propogation delay of </span>
    <span class="comment">// three system time units. This delay is less than the </span>
    <span class="comment">// pulse width of the clock signal.</span>
    And&lt;2, 3&gt; andGate1(s1, (a,b));

    <span class="comment">// Initialising an AND gate with a propogation delay of </span>
    <span class="comment">// seven system time units. This delay is more than the </span>
    <span class="comment">// pulse width of the clock signal.</span>
    And&lt;2, 7&gt; andGate2(s2, (a,b));

    <span class="comment">// Initialising change monitors to monitor the output of</span>
    <span class="comment">// the two AND gates.</span>
    ChangeMonitor&lt;&gt; output1(s1, <span class="stringliteral">"Output1"</span>, DUMP_ON);
    ChangeMonitor&lt;&gt; output2(s2, <span class="stringliteral">"Output2"</span>, DUMP_ON);

    <span class="comment">// Initialising a tester object to feed input to the above</span>
    <span class="comment">// AND gates at every change in clock state.</span>
    Tester&lt;2&gt; tester((a,b));

    Simulation::setStopTime(1000);
    Simulation::start();

    <span class="keywordflow">return</span> 0;
}
</pre></div><p>
The output when the above program is compiled and run is as follows.<p>
<div class="fragment"><pre class="fragment">At time: 3,     Output 1: 0
At time: 7,     Output 2: 0
At time: 23,    Output 1: 1
At time: 27,    Output 2: 1
</pre></div><p>
Below is the screenshot of the gtkwave plot of the generated VCD file.<p>
<div align="center">
<img src="screenshots/delay_example_2.jpg" alt="delay_example_2.jpg">
</div>
 <hr>
<center>
	Copyright &copy 2006, 2007 Siva Chandra <br>
	<img src = "logo_small.jpg">
</center>
</body>
</html>

