{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T02:03:48Z","timestamp":1571105028055},"publisher-location":"New York, New York, USA","reference-count":26,"publisher":"ACM Press","isbn-type":[{"value":"9781450352864","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,10,4]],"date-time":"2017-10-04T00:00:00Z","timestamp":1507075200000},"delay-in-days":276,"content-version":"vor"}],"funder":[{"name":"European Union","award":["688860"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3139258.3139270","type":"proceedings-article","created":{"date-parts":[[2017,11,8]],"date-time":"2017-11-08T13:20:39Z","timestamp":1510147239000},"source":"Crossref","is-referenced-by-count":3,"title":["SiGAMMA"],"prefix":"10.1145","author":[{"given":"Nicola","family":"Capodieci","sequence":"first","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]},{"given":"Roberto","family":"Cavicchioli","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]},{"given":"Paolo","family":"Valente","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Modena, Italy"}]}],"member":"320","reference":[{"key":"key-10.1145\/3139258.3139270-1","unstructured":"2014. NVIDIA TK1 Development kit. http:\/\/www.nvidia.com\/object\/jetson-tk1--embedded-dev-kit.html. (2014)."},{"key":"key-10.1145\/3139258.3139270-2","unstructured":"2015. NVIDIA TX1 Development kit. http:\/\/www.nvidia.com\/object\/jetson-tx1--dev-kit.html. (2015)."},{"key":"key-10.1145\/3139258.3139270-3","unstructured":"Stanley Bak, Gang Yao, Rodolfo Pellizzoni, and Marco Caccamo. 2012. Memory-aware scheduling of multicore task sets for real-time systems. In2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.IEEE, 300--309.","DOI":"10.1109\/RTCSA.2012.48","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-4","unstructured":"Can Basaran and Kyoung-DonKang. 2012. Supporting preemptive task executions and memory copies in gpgpus. In2012 24th Euromicro Conference on Real-Time Systems.IEEE, 287--296."},{"key":"key-10.1145\/3139258.3139270-5","unstructured":"Michael Bauer, Henry Cook, and Brucek Khailany. 2011. CudaDMA: optimizing GPU memory bandwidth via warp specialization. InProceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis.ACM, 12.","DOI":"10.1145\/2063384.2063400","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-6","unstructured":"Jens Breitbart. 2010. Static GPU threads and an improved scan algorithm. InEuropean Conference on Parallel Processing.Springer, 373--380."},{"key":"key-10.1145\/3139258.3139270-7","unstructured":"Nicola Capodieci and Paolo Burgio. 2015. Efficient implementation of Genetic Algorithms on GP-GPU with scheduled persistent CUDA threads. InParallel Architectures, Algorithms and Programming (PAAP), 2015 Seventh International Symposium on.IEEE, 6--12.","DOI":"10.1109\/PAAP.2015.13","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-8","unstructured":"Roberto Cavicchioli, Nicola Capodieci, and Marko Bertogna. 2017. Memory Interference Characterization between CPU cores and integrated GPUs in Mixed-Criticality Platforms. In22nd IEEE International Conference on Emerging Technologies And Factory Automation (ETFA 2017).IEEE, to appear.","DOI":"10.1109\/ETFA.2017.8247615","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-9","unstructured":"G. Durrieu, M. Faug&#195;&#314;re, S. Girbal, D. Gracia P&#195;l'rez, C. Pagetti, and W. Puffitsch. 2014. Predictable Flight Management System implementation on a Multicore processor. InEmbedded Real Time Software (ERTS'14).TOULOUSE, France."},{"key":"key-10.1145\/3139258.3139270-10","unstructured":"Glenn A Elliott, Bryan C Ward, and James H Anderson. 2013. GPUSync: A framework for real-time GPU management. InReal-Time Systems Symposium (RTSS), 2013 IEEE 34th.IEEE, 33--44."},{"key":"key-10.1145\/3139258.3139270-11","unstructured":"Bj&#246;rn Forsberg, Andrea Marongiu, and Luca Benini. 2017. GPUguard: Towards supporting a predictable execution model for heterogeneous SoC. In2017 Design, Automation &#38; Test in Europe Conference &#38; Exhibition (DATE).IEEE, 318--321."},{"key":"key-10.1145\/3139258.3139270-12","unstructured":"Kshitij Gupta, Jeff A Stuart, and John D Owens. 2012. A study of persistent threads style GPU programming for GPGPU workloads. InInnovative Parallel Computing (InPar), 2012. IEEE, 1--14."},{"key":"key-10.1145\/3139258.3139270-13","unstructured":"Arne Hamann, Dakshina Dasari, Simon Kramer, Michael Pressler, FalkWurst, and Dirk Ziegenbein. 2017. WATERS Industrial Challenge 2017. http:\/\/ecrts.eit.uni-kl.de\/forum\/download\/file.php?id=60&sid=fdaf5540bb967f3f923d96bc74ea2f7a. (2017)."},{"key":"key-10.1145\/3139258.3139270-14","unstructured":"Shinpei Kato, Karthik Lakshmanan, Aman Kumar, Mihir Kelkar, Yutaka Ishikawa, and Ragunathan Rajkumar. 2011. RGEM: A responsive GPGPU execution model for runtime engines. InReal-Time Systems Symposium (RTSS), 2011 IEEE 32nd.IEEE, 57--66.","DOI":"10.1109\/RTSS.2011.13","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-15","unstructured":"Shinpei Kato, Karthik Lakshmanan, Raj Rajkumar, and Yutaka Ishikawa. 2011. TimeGraph: GPU scheduling for real-time multi-tasking environments."},{"key":"key-10.1145\/3139258.3139270-16","unstructured":"Jose M Nadal-Serrano and Marisa Lopez-Vallejo. 2016. A Performance Study of CUDA UVM versus Manual Optimizations in a Real-World Setup: Application to a Monte Carlo Wave-Particle Event-Based Interaction Model.IEEE Transactions on Parallel and Distributed Systems27, 6 (2016), 1579--1588.","DOI":"10.1109\/TPDS.2015.2463813","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-17","unstructured":"Rodolfo Pellizzoni, Emiliano Betti, Stanley Bak, Gang Yao, John Criswell, Marco Caccamo, and Russell Kegley. 2011. A predictable execution model for COTS-based embedded systems. In2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.IEEE, 269--279."},{"key":"key-10.1145\/3139258.3139270-18","unstructured":"Nikola Rajovic, Alejandro Rico, James Vipond, Isaac Gelado, Nikola Puzovic, and Alex Ramirez. 2013. Experiences with mobile processors for energy efficient HPC. InProceedings of the Conference on Design, Automation and Test in Europe.EDA Consortium, 464--468.","DOI":"10.7873\/DATE.2013.103","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-19","unstructured":"Amit Rao, Ashish Srivastava, KINI Yogesh, Alban Douillet, Geoffrey Gerfin, Mayank Kaushik, Nikita Shulga, Vyas Venkataraman, David Fontaine, Mark Hairgrove, et al. 2015. Unified memory systems and methods. (Jan. 20 2015). US Patent App. 14\/601,223."},{"key":"key-10.1145\/3139258.3139270-20","unstructured":"Stephan Schnitzer, Simon Gansel, Frank D&#x1EF3;rr, and Kurt Rothermel. 2016. Realtime scheduling for 3D GPU rendering. InIndustrial Embedded Systems (SIES), 2016 11th IEEE Symposium on.IEEE, 1--10."},{"key":"key-10.1145\/3139258.3139270-21","unstructured":"Valentine Sinitsyn. 2015. Jailhouse.Linux Journal2015, 252 (2015), 2."},{"key":"key-10.1145\/3139258.3139270-22","unstructured":"V. M. Weaver, D. Terpstra, and S. Moore. 2013. Non-determinism and overcount on modern hardware performance counter implementations. In2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).215--224.","DOI":"10.1109\/ISPASS.2013.6557172","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-23","unstructured":"Shucai Xiao and Wu-chun Feng. 2010. Inter-block GPU communication via fast barrier synchronization. InParallel &#38; Distributed Processing (IPDPS), 2010 IEEE International Symposium on.IEEE, 1--12.","DOI":"10.1109\/IPDPS.2010.5470477","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3139258.3139270-24","unstructured":"Heechul Yun, Santosh Gondi, and Siddhartha Biswas. 2015. Protecting memory-performance critical sections in soft real-time applications.arXiv preprint arXiv:1502.02287(2015)."},{"key":"key-10.1145\/3139258.3139270-25","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. InReal-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th. IEEE, 55--64."},{"key":"key-10.1145\/3139258.3139270-26","unstructured":"Jianlong Zhong and Bingsheng He. 2014. Kernelet: High-throughput gpu kernel executions with dynamic slicing and scheduling.IEEE Transactions on Parallel and Distributed Systems25, 6 (2014), 1522--1532.","DOI":"10.1109\/TPDS.2013.257","doi-asserted-by":"crossref"}],"event":{"name":"the 25th International Conference","location":"Grenoble, France","acronym":"RTNS '17","number":"25","start":{"date-parts":[[2017,10,4]]},"end":{"date-parts":[[2017,10,6]]}},"container-title":["Proceedings of the 25th International Conference on Real-Time Networks and Systems - RTNS '17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3139270&ftid=1921032&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T20:41:02Z","timestamp":1570308062000},"score":1.0,"subtitle":["server based integrated GPU arbitration mechanism for memory accesses"],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450352864"],"references-count":26,"URL":"http:\/\/dx.doi.org\/10.1145\/3139258.3139270","relation":{"cites":[]}}}