<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Pio Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structPio-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Pio Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> hardware registers.  
 <a href="structPio.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pio_8h_source.html">pio.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aa2303c26dd07726330d3e4c558a108b2"><td class="memItemLeft" align="right" valign="top"><a id="aa2303c26dd07726330d3e4c558a108b2" name="aa2303c26dd07726330d3e4c558a108b2"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PER</b></td></tr>
<tr class="memdesc:aa2303c26dd07726330d3e4c558a108b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0000) PIO Enable Register <br /></td></tr>
<tr class="separator:aa2303c26dd07726330d3e4c558a108b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8414f679e47037c74c912052c6fc13"><td class="memItemLeft" align="right" valign="top"><a id="a8c8414f679e47037c74c912052c6fc13" name="a8c8414f679e47037c74c912052c6fc13"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PDR</b></td></tr>
<tr class="memdesc:a8c8414f679e47037c74c912052c6fc13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0004) PIO Disable Register <br /></td></tr>
<tr class="separator:a8c8414f679e47037c74c912052c6fc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memItemLeft" align="right" valign="top"><a id="ae8d86ba536dc428e4b1cb59f6631312a" name="ae8d86ba536dc428e4b1cb59f6631312a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PSR</b></td></tr>
<tr class="memdesc:ae8d86ba536dc428e4b1cb59f6631312a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0008) PIO Status Register <br /></td></tr>
<tr class="separator:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855fc06db30ee4fe63e12b935f69eaef"><td class="memItemLeft" align="right" valign="top"><a id="a855fc06db30ee4fe63e12b935f69eaef" name="a855fc06db30ee4fe63e12b935f69eaef"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr class="separator:a855fc06db30ee4fe63e12b935f69eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0e91f44f710828b9785d92e77aa3ad"><td class="memItemLeft" align="right" valign="top"><a id="aac0e91f44f710828b9785d92e77aa3ad" name="aac0e91f44f710828b9785d92e77aa3ad"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_OER</b></td></tr>
<tr class="memdesc:aac0e91f44f710828b9785d92e77aa3ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0010) Output Enable Register <br /></td></tr>
<tr class="separator:aac0e91f44f710828b9785d92e77aa3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memItemLeft" align="right" valign="top"><a id="a94fafd0bebe0d32d9ea331a5b6981751" name="a94fafd0bebe0d32d9ea331a5b6981751"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ODR</b></td></tr>
<tr class="memdesc:a94fafd0bebe0d32d9ea331a5b6981751"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0014) Output Disable Register <br /></td></tr>
<tr class="separator:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e9e59f346fb833faed3008facbbc38"><td class="memItemLeft" align="right" valign="top"><a id="ac2e9e59f346fb833faed3008facbbc38" name="ac2e9e59f346fb833faed3008facbbc38"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_OSR</b></td></tr>
<tr class="memdesc:ac2e9e59f346fb833faed3008facbbc38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0018) Output Status Register <br /></td></tr>
<tr class="separator:ac2e9e59f346fb833faed3008facbbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memItemLeft" align="right" valign="top"><a id="a003ca0d36bf30bf1543d6617eddcda6e" name="a003ca0d36bf30bf1543d6617eddcda6e"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr class="separator:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18dbc543470509842d754948f4bf3e9"><td class="memItemLeft" align="right" valign="top"><a id="ad18dbc543470509842d754948f4bf3e9" name="ad18dbc543470509842d754948f4bf3e9"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IFER</b></td></tr>
<tr class="memdesc:ad18dbc543470509842d754948f4bf3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register <br /></td></tr>
<tr class="separator:ad18dbc543470509842d754948f4bf3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memItemLeft" align="right" valign="top"><a id="a46cd25b513fb60a1205a0cc52477ec7a" name="a46cd25b513fb60a1205a0cc52477ec7a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IFDR</b></td></tr>
<tr class="memdesc:a46cd25b513fb60a1205a0cc52477ec7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register <br /></td></tr>
<tr class="separator:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79709d9e4f15eea18a20e4726f80d00"><td class="memItemLeft" align="right" valign="top"><a id="ab79709d9e4f15eea18a20e4726f80d00" name="ab79709d9e4f15eea18a20e4726f80d00"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IFSR</b></td></tr>
<tr class="memdesc:ab79709d9e4f15eea18a20e4726f80d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register <br /></td></tr>
<tr class="separator:ab79709d9e4f15eea18a20e4726f80d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memItemLeft" align="right" valign="top"><a id="a8a2e3d4473d7a4c9771ad1a88caf3bcb" name="a8a2e3d4473d7a4c9771ad1a88caf3bcb"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [1]</td></tr>
<tr class="separator:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c1c306d049c5c8788f861d3213d7d"><td class="memItemLeft" align="right" valign="top"><a id="aff7c1c306d049c5c8788f861d3213d7d" name="aff7c1c306d049c5c8788f861d3213d7d"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_SODR</b></td></tr>
<tr class="memdesc:aff7c1c306d049c5c8788f861d3213d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0030) Set Output Data Register <br /></td></tr>
<tr class="separator:aff7c1c306d049c5c8788f861d3213d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7695904ac144e94f30f91e628a3c0988"><td class="memItemLeft" align="right" valign="top"><a id="a7695904ac144e94f30f91e628a3c0988" name="a7695904ac144e94f30f91e628a3c0988"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_CODR</b></td></tr>
<tr class="memdesc:a7695904ac144e94f30f91e628a3c0988"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0034) Clear Output Data Register <br /></td></tr>
<tr class="separator:a7695904ac144e94f30f91e628a3c0988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memItemLeft" align="right" valign="top"><a id="a7d65b86ae7fd35f6764b5fff660ee6e2" name="a7d65b86ae7fd35f6764b5fff660ee6e2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ODSR</b></td></tr>
<tr class="memdesc:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0038) Output Data Status Register <br /></td></tr>
<tr class="separator:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cc522d805124900f831a37fdaf55dd"><td class="memItemLeft" align="right" valign="top"><a id="a33cc522d805124900f831a37fdaf55dd" name="a33cc522d805124900f831a37fdaf55dd"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PDSR</b></td></tr>
<tr class="memdesc:a33cc522d805124900f831a37fdaf55dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x003C) Pin Data Status Register <br /></td></tr>
<tr class="separator:a33cc522d805124900f831a37fdaf55dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75182efeb29a07760fc35e05b368a5c3"><td class="memItemLeft" align="right" valign="top"><a id="a75182efeb29a07760fc35e05b368a5c3" name="a75182efeb29a07760fc35e05b368a5c3"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IER</b></td></tr>
<tr class="memdesc:a75182efeb29a07760fc35e05b368a5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0040) Interrupt Enable Register <br /></td></tr>
<tr class="separator:a75182efeb29a07760fc35e05b368a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd99aae301a7c82e9872d86793da33bf"><td class="memItemLeft" align="right" valign="top"><a id="afd99aae301a7c82e9872d86793da33bf" name="afd99aae301a7c82e9872d86793da33bf"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IDR</b></td></tr>
<tr class="memdesc:afd99aae301a7c82e9872d86793da33bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0044) Interrupt Disable Register <br /></td></tr>
<tr class="separator:afd99aae301a7c82e9872d86793da33bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac495695f6b675294ace7c6e21af5a536"><td class="memItemLeft" align="right" valign="top"><a id="ac495695f6b675294ace7c6e21af5a536" name="ac495695f6b675294ace7c6e21af5a536"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IMR</b></td></tr>
<tr class="memdesc:ac495695f6b675294ace7c6e21af5a536"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0048) Interrupt Mask Register <br /></td></tr>
<tr class="separator:ac495695f6b675294ace7c6e21af5a536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memItemLeft" align="right" valign="top"><a id="a1dc58248c7519e1b4ccaae2435b4ded9" name="a1dc58248c7519e1b4ccaae2435b4ded9"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ISR</b></td></tr>
<tr class="memdesc:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x004C) Interrupt Status Register <br /></td></tr>
<tr class="separator:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68e661b1455cfab2616320cd9d3ccd2"><td class="memItemLeft" align="right" valign="top"><a id="af68e661b1455cfab2616320cd9d3ccd2" name="af68e661b1455cfab2616320cd9d3ccd2"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_MDER</b></td></tr>
<tr class="memdesc:af68e661b1455cfab2616320cd9d3ccd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0050) Multi-driver Enable Register <br /></td></tr>
<tr class="separator:af68e661b1455cfab2616320cd9d3ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memItemLeft" align="right" valign="top"><a id="a54806000eb1cd17607ba58ef8d1cbcee" name="a54806000eb1cd17607ba58ef8d1cbcee"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_MDDR</b></td></tr>
<tr class="memdesc:a54806000eb1cd17607ba58ef8d1cbcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0054) Multi-driver Disable Register <br /></td></tr>
<tr class="separator:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memItemLeft" align="right" valign="top"><a id="ae712e1aa8c0c1130c8cde6d0791f7c9f" name="ae712e1aa8c0c1130c8cde6d0791f7c9f"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_MDSR</b></td></tr>
<tr class="memdesc:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0058) Multi-driver Status Register <br /></td></tr>
<tr class="separator:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memItemLeft" align="right" valign="top"><a id="a6e937b1c28fa639af2f5423a3a1f077c" name="a6e937b1c28fa639af2f5423a3a1f077c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [1]</td></tr>
<tr class="separator:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memItemLeft" align="right" valign="top"><a id="a4410ebdd04205168f4c15c40c8d0bb68" name="a4410ebdd04205168f4c15c40c8d0bb68"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PUDR</b></td></tr>
<tr class="memdesc:a4410ebdd04205168f4c15c40c8d0bb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0060) Pull-up Disable Register <br /></td></tr>
<tr class="separator:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fedbb32919ba433a9a7a25f889661a"><td class="memItemLeft" align="right" valign="top"><a id="ac0fedbb32919ba433a9a7a25f889661a" name="ac0fedbb32919ba433a9a7a25f889661a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PUER</b></td></tr>
<tr class="memdesc:ac0fedbb32919ba433a9a7a25f889661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0064) Pull-up Enable Register <br /></td></tr>
<tr class="separator:ac0fedbb32919ba433a9a7a25f889661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f5554625c118259ca076b0bf3dc0c4"><td class="memItemLeft" align="right" valign="top"><a id="af4f5554625c118259ca076b0bf3dc0c4" name="af4f5554625c118259ca076b0bf3dc0c4"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_PUSR</b></td></tr>
<tr class="memdesc:af4f5554625c118259ca076b0bf3dc0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0068) Pad Pull-up Status Register <br /></td></tr>
<tr class="separator:af4f5554625c118259ca076b0bf3dc0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af327203163a6fc78b195cc4568d7fe61"><td class="memItemLeft" align="right" valign="top"><a id="af327203163a6fc78b195cc4568d7fe61" name="af327203163a6fc78b195cc4568d7fe61"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [1]</td></tr>
<tr class="separator:af327203163a6fc78b195cc4568d7fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f53a980d37d8e86c5b5cf1c17ebb86"><td class="memItemLeft" align="right" valign="top"><a id="a25f53a980d37d8e86c5b5cf1c17ebb86" name="a25f53a980d37d8e86c5b5cf1c17ebb86"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ABSR</b></td></tr>
<tr class="memdesc:a25f53a980d37d8e86c5b5cf1c17ebb86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0070) Peripheral AB Select Register <br /></td></tr>
<tr class="separator:a25f53a980d37d8e86c5b5cf1c17ebb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158fda1430bcc10d6de39c2972a3f998"><td class="memItemLeft" align="right" valign="top"><a id="a158fda1430bcc10d6de39c2972a3f998" name="a158fda1430bcc10d6de39c2972a3f998"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [3]</td></tr>
<tr class="separator:a158fda1430bcc10d6de39c2972a3f998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4705b452dcd6c94afceebc5cfe1e3dd0"><td class="memItemLeft" align="right" valign="top"><a id="a4705b452dcd6c94afceebc5cfe1e3dd0" name="a4705b452dcd6c94afceebc5cfe1e3dd0"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_SCIFSR</b></td></tr>
<tr class="memdesc:a4705b452dcd6c94afceebc5cfe1e3dd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0080) System Clock Glitch Input Filter Select Register <br /></td></tr>
<tr class="separator:a4705b452dcd6c94afceebc5cfe1e3dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a5c482103d586a82397fdb3517fc18"><td class="memItemLeft" align="right" valign="top"><a id="aa4a5c482103d586a82397fdb3517fc18" name="aa4a5c482103d586a82397fdb3517fc18"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_DIFSR</b></td></tr>
<tr class="memdesc:aa4a5c482103d586a82397fdb3517fc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0084) Debouncing Input Filter Select Register <br /></td></tr>
<tr class="separator:aa4a5c482103d586a82397fdb3517fc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b94b7e8128f6d2ea2f0b350280c107c"><td class="memItemLeft" align="right" valign="top"><a id="a2b94b7e8128f6d2ea2f0b350280c107c" name="a2b94b7e8128f6d2ea2f0b350280c107c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_IFDGSR</b></td></tr>
<tr class="memdesc:a2b94b7e8128f6d2ea2f0b350280c107c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0088) Glitch or Debouncing Input Filter Clock Selection Status Register <br /></td></tr>
<tr class="separator:a2b94b7e8128f6d2ea2f0b350280c107c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473d417864f780fdc1120a790814e9f1"><td class="memItemLeft" align="right" valign="top"><a id="a473d417864f780fdc1120a790814e9f1" name="a473d417864f780fdc1120a790814e9f1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_SCDR</b></td></tr>
<tr class="memdesc:a473d417864f780fdc1120a790814e9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register <br /></td></tr>
<tr class="separator:a473d417864f780fdc1120a790814e9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4074cf9f06d9a97950a77f6540f3eb"><td class="memItemLeft" align="right" valign="top"><a id="a2c4074cf9f06d9a97950a77f6540f3eb" name="a2c4074cf9f06d9a97950a77f6540f3eb"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [4]</td></tr>
<tr class="separator:a2c4074cf9f06d9a97950a77f6540f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f107ed12ab129415adff964505726a8"><td class="memItemLeft" align="right" valign="top"><a id="a3f107ed12ab129415adff964505726a8" name="a3f107ed12ab129415adff964505726a8"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_OWER</b></td></tr>
<tr class="memdesc:a3f107ed12ab129415adff964505726a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A0) Output Write Enable <br /></td></tr>
<tr class="separator:a3f107ed12ab129415adff964505726a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memItemLeft" align="right" valign="top"><a id="a4a6e4d45fdcd6722464de204f857ed5a" name="a4a6e4d45fdcd6722464de204f857ed5a"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_OWDR</b></td></tr>
<tr class="memdesc:a4a6e4d45fdcd6722464de204f857ed5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A4) Output Write Disable <br /></td></tr>
<tr class="separator:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fc12aa7c792d7f537523b02869ae85"><td class="memItemLeft" align="right" valign="top"><a id="ab9fc12aa7c792d7f537523b02869ae85" name="ab9fc12aa7c792d7f537523b02869ae85"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_OWSR</b></td></tr>
<tr class="memdesc:ab9fc12aa7c792d7f537523b02869ae85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A8) Output Write Status Register <br /></td></tr>
<tr class="separator:ab9fc12aa7c792d7f537523b02869ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memItemLeft" align="right" valign="top"><a id="a021a9752ac657475ec9f8fde7ceff2c8" name="a021a9752ac657475ec9f8fde7ceff2c8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [1]</td></tr>
<tr class="separator:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc2d24607b0a995819aa5f294b64348"><td class="memItemLeft" align="right" valign="top"><a id="a5bc2d24607b0a995819aa5f294b64348" name="a5bc2d24607b0a995819aa5f294b64348"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_AIMER</b></td></tr>
<tr class="memdesc:a5bc2d24607b0a995819aa5f294b64348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register <br /></td></tr>
<tr class="separator:a5bc2d24607b0a995819aa5f294b64348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963a13471d082a6256133d3af6b29a8e"><td class="memItemLeft" align="right" valign="top"><a id="a963a13471d082a6256133d3af6b29a8e" name="a963a13471d082a6256133d3af6b29a8e"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_AIMDR</b></td></tr>
<tr class="memdesc:a963a13471d082a6256133d3af6b29a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disables Register <br /></td></tr>
<tr class="separator:a963a13471d082a6256133d3af6b29a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf47ee2ec1b6537a36aec03874861900"><td class="memItemLeft" align="right" valign="top"><a id="adf47ee2ec1b6537a36aec03874861900" name="adf47ee2ec1b6537a36aec03874861900"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_AIMMR</b></td></tr>
<tr class="memdesc:adf47ee2ec1b6537a36aec03874861900"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register <br /></td></tr>
<tr class="separator:adf47ee2ec1b6537a36aec03874861900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf026d38d328658da236e965d058e54c"><td class="memItemLeft" align="right" valign="top"><a id="acf026d38d328658da236e965d058e54c" name="acf026d38d328658da236e965d058e54c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [1]</td></tr>
<tr class="separator:acf026d38d328658da236e965d058e54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memItemLeft" align="right" valign="top"><a id="a320344c6bdfebcd8ebc90e6cad8f8545" name="a320344c6bdfebcd8ebc90e6cad8f8545"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ESR</b></td></tr>
<tr class="memdesc:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C0) Edge Select Register <br /></td></tr>
<tr class="separator:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eafc812324751636939a85bc7f4a64"><td class="memItemLeft" align="right" valign="top"><a id="a58eafc812324751636939a85bc7f4a64" name="a58eafc812324751636939a85bc7f4a64"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_LSR</b></td></tr>
<tr class="memdesc:a58eafc812324751636939a85bc7f4a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C4) Level Select Register <br /></td></tr>
<tr class="separator:a58eafc812324751636939a85bc7f4a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644b8622cf8b765f8b914fc7395f482c"><td class="memItemLeft" align="right" valign="top"><a id="a644b8622cf8b765f8b914fc7395f482c" name="a644b8622cf8b765f8b914fc7395f482c"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_ELSR</b></td></tr>
<tr class="memdesc:a644b8622cf8b765f8b914fc7395f482c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C8) Edge/Level Status Register <br /></td></tr>
<tr class="separator:a644b8622cf8b765f8b914fc7395f482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc63e77e288674285b69e145481270f3"><td class="memItemLeft" align="right" valign="top"><a id="afc63e77e288674285b69e145481270f3" name="afc63e77e288674285b69e145481270f3"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [1]</td></tr>
<tr class="separator:afc63e77e288674285b69e145481270f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memItemLeft" align="right" valign="top"><a id="a98a339e15ad7f6edf3930bc53ed0a535" name="a98a339e15ad7f6edf3930bc53ed0a535"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_FELLSR</b></td></tr>
<tr class="memdesc:a98a339e15ad7f6edf3930bc53ed0a535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D0) Falling Edge/Low Level Select Register <br /></td></tr>
<tr class="separator:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memItemLeft" align="right" valign="top"><a id="a4d8a1738c16eeb5fa471fce6ec82a3e9" name="a4d8a1738c16eeb5fa471fce6ec82a3e9"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_REHLSR</b></td></tr>
<tr class="memdesc:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D4) Rising Edge/ High Level Select Register <br /></td></tr>
<tr class="separator:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c688463dd28753d83764b26327afb7"><td class="memItemLeft" align="right" valign="top"><a id="ad5c688463dd28753d83764b26327afb7" name="ad5c688463dd28753d83764b26327afb7"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_FRLHSR</b></td></tr>
<tr class="memdesc:ad5c688463dd28753d83764b26327afb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register <br /></td></tr>
<tr class="separator:ad5c688463dd28753d83764b26327afb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1af97152f2d14dc3d32aa051869e84"><td class="memItemLeft" align="right" valign="top"><a id="a8c1af97152f2d14dc3d32aa051869e84" name="a8c1af97152f2d14dc3d32aa051869e84"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [1]</td></tr>
<tr class="separator:a8c1af97152f2d14dc3d32aa051869e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51873681838f0fbd4818b4d5a78fd929"><td class="memItemLeft" align="right" valign="top"><a id="a51873681838f0fbd4818b4d5a78fd929" name="a51873681838f0fbd4818b4d5a78fd929"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_LOCKSR</b></td></tr>
<tr class="memdesc:a51873681838f0fbd4818b4d5a78fd929"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E0) Lock Status <br /></td></tr>
<tr class="separator:a51873681838f0fbd4818b4d5a78fd929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memItemLeft" align="right" valign="top"><a id="a256a5f2b3f3e11c444db993ffd26ee44" name="a256a5f2b3f3e11c444db993ffd26ee44"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_WPMR</b></td></tr>
<tr class="memdesc:a256a5f2b3f3e11c444db993ffd26ee44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E4) Write Protect Mode Register <br /></td></tr>
<tr class="separator:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c98decf3283f5f0323f00e1937af185"><td class="memItemLeft" align="right" valign="top"><a id="a7c98decf3283f5f0323f00e1937af185" name="a7c98decf3283f5f0323f00e1937af185"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PIO_WPSR</b></td></tr>
<tr class="memdesc:a7c98decf3283f5f0323f00e1937af185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E8) Write Protect Status Register <br /></td></tr>
<tr class="separator:a7c98decf3283f5f0323f00e1937af185"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structPio.html" title="Pio hardware registers.">Pio</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/cmsis_include/component/<a class="el" href="pio_8h_source.html">pio.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
