#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct 25 22:26:00 2018
# Process ID: 12256
# Current directory: /home/carson/poly/cpe439/hdmi_in
# Command line: vivado project_1.xpr
# Log file: /home/carson/poly/cpe439/hdmi_in/vivado.log
# Journal file: /home/carson/poly/cpe439/hdmi_in/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dvi2rgb_0' generated file not found '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dvi2rgb_0' generated file not found '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dvi2rgb_0' generated file not found '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dvi2rgb_0' generated file not found '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dvi2rgb_0' generated file not found '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0_sim_netlist.vhdl'. Please regenerate to continue.
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [Project 1-386] Moving file '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci' from fileset 'dvi2rgb_0' to fileset 'sources_1'.
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
[Thu Oct 25 22:26:28 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [Project 1-386] Moving file '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci' from fileset 'dvi2rgb_0' to fileset 'sources_1'.
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
[Thu Oct 25 22:29:00 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [Project 1-386] Moving file '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci' from fileset 'dvi2rgb_0' to fileset 'sources_1'.
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
[Thu Oct 25 22:35:18 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
remove_files -fileset dvi2rgb_0 /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci
INFO: [Project 1-386] Moving file '/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/ip/dvi2rgb_0_1/dvi2rgb_0.xci' from fileset 'dvi2rgb_0' to fileset 'sources_1'.
file delete -force /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/ip/dvi2rgb_0
create_bd_design "design_1"
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.4 dvi2rgb_0
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
endgroup
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
set_property location {0.5 -126 -153} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dvi2rgb_0/RefClk]
set_property location {1 -130 -156} [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I -type clk clk_in1
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk_in1]
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property location {3.5 624 -160} [get_bd_cells rgb2vga_0]
set_property location {1 -161 -80} [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I TMDS_Clk_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_p] [get_bd_ports TMDS_Clk_p]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Clk_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I TMDS_Clk_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_n] [get_bd_ports TMDS_Clk_n]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Clk_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 TMDS_Data_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_p] [get_bd_ports TMDS_Data_p]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Data_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 TMDS_Data_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_n] [get_bd_ports TMDS_Data_n]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Data_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
set_property location {1 -130 84} [get_bd_cells clk_wiz_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 DDC
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/DDC] [get_bd_intf_ports DDC]
endgroup
set_property location {3 652 23} [get_bd_cells rgb2vga_0]
connect_bd_intf_net [get_bd_intf_pins dvi2rgb_0/RGB] [get_bd_intf_pins rgb2vga_0/vid_in]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins rgb2vga_0/PixelClk]
set_property location {3 680 -52} [get_bd_cells rgb2vga_0]
startgroup
create_bd_port -dir O -from 4 -to 0 vga_pRed
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pRed] [get_bd_ports vga_pRed]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_pGreen
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_pGreen]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_pBlue
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_pBlue]
endgroup
startgroup
create_bd_port -dir O vga_pHSync
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pHSync] [get_bd_ports vga_pHSync]
endgroup
startgroup
create_bd_port -dir O vga_pVSync
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pVSync] [get_bd_ports vga_pVSync]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name Vdd [get_bd_cells xlconstant_0]
set_property location {1 -148 266} [get_bd_cells Vdd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name Gnd [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins Vdd/dout] [get_bd_pins dvi2rgb_0/aRst]
connect_bd_net [get_bd_pins Vdd/dout] [get_bd_pins dvi2rgb_0/pRst]
set_property location {2 14 173} [get_bd_cells Vdd]
set_property location {0.5 -262 235} [get_bd_cells Gnd]
connect_bd_net [get_bd_pins Gnd/dout] [get_bd_pins clk_wiz_0/reset]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Gnd/dout] [get_bd_pins clk_wiz_0/reset]'
undo
INFO: [Common 17-17] undo 'set_property location {0.5 -262 235} [get_bd_cells Gnd]'
delete_bd_objs [get_bd_cells Gnd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property name Gnd [get_bd_cells xlconstant_0]
set_property location {0.5 -266 214} [get_bd_cells Gnd]
connect_bd_net [get_bd_pins Gnd/dout] [get_bd_pins clk_wiz_0/reset]
startgroup
create_bd_port -dir O -from 0 -to 0 dout
connect_bd_net [get_bd_pins /Gnd/dout] [get_bd_ports dout]
endgroup
set_property name HDMI_OUT_EN [get_bd_ports dout]
startgroup
create_bd_port -dir O -from 0 -to 0 dout
connect_bd_net [get_bd_pins /Vdd/dout] [get_bd_ports dout]
endgroup
set_property name HDMI_HPD [get_bd_ports dout]
save_bd_design
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Vdd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gnd .
Exporting to file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Oct 25 22:48:07 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse /home/carson/poly/cpe439/hdmi_in/constraints.xdc
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Oct 25 22:50:59 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Oct 25 22:54:16 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Oct 25 22:56:04 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 25 22:57:57 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/runme.log
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
startgroup
set_property -dict [list CONFIG.kClkRange {2}] [get_bd_cells dvi2rgb_0]
endgroup
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Vdd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gnd .
Exporting to file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 25 23:05:36 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
[Thu Oct 25 23:05:36 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/runme.log
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKIN1_PERIOD {8.0} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(125000000) and /clk_in1(100000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(125000000) and /clk_in1(100000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk_in1]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Vdd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gnd .
Exporting to file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 25 23:09:28 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
[Thu Oct 25 23:09:28 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654926A
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
endgroup
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Vdd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Gnd .
Exporting to file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/carson/poly/cpe439/hdmi_in/project_1.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
import_files -force -norecurse /home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 25 23:17:06 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/synth_1/runme.log
[Thu Oct 25 23:17:06 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_in/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279654926A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6766.047 ; gain = 449.508 ; free physical = 372 ; free virtual = 4455
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_in/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 6797.062 ; gain = 654.238 ; free physical = 282 ; free virtual = 4368
open_bd_design {/home/carson/poly/cpe439/hdmi_in/project_1.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 13:33:05 2018...
