// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SRT16Divint(
  input         clock,
  input         reset,
  input         io_sign,
  input  [15:0] io_dividend,
  input  [15:0] io_divisor,
  input         io_flush,
  input  [1:0]  io_sew,
  input         io_div_in_valid,
  input         io_div_out_ready,
  output        io_div_out_valid,
  output [15:0] io_div_out_q,
  output [15:0] io_div_out_rem
);

  wire             io_div_ready;
  wire [15:0]      _IterBlock_io_nxt_q_A;
  wire [15:0]      _IterBlock_io_nxt_q_B;
  wire [7:0]       _IterBlock_io_nxt_sel_0_0;
  wire [7:0]       _IterBlock_io_nxt_sel_0_1;
  wire [7:0]       _IterBlock_io_nxt_sel_1_0;
  wire [7:0]       _IterBlock_io_nxt_sel_1_1;
  wire [7:0]       _IterBlock_io_nxt_sel_2_0;
  wire [7:0]       _IterBlock_io_nxt_sel_2_1;
  wire [7:0]       _IterBlock_io_nxt_sel_3_0;
  wire [7:0]       _IterBlock_io_nxt_sel_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;
  wire [21:0]      _IterBlock_io_nxt_iterB_0;
  wire [21:0]      _IterBlock_io_nxt_iterB_1;
  wire [8:0]       _qds_cons_io_m_neg_1;
  wire [8:0]       _qds_cons_io_m_neg_0;
  wire [8:0]       _qds_cons_io_m_pos_1;
  wire [8:0]       _qds_cons_io_m_pos_2;
  reg  [5:0]       stateReg;
  wire             in_handshake = io_div_in_valid & io_div_ready;
  assign io_div_ready = stateReg[0];
  reg              x_sign_reg;
  reg  [15:0]      iter_q_A_reg;
  reg  [15:0]      iter_q_B_reg;
  reg  [7:0]       sel_reg_0_0;
  reg  [7:0]       sel_reg_0_1;
  reg  [7:0]       sel_reg_1_0;
  reg  [7:0]       sel_reg_1_1;
  reg  [7:0]       sel_reg_2_0;
  reg  [7:0]       sel_reg_2_1;
  reg  [7:0]       sel_reg_3_0;
  reg  [7:0]       sel_reg_3_1;
  reg  [8:0]       spec_reg_0_0_0;
  reg  [8:0]       spec_reg_0_0_1;
  reg  [8:0]       spec_reg_0_1_0;
  reg  [8:0]       spec_reg_0_1_1;
  reg  [8:0]       spec_reg_0_2_0;
  reg  [8:0]       spec_reg_0_2_1;
  reg  [8:0]       spec_reg_0_3_0;
  reg  [8:0]       spec_reg_0_3_1;
  reg  [8:0]       spec_reg_1_0_0;
  reg  [8:0]       spec_reg_1_0_1;
  reg  [8:0]       spec_reg_1_1_0;
  reg  [8:0]       spec_reg_1_1_1;
  reg  [8:0]       spec_reg_1_2_0;
  reg  [8:0]       spec_reg_1_2_1;
  reg  [8:0]       spec_reg_1_3_0;
  reg  [8:0]       spec_reg_1_3_1;
  reg  [8:0]       spec_reg_2_0_0;
  reg  [8:0]       spec_reg_2_0_1;
  reg  [8:0]       spec_reg_2_1_0;
  reg  [8:0]       spec_reg_2_1_1;
  reg  [8:0]       spec_reg_2_2_0;
  reg  [8:0]       spec_reg_2_2_1;
  reg  [8:0]       spec_reg_2_3_0;
  reg  [8:0]       spec_reg_2_3_1;
  reg  [8:0]       spec_reg_3_0_0;
  reg  [8:0]       spec_reg_3_0_1;
  reg  [8:0]       spec_reg_3_1_0;
  reg  [8:0]       spec_reg_3_1_1;
  reg  [8:0]       spec_reg_3_2_0;
  reg  [8:0]       spec_reg_3_2_1;
  reg  [8:0]       spec_reg_3_3_0;
  reg  [8:0]       spec_reg_3_3_1;
  reg  [8:0]       spec_reg_4_0_0;
  reg  [8:0]       spec_reg_4_0_1;
  reg  [8:0]       spec_reg_4_1_0;
  reg  [8:0]       spec_reg_4_1_1;
  reg  [8:0]       spec_reg_4_2_0;
  reg  [8:0]       spec_reg_4_2_1;
  reg  [8:0]       spec_reg_4_3_0;
  reg  [8:0]       spec_reg_4_3_1;
  reg  [21:0]      iterB_reg_0;
  reg  [21:0]      iterB_reg_1;
  reg  [15:0]      abs_x_reg;
  reg  [15:0]      abs_d_reg;
  reg  [3:0]       lzc_d_reg;
  reg              zero_d_reg;
  reg              q_sign_reg;
  wire [18:0]      norm_x = {3'h0, iter_q_A_reg} << iterB_reg_0[12:11];
  wire [18:0]      norm_d = {3'h0, iter_q_B_reg} << iterB_reg_0[8:7];
  wire             _early_rem_T = iterB_reg_0[4] | iterB_reg_0[10];
  wire             early_finish = _early_rem_T | iterB_reg_0[9];
  reg              early_finish_q;
  reg  [1:0]       iter_num_reg;
  wire [3:0][21:0] _GEN =
    {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};
  wire [21:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];
  wire [18:0]      _GEN_0 = 19'(19'h0 - norm_d);
  reg  [21:0]      iter_cons_reg_0;
  reg  [21:0]      iter_cons_reg_1;
  reg  [21:0]      iter_cons_reg_3;
  reg  [21:0]      iter_cons_reg_4;
  reg  [10:0]      spec_r2ud_reg_0;
  reg  [10:0]      spec_r2ud_reg_1;
  reg  [10:0]      spec_r2ud_reg_3;
  reg  [10:0]      spec_r2ud_reg_4;
  reg  [8:0]       d_trunc_reg_0;
  reg  [8:0]       d_trunc_reg_1;
  reg  [8:0]       d_trunc_reg_2;
  reg  [8:0]       d_trunc_reg_3;
  reg  [7:0]       sel_cons_reg_0_0;
  reg  [7:0]       sel_cons_reg_0_1;
  reg  [7:0]       sel_cons_reg_0_2;
  reg  [7:0]       sel_cons_reg_0_3;
  reg  [7:0]       sel_cons_reg_1_0;
  reg  [7:0]       sel_cons_reg_1_1;
  reg  [7:0]       sel_cons_reg_1_2;
  reg  [7:0]       sel_cons_reg_1_3;
  reg  [7:0]       sel_cons_reg_2_0;
  reg  [7:0]       sel_cons_reg_2_1;
  reg  [7:0]       sel_cons_reg_2_2;
  reg  [7:0]       sel_cons_reg_2_3;
  reg  [7:0]       sel_cons_reg_3_0;
  reg  [7:0]       sel_cons_reg_3_1;
  reg  [7:0]       sel_cons_reg_3_2;
  reg  [7:0]       sel_cons_reg_3_3;
  reg  [7:0]       sel_cons_reg_4_0;
  reg  [7:0]       sel_cons_reg_4_1;
  reg  [7:0]       sel_cons_reg_4_2;
  reg  [7:0]       sel_cons_reg_4_3;
  reg  [8:0]       spec_cons_reg_0_0;
  reg  [8:0]       spec_cons_reg_0_1;
  reg  [8:0]       spec_cons_reg_0_2;
  reg  [8:0]       spec_cons_reg_0_3;
  reg  [8:0]       spec_cons_reg_1_0;
  reg  [8:0]       spec_cons_reg_1_1;
  reg  [8:0]       spec_cons_reg_1_2;
  reg  [8:0]       spec_cons_reg_1_3;
  reg  [8:0]       spec_cons_reg_2_0;
  reg  [8:0]       spec_cons_reg_2_1;
  reg  [8:0]       spec_cons_reg_2_2;
  reg  [8:0]       spec_cons_reg_2_3;
  reg  [8:0]       spec_cons_reg_3_0;
  reg  [8:0]       spec_cons_reg_3_1;
  reg  [8:0]       spec_cons_reg_3_2;
  reg  [8:0]       spec_cons_reg_3_3;
  reg  [8:0]       spec_cons_reg_4_0;
  reg  [8:0]       spec_cons_reg_4_1;
  reg  [8:0]       spec_cons_reg_4_2;
  reg  [8:0]       spec_cons_reg_4_3;
  wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_3_0 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_3_1 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_3_2 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_3_3 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_4_0 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_4_1 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_4_2 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_4_3 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_2[8:1]);
  reg  [15:0]      q_A_sign_c_reg;
  reg  [15:0]      q_B_sign_c_reg;
  reg  [21:0]      Bypass_final_rem_reg;
  reg  [21:0]      Bypass_final_rem_plus_d_reg;
  wire             adjust =
    (x_sign_reg
       ? (|Bypass_final_rem_reg) & ~(Bypass_final_rem_reg[21])
       : Bypass_final_rem_reg[21]) & ~early_finish_q;
  wire [21:0]      rem_adjust =
    adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;
  wire [21:0]      rem_adjust_ralign =
    $signed($signed(rem_adjust) >>> 5'({1'h0, lzc_d_reg} + 5'h5));
  always @(posedge clock or posedge reset) begin
    if (reset)
      stateReg <= 6'h1;
    else if (io_flush)
      stateReg <= 6'h1;
    else if (stateReg == 6'h1) begin
      if (in_handshake)
        stateReg <= 6'h2;
    end
    else if (stateReg == 6'h2)
      stateReg <= 6'h4;
    else if (stateReg == 6'h4)
      stateReg <= early_finish ? 6'h10 : 6'h8;
    else if (stateReg == 6'h8)
      stateReg <= (|iter_num_reg) ? 6'h8 : 6'h10;
    else if (stateReg == 6'h10)
      stateReg <= 6'h20;
    else if (stateReg == 6'h20 & io_div_out_ready)
      stateReg <= 6'h1;
  end // always @(posedge, posedge)
  wire [21:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 18'h0};
  wire [3:0]       _GEN_2 = {{1'h0}, {1'h0}, {io_dividend[15]}, {io_dividend[7]}};
  wire             x_sign = io_sign & _GEN_2[io_sew];
  wire [3:0]       _GEN_3 = {{1'h0}, {1'h0}, {io_divisor[15]}, {io_divisor[7]}};
  wire             d_sign = io_sign & _GEN_3[io_sew];
  wire [3:0][63:0] _GEN_4 =
    {{{48'h0, io_dividend}},
     {{48'h0, io_dividend}},
     {{{48{io_sign & io_dividend[15]}}, io_dividend}},
     {{{56{io_sign & io_dividend[7]}}, io_dividend[7:0]}}};
  wire [15:0]      neg_x_q =
    16'(16'h0 - (in_handshake ? _GEN_4[io_sew][15:0] : iter_q_A_reg));
  wire [3:0][63:0] _GEN_5 =
    {{{48'h0, io_divisor}},
     {{48'h0, io_divisor}},
     {{{48{io_sign & io_divisor[15]}}, io_divisor}},
     {{{56{io_sign & io_divisor[7]}}, io_divisor[7:0]}}};
  wire [15:0]      neg_d_q =
    16'(16'h0 - (in_handshake ? _GEN_5[io_sew][15:0] : iter_q_B_reg));
  wire [3:0]       _x_enc_T_31 =
    abs_x_reg[15]
      ? 4'h0
      : abs_x_reg[14]
          ? 4'h1
          : abs_x_reg[13]
              ? 4'h2
              : abs_x_reg[12]
                  ? 4'h3
                  : abs_x_reg[11]
                      ? 4'h4
                      : abs_x_reg[10]
                          ? 4'h5
                          : abs_x_reg[9]
                              ? 4'h6
                              : abs_x_reg[8]
                                  ? 4'h7
                                  : abs_x_reg[7]
                                      ? 4'h8
                                      : abs_x_reg[6]
                                          ? 4'h9
                                          : abs_x_reg[5]
                                              ? 4'hA
                                              : abs_x_reg[4]
                                                  ? 4'hB
                                                  : abs_x_reg[3]
                                                      ? 4'hC
                                                      : abs_x_reg[2]
                                                          ? 4'hD
                                                          : {3'h7, ~(abs_x_reg[1])};
  wire [3:0]       _d_enc_T_31 =
    abs_d_reg[15]
      ? 4'h0
      : abs_d_reg[14]
          ? 4'h1
          : abs_d_reg[13]
              ? 4'h2
              : abs_d_reg[12]
                  ? 4'h3
                  : abs_d_reg[11]
                      ? 4'h4
                      : abs_d_reg[10]
                          ? 4'h5
                          : abs_d_reg[9]
                              ? 4'h6
                              : abs_d_reg[8]
                                  ? 4'h7
                                  : abs_d_reg[7]
                                      ? 4'h8
                                      : abs_d_reg[6]
                                          ? 4'h9
                                          : abs_d_reg[5]
                                              ? 4'hA
                                              : abs_d_reg[4]
                                                  ? 4'hB
                                                  : abs_d_reg[3]
                                                      ? 4'hC
                                                      : abs_d_reg[2]
                                                          ? 4'hD
                                                          : {3'h7, ~(abs_d_reg[1])};
  wire             zero_d = abs_d_reg == 16'h0;
  wire [21:0]      _Bypass_final_rem_plus_d_T_9 = 22'(iterB_reg_0 + iterB_reg_1);
  wire [78:0]      _norm_x_part_T_2 =
    {63'h0, abs_x_reg} << {75'h0, _x_enc_T_31[3:2], 2'h0};
  wire [78:0]      _norm_d_part_T_2 =
    {63'h0, abs_d_reg} << {75'h0, _d_enc_T_31[3:2], 2'h0};
  wire [4:0]       _lzc_diff_T_2 = 5'({1'h0, _d_enc_T_31} - {1'h0, _x_enc_T_31});
  wire [21:0]      _GEN_6 =
    {8'h0,
     abs_x_reg == 16'h0,
     _x_enc_T_31[1:0],
     zero_d,
     &_d_enc_T_31,
     _d_enc_T_31[1:0],
     {2{_lzc_diff_T_2[4]}},
     _lzc_diff_T_2};
  always @(posedge clock) begin
    if (stateReg[1])
      x_sign_reg <= x_sign;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_A_reg <=
        stateReg[1]
          ? _norm_x_part_T_2[15:0]
          : stateReg[2]
              ? (~early_finish | iterB_reg_0[4]
                   ? 16'h0
                   : iterB_reg_0[10] ? 16'hFFFF : abs_x_reg)
              : _IterBlock_io_nxt_q_A;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_B_reg <=
        stateReg[1]
          ? _norm_d_part_T_2[15:0]
          : stateReg[2] ? 16'h0 : _IterBlock_io_nxt_q_B;
    if (stateReg[2] | stateReg[3]) begin
      sel_reg_0_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_0_0;
      sel_reg_0_1 <= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;
      sel_reg_1_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_1_0;
      sel_reg_1_1 <= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;
      sel_reg_2_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_2_0;
      sel_reg_2_1 <= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;
      sel_reg_3_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_3_0;
      sel_reg_3_1 <= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;
    end
    if (stateReg[2] | stateReg[3]) begin
      spec_reg_0_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_0_0;
      spec_reg_0_0_1 <= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;
      spec_reg_0_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_1_0;
      spec_reg_0_1_1 <= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;
      spec_reg_0_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_2_0;
      spec_reg_0_2_1 <= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;
      spec_reg_0_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_3_0;
      spec_reg_0_3_1 <= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;
      spec_reg_1_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_0_0;
      spec_reg_1_0_1 <= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;
      spec_reg_1_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_1_0;
      spec_reg_1_1_1 <= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;
      spec_reg_1_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_2_0;
      spec_reg_1_2_1 <= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;
      spec_reg_1_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_3_0;
      spec_reg_1_3_1 <= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;
      spec_reg_2_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_0_0;
      spec_reg_2_0_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;
      spec_reg_2_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_1_0;
      spec_reg_2_1_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;
      spec_reg_2_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_2_0;
      spec_reg_2_2_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;
      spec_reg_2_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_3_0;
      spec_reg_2_3_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;
      spec_reg_3_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_0_0;
      spec_reg_3_0_1 <= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;
      spec_reg_3_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_1_0;
      spec_reg_3_1_1 <= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;
      spec_reg_3_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_2_0;
      spec_reg_3_2_1 <= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;
      spec_reg_3_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_3_0;
      spec_reg_3_3_1 <= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;
      spec_reg_4_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_0_0;
      spec_reg_4_0_1 <= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;
      spec_reg_4_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_1_0;
      spec_reg_4_1_1 <= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;
      spec_reg_4_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_2_0;
      spec_reg_4_2_1 <= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;
      spec_reg_4_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_3_0;
      spec_reg_4_3_1 <= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;
    end
    if (stateReg[1] | stateReg[2] | stateReg[3]) begin
      if (stateReg[1])
        iterB_reg_0 <= _GEN_6;
      else if (stateReg[2]) begin
        if (early_finish)
          iterB_reg_0 <= _GEN_1;
        else
          iterB_reg_0 <= _w_align_init_0_T_9;
      end
      else
        iterB_reg_0 <= _IterBlock_io_nxt_iterB_0;
      iterB_reg_1 <=
        stateReg[1]
          ? _GEN_6
          : stateReg[2] ? (early_finish ? _GEN_1 : 22'h0) : _IterBlock_io_nxt_iterB_1;
    end
    if (in_handshake) begin
      abs_x_reg <= x_sign ? neg_x_q : _GEN_4[io_sew][15:0];
      abs_d_reg <= d_sign ? neg_d_q : _GEN_5[io_sew][15:0];
    end
    if (stateReg[1])
      lzc_d_reg <= _d_enc_T_31;
    if (stateReg[1])
      zero_d_reg <= zero_d;
    if (stateReg[1])
      q_sign_reg <= x_sign ^ d_sign;
    if (stateReg[2])
      early_finish_q <= early_finish;
    if (stateReg[2] | stateReg[3]) begin
      if (stateReg[2])
        iter_num_reg <= 2'(iterB_reg_0[3:2] + {1'h0, &(iterB_reg_0[1:0])});
      else
        iter_num_reg <= 2'(iter_num_reg - 2'h1);
    end
    if (stateReg[2]) begin
      iter_cons_reg_0 <= {_GEN_0[17:0], 4'h0};
      iter_cons_reg_1 <= {_GEN_0, 3'h0};
      iter_cons_reg_3 <= {norm_d, 3'h0};
      iter_cons_reg_4 <= {norm_d[17:0], 4'h0};
    end
    if (stateReg[2]) begin
      spec_r2ud_reg_0 <= _GEN_0[13:3];
      spec_r2ud_reg_1 <= _GEN_0[14:4];
      spec_r2ud_reg_3 <= norm_d[14:4];
      spec_r2ud_reg_4 <= norm_d[13:3];
    end
    if (stateReg[2]) begin
      d_trunc_reg_0 <= _GEN_0[15:7];
      d_trunc_reg_1 <= _GEN_0[16:8];
      d_trunc_reg_2 <= norm_d[16:8];
      d_trunc_reg_3 <= norm_d[15:7];
    end
    if (stateReg[2]) begin
      sel_cons_reg_0_0 <= sel_cons_0_0;
      sel_cons_reg_0_1 <= sel_cons_0_1;
      sel_cons_reg_0_2 <= sel_cons_0_2;
      sel_cons_reg_0_3 <= sel_cons_0_3;
      sel_cons_reg_1_0 <= sel_cons_1_0;
      sel_cons_reg_1_1 <= sel_cons_1_1;
      sel_cons_reg_1_2 <= sel_cons_1_2;
      sel_cons_reg_1_3 <= sel_cons_1_3;
      sel_cons_reg_2_0 <= _qds_cons_io_m_neg_1[8:1];
      sel_cons_reg_2_1 <= _qds_cons_io_m_neg_0[8:1];
      sel_cons_reg_2_2 <= _qds_cons_io_m_pos_1[8:1];
      sel_cons_reg_2_3 <= _qds_cons_io_m_pos_2[8:1];
      sel_cons_reg_3_0 <= sel_cons_3_0;
      sel_cons_reg_3_1 <= sel_cons_3_1;
      sel_cons_reg_3_2 <= sel_cons_3_2;
      sel_cons_reg_3_3 <= sel_cons_3_3;
      sel_cons_reg_4_0 <= sel_cons_4_0;
      sel_cons_reg_4_1 <= sel_cons_4_1;
      sel_cons_reg_4_2 <= sel_cons_4_2;
      sel_cons_reg_4_3 <= sel_cons_4_3;
    end
    if (stateReg[2]) begin
      spec_cons_reg_0_0 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_1);
      spec_cons_reg_0_1 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_0);
      spec_cons_reg_0_2 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_1);
      spec_cons_reg_0_3 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_2);
      spec_cons_reg_1_0 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_1);
      spec_cons_reg_1_1 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_0);
      spec_cons_reg_1_2 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_1);
      spec_cons_reg_1_3 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_2);
      spec_cons_reg_2_0 <= _qds_cons_io_m_neg_1;
      spec_cons_reg_2_1 <= _qds_cons_io_m_neg_0;
      spec_cons_reg_2_2 <= _qds_cons_io_m_pos_1;
      spec_cons_reg_2_3 <= _qds_cons_io_m_pos_2;
      spec_cons_reg_3_0 <= 9'(norm_d[14:6] + _qds_cons_io_m_neg_1);
      spec_cons_reg_3_1 <= 9'(norm_d[14:6] + _qds_cons_io_m_neg_0);
      spec_cons_reg_3_2 <= 9'(norm_d[14:6] + _qds_cons_io_m_pos_1);
      spec_cons_reg_3_3 <= 9'(norm_d[14:6] + _qds_cons_io_m_pos_2);
      spec_cons_reg_4_0 <= 9'(norm_d[13:5] + _qds_cons_io_m_neg_1);
      spec_cons_reg_4_1 <= 9'(norm_d[13:5] + _qds_cons_io_m_neg_0);
      spec_cons_reg_4_2 <= 9'(norm_d[13:5] + _qds_cons_io_m_pos_1);
      spec_cons_reg_4_3 <= 9'(norm_d[13:5] + _qds_cons_io_m_pos_2);
    end
    if (stateReg[4])
      q_A_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_x_q : iter_q_A_reg;
    if (stateReg[4])
      q_B_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_d_q : iter_q_B_reg;
    if (stateReg[4])
      Bypass_final_rem_reg <=
        x_sign_reg
          ? 22'(~iterB_reg_0 + 22'(~iterB_reg_1 + 22'h2))
          : _Bypass_final_rem_plus_d_T_9;
    if (stateReg[4])
      Bypass_final_rem_plus_d_reg <=
        x_sign_reg
          ? 22'(22'(~iterB_reg_0 + ~iterB_reg_1)
                + 22'({iter_cons_reg_1[19:0], 2'h0} + 22'h2))
          : 22'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[19:0], 2'h0});
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        stateReg = _RANDOM[6'h0][5:0];
        x_sign_reg = _RANDOM[6'h0][6];
        iter_q_A_reg = _RANDOM[6'h0][22:7];
        iter_q_B_reg = {_RANDOM[6'h0][31:23], _RANDOM[6'h1][6:0]};
        sel_reg_0_0 = _RANDOM[6'h1][14:7];
        sel_reg_0_1 = _RANDOM[6'h1][22:15];
        sel_reg_1_0 = _RANDOM[6'h1][30:23];
        sel_reg_1_1 = {_RANDOM[6'h1][31], _RANDOM[6'h2][6:0]};
        sel_reg_2_0 = _RANDOM[6'h2][14:7];
        sel_reg_2_1 = _RANDOM[6'h2][22:15];
        sel_reg_3_0 = _RANDOM[6'h2][30:23];
        sel_reg_3_1 = {_RANDOM[6'h2][31], _RANDOM[6'h3][6:0]};
        spec_reg_0_0_0 = _RANDOM[6'h3][15:7];
        spec_reg_0_0_1 = _RANDOM[6'h3][24:16];
        spec_reg_0_1_0 = {_RANDOM[6'h3][31:25], _RANDOM[6'h4][1:0]};
        spec_reg_0_1_1 = _RANDOM[6'h4][10:2];
        spec_reg_0_2_0 = _RANDOM[6'h4][19:11];
        spec_reg_0_2_1 = _RANDOM[6'h4][28:20];
        spec_reg_0_3_0 = {_RANDOM[6'h4][31:29], _RANDOM[6'h5][5:0]};
        spec_reg_0_3_1 = _RANDOM[6'h5][14:6];
        spec_reg_1_0_0 = _RANDOM[6'h5][23:15];
        spec_reg_1_0_1 = {_RANDOM[6'h5][31:24], _RANDOM[6'h6][0]};
        spec_reg_1_1_0 = _RANDOM[6'h6][9:1];
        spec_reg_1_1_1 = _RANDOM[6'h6][18:10];
        spec_reg_1_2_0 = _RANDOM[6'h6][27:19];
        spec_reg_1_2_1 = {_RANDOM[6'h6][31:28], _RANDOM[6'h7][4:0]};
        spec_reg_1_3_0 = _RANDOM[6'h7][13:5];
        spec_reg_1_3_1 = _RANDOM[6'h7][22:14];
        spec_reg_2_0_0 = _RANDOM[6'h7][31:23];
        spec_reg_2_0_1 = _RANDOM[6'h8][8:0];
        spec_reg_2_1_0 = _RANDOM[6'h8][17:9];
        spec_reg_2_1_1 = _RANDOM[6'h8][26:18];
        spec_reg_2_2_0 = {_RANDOM[6'h8][31:27], _RANDOM[6'h9][3:0]};
        spec_reg_2_2_1 = _RANDOM[6'h9][12:4];
        spec_reg_2_3_0 = _RANDOM[6'h9][21:13];
        spec_reg_2_3_1 = _RANDOM[6'h9][30:22];
        spec_reg_3_0_0 = {_RANDOM[6'h9][31], _RANDOM[6'hA][7:0]};
        spec_reg_3_0_1 = _RANDOM[6'hA][16:8];
        spec_reg_3_1_0 = _RANDOM[6'hA][25:17];
        spec_reg_3_1_1 = {_RANDOM[6'hA][31:26], _RANDOM[6'hB][2:0]};
        spec_reg_3_2_0 = _RANDOM[6'hB][11:3];
        spec_reg_3_2_1 = _RANDOM[6'hB][20:12];
        spec_reg_3_3_0 = _RANDOM[6'hB][29:21];
        spec_reg_3_3_1 = {_RANDOM[6'hB][31:30], _RANDOM[6'hC][6:0]};
        spec_reg_4_0_0 = _RANDOM[6'hC][15:7];
        spec_reg_4_0_1 = _RANDOM[6'hC][24:16];
        spec_reg_4_1_0 = {_RANDOM[6'hC][31:25], _RANDOM[6'hD][1:0]};
        spec_reg_4_1_1 = _RANDOM[6'hD][10:2];
        spec_reg_4_2_0 = _RANDOM[6'hD][19:11];
        spec_reg_4_2_1 = _RANDOM[6'hD][28:20];
        spec_reg_4_3_0 = {_RANDOM[6'hD][31:29], _RANDOM[6'hE][5:0]};
        spec_reg_4_3_1 = _RANDOM[6'hE][14:6];
        iterB_reg_0 = {_RANDOM[6'hE][31:15], _RANDOM[6'hF][4:0]};
        iterB_reg_1 = _RANDOM[6'hF][26:5];
        abs_x_reg = {_RANDOM[6'hF][31:27], _RANDOM[6'h10][10:0]};
        abs_d_reg = _RANDOM[6'h10][26:11];
        lzc_d_reg = _RANDOM[6'h10][30:27];
        zero_d_reg = _RANDOM[6'h10][31];
        q_sign_reg = _RANDOM[6'h11][0];
        early_finish_q = _RANDOM[6'h11][1];
        iter_num_reg = _RANDOM[6'h11][3:2];
        iter_cons_reg_0 = _RANDOM[6'h11][25:4];
        iter_cons_reg_1 = {_RANDOM[6'h11][31:26], _RANDOM[6'h12][15:0]};
        iter_cons_reg_3 = _RANDOM[6'h13][27:6];
        iter_cons_reg_4 = {_RANDOM[6'h13][31:28], _RANDOM[6'h14][17:0]};
        spec_r2ud_reg_0 = _RANDOM[6'h17][12:2];
        spec_r2ud_reg_1 = _RANDOM[6'h17][23:13];
        spec_r2ud_reg_3 = _RANDOM[6'h18][13:3];
        spec_r2ud_reg_4 = _RANDOM[6'h18][24:14];
        d_trunc_reg_0 = {_RANDOM[6'h18][31:25], _RANDOM[6'h19][1:0]};
        d_trunc_reg_1 = _RANDOM[6'h19][10:2];
        d_trunc_reg_2 = _RANDOM[6'h19][19:11];
        d_trunc_reg_3 = _RANDOM[6'h19][28:20];
        sel_cons_reg_0_0 = {_RANDOM[6'h19][31:29], _RANDOM[6'h1A][4:0]};
        sel_cons_reg_0_1 = _RANDOM[6'h1A][12:5];
        sel_cons_reg_0_2 = _RANDOM[6'h1A][20:13];
        sel_cons_reg_0_3 = _RANDOM[6'h1A][28:21];
        sel_cons_reg_1_0 = {_RANDOM[6'h1A][31:29], _RANDOM[6'h1B][4:0]};
        sel_cons_reg_1_1 = _RANDOM[6'h1B][12:5];
        sel_cons_reg_1_2 = _RANDOM[6'h1B][20:13];
        sel_cons_reg_1_3 = _RANDOM[6'h1B][28:21];
        sel_cons_reg_2_0 = {_RANDOM[6'h1B][31:29], _RANDOM[6'h1C][4:0]};
        sel_cons_reg_2_1 = _RANDOM[6'h1C][12:5];
        sel_cons_reg_2_2 = _RANDOM[6'h1C][20:13];
        sel_cons_reg_2_3 = _RANDOM[6'h1C][28:21];
        sel_cons_reg_3_0 = {_RANDOM[6'h1C][31:29], _RANDOM[6'h1D][4:0]};
        sel_cons_reg_3_1 = _RANDOM[6'h1D][12:5];
        sel_cons_reg_3_2 = _RANDOM[6'h1D][20:13];
        sel_cons_reg_3_3 = _RANDOM[6'h1D][28:21];
        sel_cons_reg_4_0 = {_RANDOM[6'h1D][31:29], _RANDOM[6'h1E][4:0]};
        sel_cons_reg_4_1 = _RANDOM[6'h1E][12:5];
        sel_cons_reg_4_2 = _RANDOM[6'h1E][20:13];
        sel_cons_reg_4_3 = _RANDOM[6'h1E][28:21];
        spec_cons_reg_0_0 = {_RANDOM[6'h1E][31:29], _RANDOM[6'h1F][5:0]};
        spec_cons_reg_0_1 = _RANDOM[6'h1F][14:6];
        spec_cons_reg_0_2 = _RANDOM[6'h1F][23:15];
        spec_cons_reg_0_3 = {_RANDOM[6'h1F][31:24], _RANDOM[6'h20][0]};
        spec_cons_reg_1_0 = _RANDOM[6'h20][9:1];
        spec_cons_reg_1_1 = _RANDOM[6'h20][18:10];
        spec_cons_reg_1_2 = _RANDOM[6'h20][27:19];
        spec_cons_reg_1_3 = {_RANDOM[6'h20][31:28], _RANDOM[6'h21][4:0]};
        spec_cons_reg_2_0 = _RANDOM[6'h21][13:5];
        spec_cons_reg_2_1 = _RANDOM[6'h21][22:14];
        spec_cons_reg_2_2 = _RANDOM[6'h21][31:23];
        spec_cons_reg_2_3 = _RANDOM[6'h22][8:0];
        spec_cons_reg_3_0 = _RANDOM[6'h22][17:9];
        spec_cons_reg_3_1 = _RANDOM[6'h22][26:18];
        spec_cons_reg_3_2 = {_RANDOM[6'h22][31:27], _RANDOM[6'h23][3:0]};
        spec_cons_reg_3_3 = _RANDOM[6'h23][12:4];
        spec_cons_reg_4_0 = _RANDOM[6'h23][21:13];
        spec_cons_reg_4_1 = _RANDOM[6'h23][30:22];
        spec_cons_reg_4_2 = {_RANDOM[6'h23][31], _RANDOM[6'h24][7:0]};
        spec_cons_reg_4_3 = _RANDOM[6'h24][16:8];
        q_A_sign_c_reg = {_RANDOM[6'h24][31:17], _RANDOM[6'h25][0]};
        q_B_sign_c_reg = _RANDOM[6'h25][16:1];
        Bypass_final_rem_reg = {_RANDOM[6'h25][31:17], _RANDOM[6'h26][6:0]};
        Bypass_final_rem_plus_d_reg = _RANDOM[6'h26][28:7];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        stateReg = 6'h1;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRT4qdsCons qds_cons (
    .io_d_trunc_3 (norm_d[14:12]),
    .io_m_neg_1   (_qds_cons_io_m_neg_1),
    .io_m_neg_0   (_qds_cons_io_m_neg_0),
    .io_m_pos_1   (_qds_cons_io_m_pos_1),
    .io_m_pos_2   (_qds_cons_io_m_pos_2)
  );
  IterBlock_v4 IterBlock (
    .io_Sel_cons_0_0   (sel_cons_reg_0_0),
    .io_Sel_cons_0_1   (sel_cons_reg_0_1),
    .io_Sel_cons_0_2   (sel_cons_reg_0_2),
    .io_Sel_cons_0_3   (sel_cons_reg_0_3),
    .io_Sel_cons_1_0   (sel_cons_reg_1_0),
    .io_Sel_cons_1_1   (sel_cons_reg_1_1),
    .io_Sel_cons_1_2   (sel_cons_reg_1_2),
    .io_Sel_cons_1_3   (sel_cons_reg_1_3),
    .io_Sel_cons_2_0   (sel_cons_reg_2_0),
    .io_Sel_cons_2_1   (sel_cons_reg_2_1),
    .io_Sel_cons_2_2   (sel_cons_reg_2_2),
    .io_Sel_cons_2_3   (sel_cons_reg_2_3),
    .io_Sel_cons_3_0   (sel_cons_reg_3_0),
    .io_Sel_cons_3_1   (sel_cons_reg_3_1),
    .io_Sel_cons_3_2   (sel_cons_reg_3_2),
    .io_Sel_cons_3_3   (sel_cons_reg_3_3),
    .io_Sel_cons_4_0   (sel_cons_reg_4_0),
    .io_Sel_cons_4_1   (sel_cons_reg_4_1),
    .io_Sel_cons_4_2   (sel_cons_reg_4_2),
    .io_Sel_cons_4_3   (sel_cons_reg_4_3),
    .io_Spec_cons_0_0  (spec_cons_reg_0_0),
    .io_Spec_cons_0_1  (spec_cons_reg_0_1),
    .io_Spec_cons_0_2  (spec_cons_reg_0_2),
    .io_Spec_cons_0_3  (spec_cons_reg_0_3),
    .io_Spec_cons_1_0  (spec_cons_reg_1_0),
    .io_Spec_cons_1_1  (spec_cons_reg_1_1),
    .io_Spec_cons_1_2  (spec_cons_reg_1_2),
    .io_Spec_cons_1_3  (spec_cons_reg_1_3),
    .io_Spec_cons_2_0  (spec_cons_reg_2_0),
    .io_Spec_cons_2_1  (spec_cons_reg_2_1),
    .io_Spec_cons_2_2  (spec_cons_reg_2_2),
    .io_Spec_cons_2_3  (spec_cons_reg_2_3),
    .io_Spec_cons_3_0  (spec_cons_reg_3_0),
    .io_Spec_cons_3_1  (spec_cons_reg_3_1),
    .io_Spec_cons_3_2  (spec_cons_reg_3_2),
    .io_Spec_cons_3_3  (spec_cons_reg_3_3),
    .io_Spec_cons_4_0  (spec_cons_reg_4_0),
    .io_Spec_cons_4_1  (spec_cons_reg_4_1),
    .io_Spec_cons_4_2  (spec_cons_reg_4_2),
    .io_Spec_cons_4_3  (spec_cons_reg_4_3),
    .io_iter_cons_0    (iter_cons_reg_0),
    .io_iter_cons_1    (iter_cons_reg_1),
    .io_iter_cons_3    (iter_cons_reg_3),
    .io_iter_cons_4    (iter_cons_reg_4),
    .io_d_trunc_0      (d_trunc_reg_0),
    .io_d_trunc_1      (d_trunc_reg_1),
    .io_d_trunc_2      (d_trunc_reg_2),
    .io_d_trunc_3      (d_trunc_reg_3),
    .io_spec_r2ud_0    (spec_r2ud_reg_0),
    .io_spec_r2ud_1    (spec_r2ud_reg_1),
    .io_spec_r2ud_3    (spec_r2ud_reg_3),
    .io_spec_r2ud_4    (spec_r2ud_reg_4),
    .io_pre_q_A        (iter_q_A_reg),
    .io_pre_q_B        (iter_q_B_reg),
    .io_nxt_q_A        (_IterBlock_io_nxt_q_A),
    .io_nxt_q_B        (_IterBlock_io_nxt_q_B),
    .io_pre_sel_0_0    (sel_reg_0_0),
    .io_pre_sel_0_1    (sel_reg_0_1),
    .io_pre_sel_1_0    (sel_reg_1_0),
    .io_pre_sel_1_1    (sel_reg_1_1),
    .io_pre_sel_2_0    (sel_reg_2_0),
    .io_pre_sel_2_1    (sel_reg_2_1),
    .io_pre_sel_3_0    (sel_reg_3_0),
    .io_pre_sel_3_1    (sel_reg_3_1),
    .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),
    .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),
    .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),
    .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),
    .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),
    .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),
    .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),
    .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),
    .io_pre_spec_0_0_0 (spec_reg_0_0_0),
    .io_pre_spec_0_0_1 (spec_reg_0_0_1),
    .io_pre_spec_0_1_0 (spec_reg_0_1_0),
    .io_pre_spec_0_1_1 (spec_reg_0_1_1),
    .io_pre_spec_0_2_0 (spec_reg_0_2_0),
    .io_pre_spec_0_2_1 (spec_reg_0_2_1),
    .io_pre_spec_0_3_0 (spec_reg_0_3_0),
    .io_pre_spec_0_3_1 (spec_reg_0_3_1),
    .io_pre_spec_1_0_0 (spec_reg_1_0_0),
    .io_pre_spec_1_0_1 (spec_reg_1_0_1),
    .io_pre_spec_1_1_0 (spec_reg_1_1_0),
    .io_pre_spec_1_1_1 (spec_reg_1_1_1),
    .io_pre_spec_1_2_0 (spec_reg_1_2_0),
    .io_pre_spec_1_2_1 (spec_reg_1_2_1),
    .io_pre_spec_1_3_0 (spec_reg_1_3_0),
    .io_pre_spec_1_3_1 (spec_reg_1_3_1),
    .io_pre_spec_2_0_0 (spec_reg_2_0_0),
    .io_pre_spec_2_0_1 (spec_reg_2_0_1),
    .io_pre_spec_2_1_0 (spec_reg_2_1_0),
    .io_pre_spec_2_1_1 (spec_reg_2_1_1),
    .io_pre_spec_2_2_0 (spec_reg_2_2_0),
    .io_pre_spec_2_2_1 (spec_reg_2_2_1),
    .io_pre_spec_2_3_0 (spec_reg_2_3_0),
    .io_pre_spec_2_3_1 (spec_reg_2_3_1),
    .io_pre_spec_3_0_0 (spec_reg_3_0_0),
    .io_pre_spec_3_0_1 (spec_reg_3_0_1),
    .io_pre_spec_3_1_0 (spec_reg_3_1_0),
    .io_pre_spec_3_1_1 (spec_reg_3_1_1),
    .io_pre_spec_3_2_0 (spec_reg_3_2_0),
    .io_pre_spec_3_2_1 (spec_reg_3_2_1),
    .io_pre_spec_3_3_0 (spec_reg_3_3_0),
    .io_pre_spec_3_3_1 (spec_reg_3_3_1),
    .io_pre_spec_4_0_0 (spec_reg_4_0_0),
    .io_pre_spec_4_0_1 (spec_reg_4_0_1),
    .io_pre_spec_4_1_0 (spec_reg_4_1_0),
    .io_pre_spec_4_1_1 (spec_reg_4_1_1),
    .io_pre_spec_4_2_0 (spec_reg_4_2_0),
    .io_pre_spec_4_2_1 (spec_reg_4_2_1),
    .io_pre_spec_4_3_0 (spec_reg_4_3_0),
    .io_pre_spec_4_3_1 (spec_reg_4_3_1),
    .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),
    .io_pre_iterB_0    (iterB_reg_0),
    .io_pre_iterB_1    (iterB_reg_1),
    .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),
    .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)
  );
  assign io_div_out_valid = stateReg[5];
  assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;
  assign io_div_out_rem = early_finish_q ? rem_adjust[18:3] : rem_adjust_ralign[15:0];
endmodule

