// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s_HH_
#define _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<8> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<8> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<8> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<8> > res_V_data_V_din;
    sc_in< sc_logic > res_V_data_V_full_n;
    sc_out< sc_logic > res_V_data_V_write;


    // Module declarations
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s);

    ~pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln106_reg_682;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln106_reg_682_pp0_iter3_reg;
    sc_signal< sc_lv<13> > indvar_flatten_reg_199;
    sc_signal< sc_lv<1> > icmp_ln106_fu_238_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op18;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln106_reg_682_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_682_pp0_iter2_reg;
    sc_signal< sc_lv<13> > add_ln106_fu_244_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_691;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_696;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_702;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_708;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_708_pp0_iter2_reg;
    sc_signal< sc_lv<13> > trunc_ln_reg_714;
    sc_signal< sc_lv<12> > trunc_ln708_32_reg_719;
    sc_signal< sc_lv<12> > add_ln1192_33_fu_372_p2;
    sc_signal< sc_lv<12> > add_ln1192_33_reg_724;
    sc_signal< sc_lv<1> > p_Result_s_reg_729;
    sc_signal< sc_lv<8> > p_Val2_1_fu_489_p2;
    sc_signal< sc_lv<8> > p_Val2_1_reg_735;
    sc_signal< sc_lv<1> > carry_1_fu_509_p2;
    sc_signal< sc_lv<1> > carry_1_reg_741;
    sc_signal< sc_lv<1> > p_Result_2_fu_515_p3;
    sc_signal< sc_lv<1> > p_Result_2_reg_747;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_549_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_752;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_555_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_758;
    sc_signal< sc_lv<1> > and_ln786_fu_589_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_763;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > mul_ln1118_fu_211_p1;
    sc_signal< sc_lv<15> > mul_ln1118_fu_211_p2;
    sc_signal< sc_lv<1> > tmp_fu_280_p3;
    sc_signal< sc_lv<12> > shl_ln_fu_292_p3;
    sc_signal< sc_lv<10> > shl_ln1118_s_fu_303_p3;
    sc_signal< sc_lv<13> > sext_ln1118_38_fu_299_p1;
    sc_signal< sc_lv<13> > sext_ln1118_39_fu_310_p1;
    sc_signal< sc_lv<13> > sub_ln1118_fu_314_p2;
    sc_signal< sc_lv<11> > trunc_ln708_s_fu_320_p4;
    sc_signal< sc_lv<13> > shl_ln1118_6_fu_334_p3;
    sc_signal< sc_lv<10> > shl_ln1118_7_fu_345_p3;
    sc_signal< sc_lv<14> > sext_ln1118_41_fu_341_p1;
    sc_signal< sc_lv<14> > sext_ln1118_42_fu_352_p1;
    sc_signal< sc_lv<14> > add_ln1118_fu_356_p2;
    sc_signal< sc_lv<12> > sext_ln1118_40_fu_330_p1;
    sc_signal< sc_lv<12> > zext_ln1118_fu_288_p1;
    sc_signal< sc_lv<14> > shl_ln1118_8_fu_384_p3;
    sc_signal< sc_lv<10> > shl_ln1118_9_fu_395_p3;
    sc_signal< sc_lv<15> > sext_ln1118_45_fu_402_p1;
    sc_signal< sc_lv<15> > sext_ln1118_44_fu_391_p1;
    sc_signal< sc_lv<15> > sub_ln1118_13_fu_406_p2;
    sc_signal< sc_lv<13> > tmp_90_fu_412_p4;
    sc_signal< sc_lv<14> > sext_ln1192_fu_426_p1;
    sc_signal< sc_lv<14> > sext_ln415_fu_378_p1;
    sc_signal< sc_lv<14> > acc_0_V_fu_429_p2;
    sc_signal< sc_lv<14> > sext_ln1118_43_fu_381_p1;
    sc_signal< sc_lv<14> > acc_0_V_5_fu_435_p2;
    sc_signal< sc_lv<15> > sext_ln703_fu_441_p1;
    sc_signal< sc_lv<15> > sext_ln48_fu_422_p1;
    sc_signal< sc_lv<15> > acc_0_V_6_fu_445_p2;
    sc_signal< sc_lv<1> > tmp_93_fu_477_p3;
    sc_signal< sc_lv<8> > p_Val2_s_fu_459_p4;
    sc_signal< sc_lv<8> > zext_ln415_fu_485_p1;
    sc_signal< sc_lv<1> > tmp_94_fu_495_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_469_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_503_p2;
    sc_signal< sc_lv<2> > tmp_96_fu_523_p4;
    sc_signal< sc_lv<3> > tmp_97_fu_539_p4;
    sc_signal< sc_lv<1> > tmp_98_fu_561_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_533_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_569_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_575_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_581_p3;
    sc_signal< sc_lv<1> > deleted_zeros_fu_595_p3;
    sc_signal< sc_lv<1> > xor_ln785_5_fu_604_p2;
    sc_signal< sc_lv<1> > or_ln785_3_fu_610_p2;
    sc_signal< sc_lv<1> > xor_ln785_6_fu_615_p2;
    sc_signal< sc_lv<1> > and_ln781_fu_600_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_626_p2;
    sc_signal< sc_lv<1> > xor_ln786_fu_631_p2;
    sc_signal< sc_lv<1> > underflow_fu_637_p2;
    sc_signal< sc_lv<1> > overflow_fu_620_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_648_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_642_p2;
    sc_signal< sc_lv<1> > or_ln340_23_fu_653_p2;
    sc_signal< sc_lv<8> > select_ln340_fu_659_p3;
    sc_signal< sc_lv<8> > select_ln388_fu_666_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<15> ap_const_lv15_23;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_549_p2();
    void thread_Range1_all_zeros_fu_555_p2();
    void thread_Range2_all_ones_fu_533_p2();
    void thread_acc_0_V_5_fu_435_p2();
    void thread_acc_0_V_6_fu_445_p2();
    void thread_acc_0_V_fu_429_p2();
    void thread_add_ln106_fu_244_p2();
    void thread_add_ln1118_fu_356_p2();
    void thread_add_ln1192_33_fu_372_p2();
    void thread_and_ln779_fu_575_p2();
    void thread_and_ln781_fu_600_p2();
    void thread_and_ln786_fu_589_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_carry_1_fu_509_p2();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_deleted_ones_fu_581_p3();
    void thread_deleted_zeros_fu_595_p3();
    void thread_icmp_ln106_fu_238_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op18();
    void thread_mul_ln1118_fu_211_p1();
    void thread_mul_ln1118_fu_211_p2();
    void thread_or_ln340_23_fu_653_p2();
    void thread_or_ln340_3_fu_642_p2();
    void thread_or_ln340_fu_648_p2();
    void thread_or_ln785_3_fu_610_p2();
    void thread_or_ln786_fu_626_p2();
    void thread_overflow_fu_620_p2();
    void thread_p_Result_1_fu_469_p3();
    void thread_p_Result_2_fu_515_p3();
    void thread_p_Val2_1_fu_489_p2();
    void thread_p_Val2_s_fu_459_p4();
    void thread_real_start();
    void thread_res_V_data_V_blk_n();
    void thread_res_V_data_V_din();
    void thread_res_V_data_V_write();
    void thread_select_ln340_fu_659_p3();
    void thread_select_ln388_fu_666_p3();
    void thread_sext_ln1118_38_fu_299_p1();
    void thread_sext_ln1118_39_fu_310_p1();
    void thread_sext_ln1118_40_fu_330_p1();
    void thread_sext_ln1118_41_fu_341_p1();
    void thread_sext_ln1118_42_fu_352_p1();
    void thread_sext_ln1118_43_fu_381_p1();
    void thread_sext_ln1118_44_fu_391_p1();
    void thread_sext_ln1118_45_fu_402_p1();
    void thread_sext_ln1192_fu_426_p1();
    void thread_sext_ln415_fu_378_p1();
    void thread_sext_ln48_fu_422_p1();
    void thread_sext_ln703_fu_441_p1();
    void thread_shl_ln1118_6_fu_334_p3();
    void thread_shl_ln1118_7_fu_345_p3();
    void thread_shl_ln1118_8_fu_384_p3();
    void thread_shl_ln1118_9_fu_395_p3();
    void thread_shl_ln1118_s_fu_303_p3();
    void thread_shl_ln_fu_292_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln1118_13_fu_406_p2();
    void thread_sub_ln1118_fu_314_p2();
    void thread_tmp_90_fu_412_p4();
    void thread_tmp_93_fu_477_p3();
    void thread_tmp_94_fu_495_p3();
    void thread_tmp_96_fu_523_p4();
    void thread_tmp_97_fu_539_p4();
    void thread_tmp_98_fu_561_p3();
    void thread_tmp_fu_280_p3();
    void thread_trunc_ln708_s_fu_320_p4();
    void thread_underflow_fu_637_p2();
    void thread_xor_ln416_fu_503_p2();
    void thread_xor_ln779_fu_569_p2();
    void thread_xor_ln785_5_fu_604_p2();
    void thread_xor_ln785_6_fu_615_p2();
    void thread_xor_ln786_fu_631_p2();
    void thread_zext_ln1118_fu_288_p1();
    void thread_zext_ln415_fu_485_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
