{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f8c65131",
   "metadata": {},
   "source": [
    "# Chapter 5: Modules and Interfaces"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e45efccc",
   "metadata": {},
   "source": [
    "## Module Basics\n",
    "\n",
    "Modules are the fundamental building blocks of SystemVerilog designs. They encapsulate functionality and provide a way to create hierarchical designs through instantiation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5eb86973",
   "metadata": {},
   "source": [
    "### Basic Module Structure\n",
    "\n",
    "```systemverilog\n",
    "module module_name #(\n",
    "    // Parameters (optional)\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    // Port declarations\n",
    "    input  logic clk,\n",
    "    input  logic reset_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Module body - internal logic\n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n)\n",
    "            data_out <= '0;\n",
    "        else\n",
    "            data_out <= data_in;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "157d6ab4",
   "metadata": {},
   "source": [
    "### Module Instantiation\n",
    "\n",
    "```systemverilog\n",
    "// Named port connections (recommended)\n",
    "module_name #(.WIDTH(16)) inst_name (\n",
    "    .clk(system_clk),\n",
    "    .reset_n(sys_reset),\n",
    "    .data_in(input_data),\n",
    "    .data_out(output_data)\n",
    ");\n",
    "\n",
    "// Positional port connections (not recommended for complex modules)\n",
    "module_name #(16) inst_name (system_clk, sys_reset, input_data, output_data);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04c6d840",
   "metadata": {},
   "source": [
    "### Key Module Concepts\n",
    "\n",
    "**Scope and Hierarchy**: Each module creates its own scope. Internal signals and variables are not accessible from outside the module unless explicitly connected through ports.\n",
    "\n",
    "**Instance vs Module**: A module is the template/definition, while an instance is a specific instantiation of that module in your design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc474915",
   "metadata": {},
   "source": [
    "### Example 1: Simple Counter\n",
    "simple_counter - Basic module structure with parameters and ANSI-style ports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7463aa14",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT) and Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "7a481eaa",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_counter.sv\n",
       "module simple_counter #(\n",
       "    // Parameters with default values\n",
       "    parameter int WIDTH = 8,                    // Counter width in bits\n",
       "    parameter int MAX_COUNT = 255,              // Maximum count value\n",
       "    parameter bit WRAP_AROUND = 1'b1,           // Enable wrap-around behavior\n",
       "    parameter int RESET_VALUE = 0               // Reset value for counter\n",
       ") (\n",
       "    // ANSI-style port declarations\n",
       "    input  logic                    clk,        // Clock input\n",
       "    input  logic                    reset_n,    // Active-low asynchronous reset\n",
       "    input  logic                    enable,     // Counter enable\n",
       "    input  logic                    load,       // Load enable\n",
       "    input  logic [WIDTH-1:0]        load_value, // Value to load\n",
       "    input  logic                    count_up,   // Count direction (1=up, 0=down)\n",
       "    output logic [WIDTH-1:0]        count,      // Current counter value\n",
       "    output logic                    overflow,   // Overflow flag\n",
       "    output logic                    underflow,  // Underflow flag\n",
       "    output logic                    max_reached // Maximum count reached flag\n",
       ");\n",
       "\n",
       "    // Internal register to hold counter value\n",
       "    logic [WIDTH-1:0] count_reg;\n",
       "    \n",
       "    // Derived parameters using localparam\n",
       "    localparam logic [WIDTH-1:0] MIN_COUNT = '0;\n",
       "    localparam logic [WIDTH-1:0] MAX_VAL = MAX_COUNT[WIDTH-1:0];\n",
       "    localparam logic [WIDTH-1:0] RESET_VAL = RESET_VALUE[WIDTH-1:0];\n",
       "    \n",
       "    // Main counter logic\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            // Asynchronous reset\n",
       "            count_reg <= RESET_VAL;\n",
       "            overflow <= 1'b0;\n",
       "            underflow <= 1'b0;\n",
       "        end else begin\n",
       "            // Clear flags by default\n",
       "            overflow <= 1'b0;\n",
       "            underflow <= 1'b0;\n",
       "            \n",
       "            if (load) begin\n",
       "                // Load operation has highest priority\n",
       "                count_reg <= load_value;\n",
       "            end else if (enable) begin\n",
       "                if (count_up) begin\n",
       "                    // Count up logic\n",
       "                    if (count_reg >= MAX_VAL) begin\n",
       "                        overflow <= 1'b1;\n",
       "                        if (WRAP_AROUND) begin\n",
       "                            count_reg <= MIN_COUNT;\n",
       "                        end else begin\n",
       "                            count_reg <= MAX_VAL; // Saturate at maximum\n",
       "                        end\n",
       "                    end else begin\n",
       "                        count_reg <= count_reg + 1'b1;\n",
       "                    end\n",
       "                end else begin\n",
       "                    // Count down logic\n",
       "                    if (count_reg <= MIN_COUNT) begin\n",
       "                        underflow <= 1'b1;\n",
       "                        if (WRAP_AROUND) begin\n",
       "                            count_reg <= MAX_VAL;\n",
       "                        end else begin\n",
       "                            count_reg <= MIN_COUNT; // Saturate at minimum\n",
       "                        end\n",
       "                    end else begin\n",
       "                        count_reg <= count_reg - 1'b1;\n",
       "                    end\n",
       "                end\n",
       "            end\n",
       "            // If enable is false, counter holds its current value\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Continuous assignments for outputs\n",
       "    assign count = count_reg;\n",
       "    assign max_reached = (count_reg == MAX_VAL);\n",
       "    \n",
       "    // Assertions for parameter validation (synthesis will ignore these)\n",
       "    initial begin\n",
       "        assert (WIDTH > 0)\n",
       "            else $error(\"WIDTH parameter must be greater than 0\");\n",
       "        assert (MAX_COUNT >= 0)\n",
       "            else $error(\"MAX_COUNT parameter must be non-negative\");\n",
       "        assert (MAX_COUNT < (2**WIDTH))\n",
       "            else $error(\"MAX_COUNT exceeds maximum value for given WIDTH\");\n",
       "        assert (RESET_VALUE >= 0)\n",
       "            else $error(\"RESET_VALUE parameter must be non-negative\");\n",
       "        assert (RESET_VALUE < (2**WIDTH))\n",
       "            else $error(\"RESET_VALUE exceeds maximum value for given WIDTH\");\n",
       "        \n",
       "        $display();\n",
       "        $display(\"Simple Counter Module Initialized:\");\n",
       "        $display(\"  WIDTH = %0d bits\", WIDTH);\n",
       "        $display(\"  MAX_COUNT = %0d\", MAX_COUNT);\n",
       "        $display(\"  WRAP_AROUND = %b\", WRAP_AROUND);\n",
       "        $display(\"  RESET_VALUE = %0d\", RESET_VALUE);\n",
       "        $display(\"  Counter range: %0d to %0d\", MIN_COUNT, MAX_VAL);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_counter_testbench.sv\n",
       "module simple_counter_testbench;\n",
       "\n",
       "    // Testbench parameters\n",
       "    localparam int CLK_PERIOD = 10;  // 100MHz clock\n",
       "    localparam int TEST_WIDTH = 4;   // 4-bit counter for easy testing\n",
       "    localparam int TEST_MAX = 12;    // Max count less than 2^4-1 for testing\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic                    clk;\n",
       "    logic                    reset_n;\n",
       "    logic                    enable;\n",
       "    logic                    load;\n",
       "    logic [TEST_WIDTH-1:0]   load_value;\n",
       "    logic                    count_up;\n",
       "    logic [TEST_WIDTH-1:0]   count;\n",
       "    logic                    overflow;\n",
       "    logic                    underflow;\n",
       "    logic                    max_reached;\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #(CLK_PERIOD/2) clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // DUT instantiation with custom parameters\n",
       "    simple_counter #(\n",
       "        .WIDTH(TEST_WIDTH),\n",
       "        .MAX_COUNT(TEST_MAX),\n",
       "        .WRAP_AROUND(1'b1),\n",
       "        .RESET_VALUE(0)\n",
       "    ) dut (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .load(load),\n",
       "        .load_value(load_value),\n",
       "        .count_up(count_up),\n",
       "        .count(count),\n",
       "        .overflow(overflow),\n",
       "        .underflow(underflow),\n",
       "        .max_reached(max_reached)\n",
       "    );\n",
       "    \n",
       "    // Second instance with different parameters for comparison\n",
       "    logic [7:0] count2;\n",
       "    logic overflow2, underflow2, max_reached2;\n",
       "    \n",
       "    simple_counter #(\n",
       "        .WIDTH(8),\n",
       "        .MAX_COUNT(255),\n",
       "        .WRAP_AROUND(1'b0),     // No wrap-around (saturation mode)\n",
       "        .RESET_VALUE(128)       // Different reset value\n",
       "    ) dut2 (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .load(1'b0),            // Disable load for this instance\n",
       "        .load_value(8'h00),\n",
       "        .count_up(count_up),\n",
       "        .count(count2),\n",
       "        .overflow(overflow2),\n",
       "        .underflow(underflow2),\n",
       "        .max_reached(max_reached2)\n",
       "    );\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"simple_counter_testbench.vcd\");\n",
       "        $dumpvars(0, simple_counter_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Simple Counter Testbench Started ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        load = 0;\n",
       "        load_value = 0;\n",
       "        count_up = 1;\n",
       "        \n",
       "        // Reset phase\n",
       "        $display(\"Phase 1: Reset Test\");\n",
       "        #(CLK_PERIOD * 2);\n",
       "        reset_n = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After reset - DUT1 count: %0d\", count);\n",
       "        $display(\"After reset - DUT2 count: %0d\", count2);\n",
       "        $display();\n",
       "        \n",
       "        // Test counting up\n",
       "        $display(\"Phase 2: Count Up Test\");\n",
       "        enable = 1;\n",
       "        count_up = 1;\n",
       "        \n",
       "        repeat (TEST_MAX + 3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\n",
       "                \"Count up - DUT1: %0d (overflow=%b, max_reached=%b)\", \n",
       "                count, overflow, max_reached);\n",
       "            $display(\"Count up - DUT2: %0d (overflow=%b)\", count2, overflow2);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test counting down\n",
       "        $display(\"Phase 3: Count Down Test\");\n",
       "        count_up = 0;\n",
       "        \n",
       "        repeat (TEST_MAX + 3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\n",
       "                \"Count down - DUT1: %0d (underflow=%b)\", count, underflow);\n",
       "            $display(\n",
       "                \"Count down - DUT2: %0d (underflow=%b)\", count2, underflow2);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test load operation\n",
       "        $display(\"Phase 4: Load Operation Test\");\n",
       "        count_up = 1;\n",
       "        load_value = TEST_WIDTH'(TEST_MAX / 2);  // Explicit width casting\n",
       "        load = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After load %0d - DUT1 count: %0d\", load_value, count);\n",
       "        load = 0;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After load release - DUT1 count: %0d\", count);\n",
       "        $display();\n",
       "        \n",
       "        // Test enable control\n",
       "        $display(\"Phase 5: Enable Control Test\");\n",
       "        enable = 0;\n",
       "        repeat (3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Enable=0 - DUT1 count: %0d (should not change)\", count);\n",
       "        end\n",
       "        \n",
       "        enable = 1;\n",
       "        repeat (3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Enable=1 - DUT1 count: %0d (should increment)\", count);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test different parameter behavior\n",
       "        $display(\"Phase 6: Parameter Comparison\");\n",
       "        $display(\n",
       "            \"DUT1 (4-bit, wrap-around): count=%0d, max_count=%0d\",\n",
       "            count, TEST_MAX);\n",
       "        $display(\n",
       "            \"DUT2 (8-bit, saturation): count=%0d, max_count=255\",\n",
       "            count2);\n",
       "        $display();\n",
       "        \n",
       "        // Final phase - reset test\n",
       "        $display(\"Phase 7: Final Reset Test\");\n",
       "        reset_n = 0;\n",
       "        #(CLK_PERIOD);\n",
       "        reset_n = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After final reset - DUT1: %0d, DUT2: %0d\", count, count2);\n",
       "        $display();\n",
       "        \n",
       "        $display(\"=== Simple Counter Testbench Completed ===\");\n",
       "        $display(\"Total simulation time: %0t\", $time);\n",
       "        $display();\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for detecting important events\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n) begin\n",
       "            if (overflow)\n",
       "                $display(\n",
       "                    \"*** OVERFLOW detected at time %0t, count=%0d ***\",\n",
       "                    $time, count);\n",
       "            if (underflow)\n",
       "                $display(\n",
       "                    \"*** UNDERFLOW detected at time %0t, count=%0d ***\",\n",
       "                    $time, count);\n",
       "            if (max_reached && enable)\n",
       "                $display(\n",
       "                    \"*** MAX_REACHED at time %0t, count=%0d ***\",\n",
       "                    $time, count);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "\n",
      "Simple Counter Module Initialized:\n",
      "  WIDTH = 4 bits\n",
      "  MAX_COUNT = 12\n",
      "  WRAP_AROUND = 1\n",
      "  RESET_VALUE = 0\n",
      "  Counter range: 0 to 12\n",
      "\n",
      "Simple Counter Module Initialized:\n",
      "  WIDTH = 8 bits\n",
      "  MAX_COUNT = 255\n",
      "  WRAP_AROUND = 0\n",
      "  RESET_VALUE = 128\n",
      "  Counter range: 0 to 255\n",
      "\n",
      "=== Simple Counter Testbench Started ===\n",
      "\n",
      "Phase 1: Reset Test\n",
      "After reset - DUT1 count: 0\n",
      "After reset - DUT2 count: 128\n",
      "\n",
      "Phase 2: Count Up Test\n",
      "Count up - DUT1: 1 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 129 (overflow=0)\n",
      "Count up - DUT1: 2 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 130 (overflow=0)\n",
      "Count up - DUT1: 3 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 131 (overflow=0)\n",
      "Count up - DUT1: 4 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 132 (overflow=0)\n",
      "Count up - DUT1: 5 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 133 (overflow=0)\n",
      "Count up - DUT1: 6 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 134 (overflow=0)\n",
      "Count up - DUT1: 7 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 135 (overflow=0)\n",
      "Count up - DUT1: 8 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 136 (overflow=0)\n",
      "Count up - DUT1: 9 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 137 (overflow=0)\n",
      "Count up - DUT1: 10 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 138 (overflow=0)\n",
      "Count up - DUT1: 11 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 139 (overflow=0)\n",
      "Count up - DUT1: 12 (overflow=0, max_reached=1)\n",
      "Count up - DUT2: 140 (overflow=0)\n",
      "*** MAX_REACHED at time 155, count=12 ***\n",
      "Count up - DUT1: 0 (overflow=1, max_reached=0)\n",
      "Count up - DUT2: 141 (overflow=0)\n",
      "*** OVERFLOW detected at time 165, count=0 ***\n",
      "Count up - DUT1: 1 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 142 (overflow=0)\n",
      "Count up - DUT1: 2 (overflow=0, max_reached=0)\n",
      "Count up - DUT2: 143 (overflow=0)\n",
      "\n",
      "Phase 3: Count Down Test\n",
      "Count down - DUT1: 1 (underflow=0)\n",
      "Count down - DUT2: 142 (underflow=0)\n",
      "Count down - DUT1: 0 (underflow=0)\n",
      "Count down - DUT2: 141 (underflow=0)\n",
      "Count down - DUT1: 12 (underflow=1)\n",
      "Count down - DUT2: 140 (underflow=0)\n",
      "*** UNDERFLOW detected at time 215, count=12 ***\n",
      "*** MAX_REACHED at time 215, count=12 ***\n",
      "Count down - DUT1: 11 (underflow=0)\n",
      "Count down - DUT2: 139 (underflow=0)\n",
      "Count down - DUT1: 10 (underflow=0)\n",
      "Count down - DUT2: 138 (underflow=0)\n",
      "Count down - DUT1: 9 (underflow=0)\n",
      "Count down - DUT2: 137 (underflow=0)\n",
      "Count down - DUT1: 8 (underflow=0)\n",
      "Count down - DUT2: 136 (underflow=0)\n",
      "Count down - DUT1: 7 (underflow=0)\n",
      "Count down - DUT2: 135 (underflow=0)\n",
      "Count down - DUT1: 6 (underflow=0)\n",
      "Count down - DUT2: 134 (underflow=0)\n",
      "Count down - DUT1: 5 (underflow=0)\n",
      "Count down - DUT2: 133 (underflow=0)\n",
      "Count down - DUT1: 4 (underflow=0)\n",
      "Count down - DUT2: 132 (underflow=0)\n",
      "Count down - DUT1: 3 (underflow=0)\n",
      "Count down - DUT2: 131 (underflow=0)\n",
      "Count down - DUT1: 2 (underflow=0)\n",
      "Count down - DUT2: 130 (underflow=0)\n",
      "Count down - DUT1: 1 (underflow=0)\n",
      "Count down - DUT2: 129 (underflow=0)\n",
      "Count down - DUT1: 0 (underflow=0)\n",
      "Count down - DUT2: 128 (underflow=0)\n",
      "\n",
      "Phase 4: Load Operation Test\n",
      "After load 6 - DUT1 count: 6\n",
      "After load release - DUT1 count: 7\n",
      "\n",
      "Phase 5: Enable Control Test\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=1 - DUT1 count: 8 (should increment)\n",
      "Enable=1 - DUT1 count: 9 (should increment)\n",
      "Enable=1 - DUT1 count: 10 (should increment)\n",
      "\n",
      "Phase 6: Parameter Comparison\n",
      "DUT1 (4-bit, wrap-around): count=10, max_count=12\n",
      "DUT2 (8-bit, saturation): count=133, max_count=255\n",
      "\n",
      "Phase 7: Final Reset Test\n",
      "After final reset - DUT1: 1, DUT2: 129\n",
      "\n",
      "=== Simple Counter Testbench Completed ===\n",
      "Total simulation time: 430\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_1__simple_counter/obj_dir directory...\n",
      "Chapter_5_examples/example_1__simple_counter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_5_examples/example_1__simple_counter/\"\n",
    "files = [\"simple_counter.sv\", \"simple_counter_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4fe691e0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      " Container notebooks-verilator-1  Creating\n",
      " Container notebooks-verilator-1  Created\n",
      " Container notebooks-verilator-1  Starting\n",
      " Container notebooks-verilator-1  Started\n",
      "Could not initialize GTK!  Is DISPLAY env var/xhost set?\n",
      "\n",
      "Usage: gtkwave [OPTION]... [DUMPFILE] [SAVEFILE] [RCFILE]\n",
      "\n",
      "  -n, --nocli=DIRPATH        use file requester for dumpfile name\n",
      "  -f, --dump=FILE            specify dumpfile name\n",
      "  -F, --fastload             generate/use VCD recoder fastload files\n",
      "  -o, --optimize             optimize VCD to FST\n",
      "  -a, --save=FILE            specify savefile name\n",
      "  -A, --autosavename         assume savefile is suffix modified dumpfile name\n",
      "  -r, --rcfile=FILE          specify override .rcfile name\n",
      "  -d, --defaultskip          if missing .rcfile, do not use useful defaults\n",
      "  -D, --dualid=WHICH         specify multisession identifier\n",
      "  -l, --logfile=FILE         specify simulation logfile name for time values\n",
      "  -s, --start=TIME           specify start time for LXT2/VZT block skip\n",
      "  -e, --end=TIME             specify end time for LXT2/VZT block skip\n",
      "  -t, --stems=FILE           specify stems file for source code annotation\n",
      "  -c, --cpu=NUMCPUS          specify number of CPUs for parallelizable ops\n",
      "  -N, --nowm                 disable window manager for most windows\n",
      "  -M, --nomenus              do not render menubar (for making applets)\n",
      "  -S, --script=FILE          specify Tcl command script file for execution\n",
      "  -T, --tcl_init=FILE        specify Tcl command script file to be loaded on\n",
      "startup\n",
      "  -W, --wish                 enable Tcl command line on stdio\n",
      "  -R, --repscript=FILE       specify timer-driven Tcl command script file\n",
      "  -P, --repperiod=VALUE      specify repscript period in msec (default: 500)\n",
      "  -X, --xid=XID              specify XID of window for GtkPlug to connect to\n",
      "  -1, --rpcid=RPCID          specify RPCID of GConf session\n",
      "  -2, --chdir=DIR            specify new current working directory\n",
      "  -3, --restore              restore previous session\n",
      "  -4, --rcvar                specify single rc variable values individually\n",
      "  -5, --sstexclude           specify sst exclusion filter filename\n",
      "  -I, --interactive          interactive VCD mode (filename is shared mem ID)\n",
      "  -C, --comphier             use compressed hierarchy names (slower)\n",
      "  -g, --giga                 use gigabyte mempacking when recoding (slower)\n",
      "  -L, --legacy               use legacy VCD mode rather than the VCD recoder\n",
      "  -v, --vcd                  use stdin as a VCD dumpfile\n",
      "  -O, --output=FILE          specify filename for stdout/stderr redirect\n",
      "  -z, --slider-zoom          enable horizontal slider stretch zoom\n",
      "  -V, --version              display version banner then exit\n",
      "  -h, --help                 display this help then exit\n",
      "  -x, --exit                 exit after loading trace (for loader benchmarks)\n",
      "\n",
      "VCD files and save files may be compressed with zip or gzip.\n",
      "GHW files may be compressed with gzip or bzip2.\n",
      "Other formats must remain uncompressed due to their non-linear access.\n",
      "Note that DUMPFILE is optional if the --dump or --nocli options are specified.\n",
      "SAVEFILE and RCFILE are always optional.\n",
      "\n",
      "Report bugs to <bybell@rocketmail.com>.\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_1__simple_counter/obj_dir directory...\n",
      "Chapter_5_examples/example_1__simple_counter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_1__simple_counter/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "698e207e",
   "metadata": {},
   "source": [
    "### Example 2: Data Register\n",
    "data_register - Module instantiation examples (named vs positional connections)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b97fb130",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT) and Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "31fcb520",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_register.sv\n",
       "module data_register (\n",
       "    input  logic       clk,     // Clock signal\n",
       "    input  logic       rst_n,   // Active-low reset\n",
       "    input  logic       enable,  // Enable signal\n",
       "    input  logic [7:0] data_in, // 8-bit input data\n",
       "    output logic [7:0] data_out // 8-bit output data\n",
       ");\n",
       "\n",
       "    always_ff @(posedge clk or negedge rst_n) begin\n",
       "        if (!rst_n) begin\n",
       "            data_out <= 8'h00;  // Reset to zero\n",
       "        end else if (enable) begin\n",
       "            data_out <= data_in; // Load input data when enabled\n",
       "        end\n",
       "        // If enable is low, data_out retains its value\n",
       "    end\n",
       "\n",
       "    // Display messages for simulation\n",
       "    initial begin\n",
       "        $display();\n",
       "        $display(\"Data Register module initialized\");\n",
       "        $display(\"  - 8-bit register with enable control\");\n",
       "        $display(\"  - Active-low reset\");\n",
       "        $display();\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_register_testbench.sv\n",
       "module data_register_testbench;\n",
       "\n",
       "    // Testbench signals\n",
       "    logic       tb_clk;\n",
       "    logic       tb_rst_n;\n",
       "    logic       tb_enable;\n",
       "    logic [7:0] tb_data_in;\n",
       "    logic [7:0] tb_data_out_named;\n",
       "    logic [7:0] tb_data_out_positional;\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        tb_clk = 0;\n",
       "        forever #5 tb_clk = ~tb_clk; // 10ns period clock\n",
       "    end\n",
       "\n",
       "    // =================================================================\n",
       "    // EXAMPLE 1: NAMED PORT CONNECTIONS (Recommended method)\n",
       "    // =================================================================\n",
       "    data_register DUT_NAMED_CONNECTIONS (\n",
       "        .clk(tb_clk),\n",
       "        .rst_n(tb_rst_n),\n",
       "        .enable(tb_enable),\n",
       "        .data_in(tb_data_in),\n",
       "        .data_out(tb_data_out_named)\n",
       "    );\n",
       "\n",
       "    // =================================================================\n",
       "    // EXAMPLE 2: POSITIONAL PORT CONNECTIONS (Order matters!)\n",
       "    // =================================================================\n",
       "    data_register DUT_POSITIONAL_CONNECTIONS (\n",
       "        tb_clk,                    // clk (1st port)\n",
       "        tb_rst_n,                  // rst_n (2nd port)\n",
       "        tb_enable,                 // enable (3rd port)\n",
       "        tb_data_in,                // data_in (4th port)\n",
       "        tb_data_out_positional     // data_out (5th port)\n",
       "    );\n",
       "\n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"data_register_testbench.vcd\");\n",
       "        $dumpvars(0, data_register_testbench);\n",
       "\n",
       "        $display(\"=== Data Register Testbench Started ===\");\n",
       "        $display(\"Testing both named and positional instantiation methods\");\n",
       "        $display();\n",
       "\n",
       "        // Initialize signals\n",
       "        tb_rst_n = 0;\n",
       "        tb_enable = 0;\n",
       "        tb_data_in = 8'h00;\n",
       "\n",
       "        // Reset sequence\n",
       "        $display(\"Time %0t: Applying reset\", $time);\n",
       "        #20;\n",
       "        tb_rst_n = 1;\n",
       "        $display(\"Time %0t: Releasing reset\", $time);\n",
       "        #10;\n",
       "\n",
       "        // Test 1: Load data with enable\n",
       "        tb_enable = 1;\n",
       "        tb_data_in = 8'hAA;\n",
       "        $display(\"Time %0t: Loading data 0x%02h with enable=1\", $time, tb_data_in);\n",
       "        #20;\n",
       "        $display(\"Time %0t: Named output = 0x%02h, Positional output = 0x%02h\",\n",
       "                 $time, tb_data_out_named, tb_data_out_positional);\n",
       "\n",
       "        // Test 2: Change input with enable disabled\n",
       "        tb_enable = 0;\n",
       "        tb_data_in = 8'h55;\n",
       "        $display(\"Time %0t: Changing input to 0x%02h with enable=0\",\n",
       "                 $time, tb_data_in);\n",
       "        #20;\n",
       "        $display(\"Time %0t: Named output = 0x%02h, Positional output = 0x%02h\",\n",
       "                 $time, tb_data_out_named, tb_data_out_positional);\n",
       "        $display(\"  -> Data should remain unchanged (0xAA)\");\n",
       "\n",
       "        // Test 3: Enable again to load new data\n",
       "        tb_enable = 1;\n",
       "        $display(\"Time %0t: Re-enabling to load new data 0x%02h\",\n",
       "                 $time, tb_data_in);\n",
       "        #20;\n",
       "        $display(\"Time %0t: Named output = 0x%02h, Positional output = 0x%02h\",\n",
       "                 $time, tb_data_out_named, tb_data_out_positional);\n",
       "\n",
       "        $display();\n",
       "        $display(\"=== Both instantiation methods produce identical results ===\");\n",
       "        $display(\"Named connections: More readable and less error-prone\");\n",
       "        $display(\"Positional connections: Shorter but order-dependent\");\n",
       "        $display();\n",
       "        \n",
       "        #10;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "\n",
      "Data Register module initialized\n",
      "  - 8-bit register with enable control\n",
      "  - Active-low reset\n",
      "\n",
      "\n",
      "Data Register module initialized\n",
      "  - 8-bit register with enable control\n",
      "  - Active-low reset\n",
      "\n",
      "=== Data Register Testbench Started ===\n",
      "Testing both named and positional instantiation methods\n",
      "\n",
      "Time 0: Applying reset\n",
      "Time 20: Releasing reset\n",
      "Time 30: Loading data 0xaa with enable=1\n",
      "Time 50: Named output = 0xaa, Positional output = 0xaa\n",
      "Time 50: Changing input to 0x55 with enable=0\n",
      "Time 70: Named output = 0xaa, Positional output = 0xaa\n",
      "  -> Data should remain unchanged (0xAA)\n",
      "Time 70: Re-enabling to load new data 0x55\n",
      "Time 90: Named output = 0x55, Positional output = 0x55\n",
      "\n",
      "=== Both instantiation methods produce identical results ===\n",
      "Named connections: More readable and less error-prone\n",
      "Positional connections: Shorter but order-dependent\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_2__data_register/obj_dir directory...\n",
      "Chapter_5_examples/example_2__data_register/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_5_examples/example_2__data_register/\"\n",
    "files = [\"data_register.sv\", \"data_register_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f52f16d6",
   "metadata": {},
   "source": [
    "## Port Declarations and Directions\n",
    "\n",
    "SystemVerilog provides several ways to declare module ports, offering more flexibility than traditional Verilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a24af539",
   "metadata": {},
   "source": [
    "### Port Directions\n",
    "\n",
    "```systemverilog\n",
    "module port_example (\n",
    "    input  logic        clk,           // Input port\n",
    "    output logic        valid,         // Output port\n",
    "    inout  wire         bidir_signal,  // Bidirectional port\n",
    "    ref    int          shared_var     // Reference port (SystemVerilog)\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab0696d8",
   "metadata": {},
   "source": [
    "### ANSI-Style Port Declarations (Recommended)\n",
    "\n",
    "```systemverilog\n",
    "module counter #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic             clk,\n",
    "    input  logic             reset_n,\n",
    "    input  logic             enable,\n",
    "    input  logic             load,\n",
    "    input  logic [WIDTH-1:0] load_value,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic             overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH-1:0] count_reg;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            count_reg <= '0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (load) begin\n",
    "            count_reg <= load_value;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            {overflow, count_reg} <= count_reg + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign count = count_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "803cbd45",
   "metadata": {},
   "source": [
    "### Non-ANSI Style (Legacy)\n",
    "\n",
    "```systemverilog\n",
    "module counter (clk, reset_n, enable, count);\n",
    "    parameter WIDTH = 8;\n",
    "    \n",
    "    input             clk;\n",
    "    input             reset_n;\n",
    "    input             enable;\n",
    "    output [WIDTH-1:0] count;\n",
    "    \n",
    "    // Port declarations separate from module header\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29dacd6f",
   "metadata": {},
   "source": [
    "### Advanced Port Features\n",
    "\n",
    "**Interface Ports**:\n",
    "```systemverilog\n",
    "module processor (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    memory_if.master mem_bus,  // Interface port\n",
    "    axi4_if.slave    axi_port\n",
    ");\n",
    "```\n",
    "\n",
    "**Unpacked Array Ports**:\n",
    "```systemverilog\n",
    "module multi_port (\n",
    "    input  logic [7:0] data_in [0:3],   // Array of inputs\n",
    "    output logic [7:0] data_out [0:3]   // Array of outputs\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d18d198",
   "metadata": {},
   "source": [
    "### Example 3: Port Direction\n",
    "port_direction - Different port types (input, output, inout, ref)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "fbdf80af",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// port_direction.sv\n",
       "module port_direction (\n",
       "    // INPUT ports - data flows INTO the module\n",
       "    input  logic       clk,        // Clock signal\n",
       "    input  logic       reset_n,    // Active-low reset\n",
       "    input  logic [3:0] data_in,    // 4-bit input data\n",
       "    \n",
       "    // OUTPUT ports - data flows OUT of the module\n",
       "    output logic [3:0] data_out,   // 4-bit output data\n",
       "    output logic       valid_out,  // Output valid flag\n",
       "    \n",
       "    // INOUT ports - bidirectional data flow\n",
       "    inout  wire  [7:0] bus_data,   // 8-bit bidirectional bus\n",
       "    \n",
       "    // REF ports - pass by reference (SystemVerilog only)\n",
       "    ref    logic [1:0] ref_counter // Reference to external counter\n",
       ");\n",
       "\n",
       "    // Internal signals\n",
       "    logic       bus_enable;    // Controls bus direction\n",
       "    logic [7:0] internal_bus;  // Internal bus data\n",
       "    \n",
       "    // Simple counter for demonstration\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            data_out <= 4'h0;\n",
       "            valid_out <= 1'b0;\n",
       "            internal_bus <= 8'h00;\n",
       "            bus_enable <= 1'b0;\n",
       "        end else begin\n",
       "            // Process input data (double it)\n",
       "            data_out <= data_in * 2;\n",
       "            valid_out <= |data_in;  // Valid if any input bit is set\n",
       "            \n",
       "            // Bus control logic\n",
       "            bus_enable <= data_in[0];  // Use LSB to control bus\n",
       "            if (data_in[0]) begin\n",
       "                internal_bus <= {4'h0, data_in};  // Drive bus\n",
       "            end\n",
       "            \n",
       "            // Modify ref_counter directly (demonstrates ref port)\n",
       "            if (valid_out) begin\n",
       "                ref_counter <= ref_counter + 1;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Bidirectional bus driver\n",
       "    assign bus_data = bus_enable ? internal_bus : 8'hZZ;\n",
       "    \n",
       "    // Display messages for simulation\n",
       "    initial begin\n",
       "        $display();\n",
       "        $display(\"Port Direction Demo module initialized\");\n",
       "        $display(\"  - INPUT: clk, reset_n, data_in\");\n",
       "        $display(\"  - OUTPUT: data_out, valid_out\");\n",
       "        $display(\"  - INOUT: bus_data (bidirectional)\");\n",
       "        $display(\"  - REF: ref_counter (pass by reference)\");\n",
       "        $display();\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// port_direction_testbench.sv\n",
       "module port_direction_testbench;\n",
       "\n",
       "    // Testbench signals for different port types\n",
       "    logic       tb_clk;\n",
       "    logic       tb_reset_n;\n",
       "    logic [3:0] tb_data_in;        // INPUT port connection\n",
       "    logic [3:0] tb_data_out;       // OUTPUT port connection\n",
       "    logic       tb_valid_out;      // OUTPUT port connection\n",
       "    wire  [7:0] tb_bus_data;       // INOUT port connection (wire)\n",
       "    logic [1:0] tb_ref_counter;    // REF port connection\n",
       "    \n",
       "    // Additional signals for testing inout port\n",
       "    logic       tb_bus_drive;\n",
       "    logic [7:0] tb_bus_value;\n",
       "\n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        tb_clk = 0;\n",
       "        forever #5 tb_clk = ~tb_clk; // 10ns period clock\n",
       "    end\n",
       "\n",
       "    // =============================================================\n",
       "    // MODULE INSTANTIATION - Demonstrating all port types\n",
       "    // =============================================================\n",
       "    port_direction DUT (\n",
       "        // INPUT ports - we drive these from testbench\n",
       "        .clk(tb_clk),\n",
       "        .reset_n(tb_reset_n),\n",
       "        .data_in(tb_data_in),\n",
       "        \n",
       "        // OUTPUT ports - module drives these to testbench\n",
       "        .data_out(tb_data_out),\n",
       "        .valid_out(tb_valid_out),\n",
       "        \n",
       "        // INOUT port - bidirectional connection\n",
       "        .bus_data(tb_bus_data),\n",
       "        \n",
       "        // REF port - direct reference to testbench variable\n",
       "        .ref_counter(tb_ref_counter)\n",
       "    );\n",
       "\n",
       "    // Bidirectional bus driver for testing\n",
       "    assign tb_bus_data = tb_bus_drive ? tb_bus_value : 8'hZZ;\n",
       "\n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Dump waves\n",
       "        $dumpfile(\"port_direction_testbench.vcd\");\n",
       "        $dumpvars(0, port_direction_testbench);\n",
       "\n",
       "        $display(\"=== Port Direction Demo Testbench Started ===\");\n",
       "        $display();\n",
       "\n",
       "        // Initialize signals\n",
       "        tb_reset_n = 0;\n",
       "        tb_data_in = 4'h0;\n",
       "        tb_ref_counter = 2'b00;\n",
       "        tb_bus_drive = 0;\n",
       "        tb_bus_value = 8'h00;\n",
       "\n",
       "        // Reset sequence\n",
       "        $display(\"Time %0t: Applying reset\", $time);\n",
       "        #20;\n",
       "        tb_reset_n = 1;\n",
       "        $display(\"Time %0t: Releasing reset\", $time);\n",
       "        #10;\n",
       "\n",
       "        // Test 1: INPUT and OUTPUT ports\n",
       "        $display(\"--- Testing INPUT and OUTPUT ports ---\");\n",
       "        tb_data_in = 4'h3;\n",
       "        #20;\n",
       "        $display(\"Time %0t: INPUT data_in = %d, OUTPUT data_out = %d, valid = %b\", \n",
       "                 $time, tb_data_in, tb_data_out, tb_valid_out);\n",
       "        $display(\"  -> Module doubles input: %d * 2 = %d\", \n",
       "                 tb_data_in, tb_data_out);\n",
       "        \n",
       "        // Test 2: REF port modification\n",
       "        $display(\"--- Testing REF port ---\");\n",
       "        $display(\"Time %0t: REF counter before = %d\", $time, tb_ref_counter);\n",
       "        tb_data_in = 4'h5;\n",
       "        #20;\n",
       "        $display(\"Time %0t: REF counter after = %d\", $time, tb_ref_counter);\n",
       "        $display(\"  -> Module modified ref_counter directly!\");\n",
       "\n",
       "        // Test 3: INOUT port - Module driving bus\n",
       "        $display(\"--- Testing INOUT port - Module driving ---\");\n",
       "        tb_data_in = 4'h7;  // LSB = 1, so module will drive bus\n",
       "        #20;\n",
       "        $display(\"Time %0t: Module driving bus_data = 0x%02h\", \n",
       "                 $time, tb_bus_data);\n",
       "        $display(\"  -> Module drives bus when data_in[0] = 1\");\n",
       "\n",
       "        // Test 4: INOUT port - Testbench driving bus\n",
       "        $display(\"--- Testing INOUT port - Testbench driving ---\");\n",
       "        tb_data_in = 4'h6;  // LSB = 0, so module tri-states bus\n",
       "        tb_bus_drive = 1;\n",
       "        tb_bus_value = 8'hFF;\n",
       "        #20;\n",
       "        $display(\"Time %0t: Testbench driving bus_data = 0x%02h\", \n",
       "                 $time, tb_bus_data);\n",
       "        $display(\"  -> Testbench drives bus when module tri-states\");\n",
       "\n",
       "        // Test 5: Show final state\n",
       "        tb_bus_drive = 0;\n",
       "        tb_data_in = 4'h0;\n",
       "        #20;\n",
       "        $display();\n",
       "        $display(\"=== Final Results ===\");\n",
       "        $display(\"INPUT ports: Driven by testbench to module\");\n",
       "        $display(\"OUTPUT ports: Driven by module to testbench\");\n",
       "        $display(\"INOUT ports: Bidirectional, either side can drive\");\n",
       "        $display(\"REF ports: Direct reference, module can modify testbench vars\");\n",
       "        $display(\"Final ref_counter value: %d\", tb_ref_counter);\n",
       "        $display();\n",
       "\n",
       "        #10;\n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "\n",
      "Port Direction Demo module initialized\n",
      "  - INPUT: clk, reset_n, data_in\n",
      "  - OUTPUT: data_out, valid_out\n",
      "  - INOUT: bus_data (bidirectional)\n",
      "  - REF: ref_counter (pass by reference)\n",
      "\n",
      "=== Port Direction Demo Testbench Started ===\n",
      "\n",
      "Time 0: Applying reset\n",
      "Time 20: Releasing reset\n",
      "--- Testing INPUT and OUTPUT ports ---\n",
      "Time 50: INPUT data_in =  3, OUTPUT data_out =  6, valid = 1\n",
      "  -> Module doubles input:  3 * 2 =  6\n",
      "--- Testing REF port ---\n",
      "Time 50: REF counter before = 1\n",
      "Time 70: REF counter after = 3\n",
      "  -> Module modified ref_counter directly!\n",
      "--- Testing INOUT port - Module driving ---\n",
      "Time 90: Module driving bus_data = 0x07\n",
      "  -> Module drives bus when data_in[0] = 1\n",
      "--- Testing INOUT port - Testbench driving ---\n",
      "Time 110: Testbench driving bus_data = 0xff\n",
      "  -> Testbench drives bus when module tri-states\n",
      "\n",
      "=== Final Results ===\n",
      "INPUT ports: Driven by testbench to module\n",
      "OUTPUT ports: Driven by module to testbench\n",
      "INOUT ports: Bidirectional, either side can drive\n",
      "REF ports: Direct reference, module can modify testbench vars\n",
      "Final ref_counter value: 0\n",
      "\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_3__port_direction/obj_dir directory...\n",
      "Chapter_5_examples/example_3__port_direction/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_5_examples/example_3__port_direction/\"\n",
    "files = [\"port_direction.sv\", \"port_direction_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc0ea002",
   "metadata": {},
   "source": [
    "### Example 4: Array Port Module\n",
    "array_port_module - Unpacked array ports demonstration"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "c70e86ae",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_port_module.sv - Fixed version with proper bit widths\n",
       "module array_port_module #(\n",
       "    parameter int DATA_WIDTH = 8,               // Width of each data element\n",
       "    parameter int NUM_CHANNELS = 4              // Number of parallel channels\n",
       ") (\n",
       "    // Clock and reset\n",
       "    input  logic                            clk,\n",
       "    input  logic                            reset_n,\n",
       "    input  logic                            enable,\n",
       "    \n",
       "    // Unpacked array input ports - multiple data channels\n",
       "    input  logic [DATA_WIDTH-1:0]          data_in [NUM_CHANNELS],     // Array of input data\n",
       "    input  logic                            valid_in [NUM_CHANNELS],    // Array of valid signals\n",
       "    \n",
       "    // Unpacked array output ports\n",
       "    output logic [DATA_WIDTH-1:0]          data_out [NUM_CHANNELS],    // Array of output data\n",
       "    output logic                            valid_out [NUM_CHANNELS],   // Array of valid outputs\n",
       "    \n",
       "    // Status arrays\n",
       "    output logic [7:0]                      channel_count [NUM_CHANNELS],   // Per-channel counters\n",
       "    output logic [DATA_WIDTH-1:0]          channel_max [NUM_CHANNELS],     // Maximum value per channel\n",
       "    output logic [DATA_WIDTH-1:0]          channel_min [NUM_CHANNELS]      // Minimum value per channel\n",
       ");\n",
       "\n",
       "    // Generate block for per-channel processing\n",
       "    generate\n",
       "        genvar ch;\n",
       "        for (ch = 0; ch < NUM_CHANNELS; ch++) begin : channel_proc\n",
       "            \n",
       "            // Per-channel registers\n",
       "            logic [DATA_WIDTH-1:0] data_reg;\n",
       "            logic                   valid_reg;\n",
       "            logic [7:0]            counter;\n",
       "            logic [DATA_WIDTH-1:0] max_val;\n",
       "            logic [DATA_WIDTH-1:0] min_val;\n",
       "            \n",
       "            // Per-channel processing logic\n",
       "            always_ff @(posedge clk or negedge reset_n) begin\n",
       "                if (!reset_n) begin\n",
       "                    data_reg <= '0;\n",
       "                    valid_reg <= 1'b0;\n",
       "                    counter <= '0;\n",
       "                    max_val <= '0;\n",
       "                    min_val <= '1; // All 1s for minimum initialization\n",
       "                end else if (enable) begin\n",
       "                    // Process input data\n",
       "                    data_reg <= data_in[ch];\n",
       "                    valid_reg <= valid_in[ch];\n",
       "                    \n",
       "                    // Update statistics when valid data arrives\n",
       "                    if (valid_in[ch]) begin\n",
       "                        counter <= counter + 1'b1;\n",
       "                        \n",
       "                        // Track max/min values\n",
       "                        if (data_in[ch] > max_val) begin\n",
       "                            max_val <= data_in[ch];\n",
       "                        end\n",
       "                        if (data_in[ch] < min_val) begin\n",
       "                            min_val <= data_in[ch];\n",
       "                        end\n",
       "                    end\n",
       "                end\n",
       "            end\n",
       "            \n",
       "            // Connect internal registers to output arrays\n",
       "            assign data_out[ch] = data_reg;\n",
       "            assign valid_out[ch] = valid_reg;\n",
       "            assign channel_count[ch] = counter;\n",
       "            assign channel_max[ch] = max_val;\n",
       "            assign channel_min[ch] = min_val;\n",
       "        end\n",
       "    endgenerate\n",
       "    \n",
       "    // Cross-channel operations using array manipulation\n",
       "    logic [DATA_WIDTH-1:0] sum_all_channels;\n",
       "    logic [$clog2(NUM_CHANNELS+1)-1:0] active_channels;\n",
       "    \n",
       "    // Calculate sum and count of active channels\n",
       "    always_comb begin\n",
       "        sum_all_channels = '0;\n",
       "        active_channels = '0;\n",
       "        \n",
       "        for (int i = 0; i < NUM_CHANNELS; i++) begin\n",
       "            if (valid_out[i]) begin\n",
       "                sum_all_channels += data_out[i];\n",
       "                active_channels++;\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Simple array comparison example - fixed width truncation\n",
       "    logic [DATA_WIDTH-1:0] highest_value;\n",
       "    logic [$clog2(NUM_CHANNELS)-1:0] highest_channel;\n",
       "    \n",
       "    always_comb begin\n",
       "        highest_value = '0;\n",
       "        highest_channel = '0;\n",
       "        \n",
       "        for (int i = 0; i < NUM_CHANNELS; i++) begin\n",
       "            if (valid_out[i] && (data_out[i] > highest_value)) begin\n",
       "                highest_value = data_out[i];\n",
       "                highest_channel = i[$clog2(NUM_CHANNELS)-1:0]; // Fixed: proper width conversion\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Parameter validation and info display\n",
       "    initial begin\n",
       "        assert (NUM_CHANNELS > 0 && NUM_CHANNELS <= 16) \n",
       "            else $error(\"NUM_CHANNELS must be between 1 and 16\");\n",
       "        assert (DATA_WIDTH > 0 && DATA_WIDTH <= 16) \n",
       "            else $error(\"DATA_WIDTH must be between 1 and 16\");\n",
       "        \n",
       "        $display(\"Simple Array Port Module Initialized:\");\n",
       "        $display(\"  DATA_WIDTH = %0d bits\", DATA_WIDTH);\n",
       "        $display(\"  NUM_CHANNELS = %0d\", NUM_CHANNELS);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// array_port_module_testbench.sv - Fixed testbench with proper array syntax\n",
       "module array_port_module_testbench;\n",
       "\n",
       "    // Testbench parameters\n",
       "    localparam int CLK_PERIOD = 10;\n",
       "    localparam int TB_DATA_WIDTH = 8;\n",
       "    localparam int TB_NUM_CHANNELS = 4;\n",
       "    \n",
       "    // Testbench signals - using arrays to match DUT\n",
       "    logic                               clk;\n",
       "    logic                               reset_n;\n",
       "    logic                               enable;\n",
       "    \n",
       "    // Array signals\n",
       "    logic [TB_DATA_WIDTH-1:0]          data_in [TB_NUM_CHANNELS];\n",
       "    logic                               valid_in [TB_NUM_CHANNELS];\n",
       "    logic [TB_DATA_WIDTH-1:0]          data_out [TB_NUM_CHANNELS];\n",
       "    logic                               valid_out [TB_NUM_CHANNELS];\n",
       "    logic [7:0]                        channel_count [TB_NUM_CHANNELS];\n",
       "    logic [TB_DATA_WIDTH-1:0]          channel_max [TB_NUM_CHANNELS];\n",
       "    logic [TB_DATA_WIDTH-1:0]          channel_min [TB_NUM_CHANNELS];\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #(CLK_PERIOD/2) clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // DUT instantiation\n",
       "    array_port_module #(\n",
       "        .DATA_WIDTH(TB_DATA_WIDTH),\n",
       "        .NUM_CHANNELS(TB_NUM_CHANNELS)\n",
       "    ) dut (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .data_in(data_in),\n",
       "        .valid_in(valid_in),\n",
       "        .data_out(data_out),\n",
       "        .valid_out(valid_out),\n",
       "        .channel_count(channel_count),\n",
       "        .channel_max(channel_max),\n",
       "        .channel_min(channel_min)\n",
       "    );\n",
       "    \n",
       "    // Task to send data to a specific channel\n",
       "    task automatic send_data(input int channel, input logic [TB_DATA_WIDTH-1:0] data, input logic valid);\n",
       "        if (channel < TB_NUM_CHANNELS) begin\n",
       "            data_in[channel] = data;\n",
       "            valid_in[channel] = valid;\n",
       "        end\n",
       "    endtask\n",
       "    \n",
       "    // Task to display all channel status\n",
       "    task automatic display_status();\n",
       "        $display(\"\\n=== Channel Status at time %0t ===\", $time);\n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            $display(\"Channel %0d: out=%3d, valid=%b, count=%3d, max=%3d, min=%3d\",\n",
       "                    i, data_out[i], valid_out[i], channel_count[i], \n",
       "                    channel_max[i], channel_min[i]);\n",
       "        end\n",
       "        $display(\"====================================\\n\");\n",
       "    endtask\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"array_port_module_testbench.vcd\");\n",
       "        $dumpvars(0, array_port_module_testbench);\n",
       "        \n",
       "        $display(\"=== Simple Array Port Module Testbench Started ===\");\n",
       "        $display(\"Testing with %0d channels, %0d-bit data width\", TB_NUM_CHANNELS, TB_DATA_WIDTH);\n",
       "        \n",
       "        // Initialize all signals\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        \n",
       "        // Initialize input arrays\n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            data_in[i] = 0;\n",
       "            valid_in[i] = 0;\n",
       "        end\n",
       "        \n",
       "        // Reset sequence\n",
       "        $display(\"\\nPhase 1: Reset Test\");\n",
       "        #(CLK_PERIOD * 2);\n",
       "        reset_n = 1;\n",
       "        enable = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        display_status();\n",
       "        \n",
       "        // Phase 2: Send data to all channels simultaneously\n",
       "        $display(\"Phase 2: Send Data to All Channels\");\n",
       "        for (int cycle = 0; cycle < 5; cycle++) begin\n",
       "            $display(\"Cycle %0d:\", cycle);\n",
       "            for (int ch = 0; ch < TB_NUM_CHANNELS; ch++) begin\n",
       "                send_data(ch, 8'(cycle * 20 + ch * 5), 1'b1);\n",
       "            end\n",
       "            #(CLK_PERIOD);\n",
       "            display_status();\n",
       "        end\n",
       "        \n",
       "        // Phase 3: Send data to specific channels only\n",
       "        $display(\"Phase 3: Selective Channel Operation\");\n",
       "        \n",
       "        // Clear all valid signals first\n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            valid_in[i] = 0;\n",
       "        end\n",
       "        #(CLK_PERIOD);\n",
       "        \n",
       "        // Send to channel 0 and 2 only\n",
       "        send_data(0, 8'd150, 1'b1);\n",
       "        send_data(2, 8'd200, 1'b1);\n",
       "        #(CLK_PERIOD);\n",
       "        display_status();\n",
       "        \n",
       "        // Send to channel 1 and 3 only\n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            valid_in[i] = 0;\n",
       "        end\n",
       "        send_data(1, 8'd75, 1'b1);\n",
       "        send_data(3, 8'd250, 1'b1);\n",
       "        #(CLK_PERIOD);\n",
       "        display_status();\n",
       "        \n",
       "        // Phase 4: Test min/max tracking\n",
       "        $display(\"Phase 4: Min/Max Value Tracking\");\n",
       "        \n",
       "        // Use the pre-declared test_val variable\n",
       "        for (int cycle = 0; cycle < 5; cycle++) begin\n",
       "            case (cycle)\n",
       "                0: test_val = 50;\n",
       "                1: test_val = 200;\n",
       "                2: test_val = 10;\n",
       "                3: test_val = 240;\n",
       "                4: test_val = 30;\n",
       "                default: test_val = 0;\n",
       "            endcase\n",
       "            \n",
       "            $display(\"Sending test value %0d to all channels\", test_val);\n",
       "            for (int ch = 0; ch < TB_NUM_CHANNELS; ch++) begin\n",
       "                send_data(ch, test_val, 1'b1);\n",
       "            end\n",
       "            #(CLK_PERIOD);\n",
       "            display_status();\n",
       "        end\n",
       "        \n",
       "        // Phase 5: Test enable control\n",
       "        $display(\"Phase 5: Enable Control Test\");\n",
       "        \n",
       "        // Disable the module\n",
       "        enable = 0;\n",
       "        for (int ch = 0; ch < TB_NUM_CHANNELS; ch++) begin\n",
       "            send_data(ch, 8'd100, 1'b1);\n",
       "        end\n",
       "        #(CLK_PERIOD * 2);\n",
       "        $display(\"With enable=0 (should not process new data):\");\n",
       "        display_status();\n",
       "        \n",
       "        // Re-enable\n",
       "        enable = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"With enable=1 (should process new data):\");\n",
       "        display_status();\n",
       "        \n",
       "        // Phase 6: Counter test\n",
       "        $display(\"Phase 6: Counter Test - Send Multiple Values\");\n",
       "        for (int burst = 0; burst < 3; burst++) begin\n",
       "            for (int ch = 0; ch < TB_NUM_CHANNELS; ch++) begin\n",
       "                send_data(ch, 8'(burst * 50 + ch * 10), 1'b1);\n",
       "            end\n",
       "            #(CLK_PERIOD);\n",
       "        end\n",
       "        display_status();\n",
       "        \n",
       "        // Phase 7: Final test with mixed valid signals\n",
       "        $display(\"Phase 7: Mixed Valid Signals Test\");\n",
       "        for (int cycle = 0; cycle < 4; cycle++) begin\n",
       "            for (int ch = 0; ch < TB_NUM_CHANNELS; ch++) begin\n",
       "                // Alternate valid signals in a pattern - fixed width truncation\n",
       "                logic valid = ((cycle + ch) % 2) == 1;\n",
       "                send_data(ch, 8'(cycle * 30 + ch), valid);\n",
       "            end\n",
       "            #(CLK_PERIOD);\n",
       "            if (cycle % 2 == 1) display_status();\n",
       "        end\n",
       "        \n",
       "        // Final status\n",
       "        $display(\"Final Status:\");\n",
       "        // Clear all inputs\n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            valid_in[i] = 0;\n",
       "        end\n",
       "        #(CLK_PERIOD);\n",
       "        display_status();\n",
       "        \n",
       "        $display(\"=== Array Port Module Testbench Completed ===\");\n",
       "        $display(\"Total simulation time: %0t\", $time);\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for interesting events\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n && enable) begin\n",
       "            // Count how many channels are active\n",
       "            int active_count = 0;\n",
       "            for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "                if (valid_in[i]) active_count++;\n",
       "            end\n",
       "            \n",
       "            if (active_count == TB_NUM_CHANNELS) begin\n",
       "                $display(\"*** ALL %0d CHANNELS ACTIVE at time %0t ***\", TB_NUM_CHANNELS, $time);\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Example of array manipulation in testbench\n",
       "    logic [TB_DATA_WIDTH-1:0] sum_outputs;\n",
       "    logic [TB_DATA_WIDTH-1:0] max_output;\n",
       "    int valid_output_count;\n",
       "    \n",
       "    // Test value variable for Phase 4\n",
       "    logic [TB_DATA_WIDTH-1:0] test_val;\n",
       "    \n",
       "    // Calculate statistics from output arrays\n",
       "    always_comb begin\n",
       "        sum_outputs = '0;\n",
       "        max_output = '0;\n",
       "        valid_output_count = 0;\n",
       "        \n",
       "        for (int i = 0; i < TB_NUM_CHANNELS; i++) begin\n",
       "            if (valid_out[i]) begin\n",
       "                sum_outputs += data_out[i];\n",
       "                valid_output_count++;\n",
       "                if (data_out[i] > max_output) begin\n",
       "                    max_output = data_out[i];\n",
       "                end\n",
       "            end\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Varray_port_module_testbench.cpp\n",
      "Varray_port_module_testbench___024root__DepSet_hfa4587c2__0.cpp\n",
      "Varray_port_module_testbench___024root__DepSet_hf37b5b4e__0.cpp\n",
      "Varray_port_module_testbench__main.cpp\n",
      "Varray_port_module_testbench__Trace__0.cpp\n",
      "Varray_port_module_testbench__ConstPool_0.cpp\n",
      "Varray_port_module_testbench___024root__Slow.cpp\n",
      "Varray_port_module_testbench___024root__DepSet_hfa4587c2__0__Slow.cpp\n",
      "Varray_port_module_testbench___024root__DepSet_hf37b5b4e__0__Slow.cpp\n",
      "Varray_port_module_testbench__Syms.cpp\n",
      "Varray_port_module_testbench__Trace__0__Slow.cpp\n",
      "Varray_port_module_testbench__TraceDecls__0__Slow.cpp >\n",
      "Varray_port_module_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Varray_port_module_testbench__ALL.o Varray_port_module_testbench__ALL.cpp\n",
      "echo \"\" > Varray_port_module_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Varray_port_module_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Varray_port_module_testbench\n",
      "rm Varray_port_module_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.048 MB sources in 3 modules, into 0.257 MB in 12 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 32.181 s (elab=0.016, cvt=0.176, bld=31.692); cpu 0.138 s\n",
      "on 1 threads; alloced 23.180 MB\n",
      "Simple Array Port Module Initialized:\n",
      "  DATA_WIDTH = 8 bits\n",
      "  NUM_CHANNELS = 4\n",
      "=== Simple Array Port Module Testbench Started ===\n",
      "Testing with 4 channels, 8-bit data width\n",
      "\n",
      "Phase 1: Reset Test\n",
      "\n",
      "=== Channel Status at time 30 ===\n",
      "Channel 0: out=  0, valid=0, count=  0, max=  0, min=255\n",
      "Channel 1: out=  0, valid=0, count=  0, max=  0, min=255\n",
      "Channel 2: out=  0, valid=0, count=  0, max=  0, min=255\n",
      "Channel 3: out=  0, valid=0, count=  0, max=  0, min=255\n",
      "====================================\n",
      "\n",
      "Phase 2: Send Data to All Channels\n",
      "Cycle 0:\n",
      "*** ALL 4 CHANNELS ACTIVE at time 35 ***\n",
      "\n",
      "=== Channel Status at time 40 ===\n",
      "Channel 0: out=  0, valid=1, count=  1, max=  0, min=  0\n",
      "Channel 1: out=  5, valid=1, count=  1, max=  5, min=  5\n",
      "Channel 2: out= 10, valid=1, count=  1, max= 10, min= 10\n",
      "Channel 3: out= 15, valid=1, count=  1, max= 15, min= 15\n",
      "====================================\n",
      "\n",
      "Cycle 1:\n",
      "*** ALL 4 CHANNELS ACTIVE at time 45 ***\n",
      "\n",
      "=== Channel Status at time 50 ===\n",
      "Channel 0: out= 20, valid=1, count=  2, max= 20, min=  0\n",
      "Channel 1: out= 25, valid=1, count=  2, max= 25, min=  5\n",
      "Channel 2: out= 30, valid=1, count=  2, max= 30, min= 10\n",
      "Channel 3: out= 35, valid=1, count=  2, max= 35, min= 15\n",
      "====================================\n",
      "\n",
      "Cycle 2:\n",
      "*** ALL 4 CHANNELS ACTIVE at time 55 ***\n",
      "\n",
      "=== Channel Status at time 60 ===\n",
      "Channel 0: out= 40, valid=1, count=  3, max= 40, min=  0\n",
      "Channel 1: out= 45, valid=1, count=  3, max= 45, min=  5\n",
      "Channel 2: out= 50, valid=1, count=  3, max= 50, min= 10\n",
      "Channel 3: out= 55, valid=1, count=  3, max= 55, min= 15\n",
      "====================================\n",
      "\n",
      "Cycle 3:\n",
      "*** ALL 4 CHANNELS ACTIVE at time 65 ***\n",
      "\n",
      "=== Channel Status at time 70 ===\n",
      "Channel 0: out= 60, valid=1, count=  4, max= 60, min=  0\n",
      "Channel 1: out= 65, valid=1, count=  4, max= 65, min=  5\n",
      "Channel 2: out= 70, valid=1, count=  4, max= 70, min= 10\n",
      "Channel 3: out= 75, valid=1, count=  4, max= 75, min= 15\n",
      "====================================\n",
      "\n",
      "Cycle 4:\n",
      "*** ALL 4 CHANNELS ACTIVE at time 75 ***\n",
      "\n",
      "=== Channel Status at time 80 ===\n",
      "Channel 0: out= 80, valid=1, count=  5, max= 80, min=  0\n",
      "Channel 1: out= 85, valid=1, count=  5, max= 85, min=  5\n",
      "Channel 2: out= 90, valid=1, count=  5, max= 90, min= 10\n",
      "Channel 3: out= 95, valid=1, count=  5, max= 95, min= 15\n",
      "====================================\n",
      "\n",
      "Phase 3: Selective Channel Operation\n",
      "\n",
      "=== Channel Status at time 100 ===\n",
      "Channel 0: out=150, valid=1, count=  6, max=150, min=  0\n",
      "Channel 1: out= 85, valid=0, count=  5, max= 85, min=  5\n",
      "Channel 2: out=200, valid=1, count=  6, max=200, min= 10\n",
      "Channel 3: out= 95, valid=0, count=  5, max= 95, min= 15\n",
      "====================================\n",
      "\n",
      "\n",
      "=== Channel Status at time 110 ===\n",
      "Channel 0: out=150, valid=0, count=  6, max=150, min=  0\n",
      "Channel 1: out= 75, valid=1, count=  6, max= 85, min=  5\n",
      "Channel 2: out=200, valid=0, count=  6, max=200, min= 10\n",
      "Channel 3: out=250, valid=1, count=  6, max=250, min= 15\n",
      "====================================\n",
      "\n",
      "Phase 4: Min/Max Value Tracking\n",
      "Sending test value 50 to all channels\n",
      "*** ALL 4 CHANNELS ACTIVE at time 115 ***\n",
      "\n",
      "=== Channel Status at time 120 ===\n",
      "Channel 0: out= 50, valid=1, count=  7, max=150, min=  0\n",
      "Channel 1: out= 50, valid=1, count=  7, max= 85, min=  5\n",
      "Channel 2: out= 50, valid=1, count=  7, max=200, min= 10\n",
      "Channel 3: out= 50, valid=1, count=  7, max=250, min= 15\n",
      "====================================\n",
      "\n",
      "Sending test value 200 to all channels\n",
      "*** ALL 4 CHANNELS ACTIVE at time 125 ***\n",
      "\n",
      "=== Channel Status at time 130 ===\n",
      "Channel 0: out=200, valid=1, count=  8, max=200, min=  0\n",
      "Channel 1: out=200, valid=1, count=  8, max=200, min=  5\n",
      "Channel 2: out=200, valid=1, count=  8, max=200, min= 10\n",
      "Channel 3: out=200, valid=1, count=  8, max=250, min= 15\n",
      "====================================\n",
      "\n",
      "Sending test value 10 to all channels\n",
      "*** ALL 4 CHANNELS ACTIVE at time 135 ***\n",
      "\n",
      "=== Channel Status at time 140 ===\n",
      "Channel 0: out= 10, valid=1, count=  9, max=200, min=  0\n",
      "Channel 1: out= 10, valid=1, count=  9, max=200, min=  5\n",
      "Channel 2: out= 10, valid=1, count=  9, max=200, min= 10\n",
      "Channel 3: out= 10, valid=1, count=  9, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "Sending test value 240 to all channels\n",
      "*** ALL 4 CHANNELS ACTIVE at time 145 ***\n",
      "\n",
      "=== Channel Status at time 150 ===\n",
      "Channel 0: out=240, valid=1, count= 10, max=240, min=  0\n",
      "Channel 1: out=240, valid=1, count= 10, max=240, min=  5\n",
      "Channel 2: out=240, valid=1, count= 10, max=240, min= 10\n",
      "Channel 3: out=240, valid=1, count= 10, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "Sending test value 30 to all channels\n",
      "*** ALL 4 CHANNELS ACTIVE at time 155 ***\n",
      "\n",
      "=== Channel Status at time 160 ===\n",
      "Channel 0: out= 30, valid=1, count= 11, max=240, min=  0\n",
      "Channel 1: out= 30, valid=1, count= 11, max=240, min=  5\n",
      "Channel 2: out= 30, valid=1, count= 11, max=240, min= 10\n",
      "Channel 3: out= 30, valid=1, count= 11, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "Phase 5: Enable Control Test\n",
      "With enable=0 (should not process new data):\n",
      "\n",
      "=== Channel Status at time 180 ===\n",
      "Channel 0: out= 30, valid=1, count= 11, max=240, min=  0\n",
      "Channel 1: out= 30, valid=1, count= 11, max=240, min=  5\n",
      "Channel 2: out= 30, valid=1, count= 11, max=240, min= 10\n",
      "Channel 3: out= 30, valid=1, count= 11, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "*** ALL 4 CHANNELS ACTIVE at time 185 ***\n",
      "With enable=1 (should process new data):\n",
      "\n",
      "=== Channel Status at time 190 ===\n",
      "Channel 0: out=100, valid=1, count= 12, max=240, min=  0\n",
      "Channel 1: out=100, valid=1, count= 12, max=240, min=  5\n",
      "Channel 2: out=100, valid=1, count= 12, max=240, min= 10\n",
      "Channel 3: out=100, valid=1, count= 12, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "Phase 6: Counter Test - Send Multiple Values\n",
      "*** ALL 4 CHANNELS ACTIVE at time 195 ***\n",
      "*** ALL 4 CHANNELS ACTIVE at time 205 ***\n",
      "*** ALL 4 CHANNELS ACTIVE at time 215 ***\n",
      "\n",
      "=== Channel Status at time 220 ===\n",
      "Channel 0: out=100, valid=1, count= 15, max=240, min=  0\n",
      "Channel 1: out=110, valid=1, count= 15, max=240, min=  5\n",
      "Channel 2: out=120, valid=1, count= 15, max=240, min= 10\n",
      "Channel 3: out=130, valid=1, count= 15, max=250, min= 10\n",
      "====================================\n",
      "\n",
      "Phase 7: Mixed Valid Signals Test\n",
      "\n",
      "=== Channel Status at time 240 ===\n",
      "Channel 0: out= 30, valid=1, count= 16, max=240, min=  0\n",
      "Channel 1: out= 31, valid=0, count= 16, max=240, min=  1\n",
      "Channel 2: out= 32, valid=1, count= 16, max=240, min= 10\n",
      "Channel 3: out= 33, valid=0, count= 16, max=250, min=  3\n",
      "====================================\n",
      "\n",
      "\n",
      "=== Channel Status at time 260 ===\n",
      "Channel 0: out= 90, valid=1, count= 17, max=240, min=  0\n",
      "Channel 1: out= 91, valid=0, count= 17, max=240, min=  1\n",
      "Channel 2: out= 92, valid=1, count= 17, max=240, min= 10\n",
      "Channel 3: out= 93, valid=0, count= 17, max=250, min=  3\n",
      "====================================\n",
      "\n",
      "Final Status:\n",
      "\n",
      "=== Channel Status at time 270 ===\n",
      "Channel 0: out= 90, valid=0, count= 17, max=240, min=  0\n",
      "Channel 1: out= 91, valid=0, count= 17, max=240, min=  1\n",
      "Channel 2: out= 92, valid=0, count= 17, max=240, min= 10\n",
      "Channel 3: out= 93, valid=0, count= 17, max=250, min=  3\n",
      "====================================\n",
      "\n",
      "=== Array Port Module Testbench Completed ===\n",
      "Total simulation time: 270\n",
      "- array_port_module_testbench.sv:200: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 275ps; walltime 0.008 s; speed 92.001 ns/s\n",
      "- Verilator: cpu 0.003 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_4__array_port_module/obj_dir directory...\n",
      "Chapter_5_examples/example_4__array_port_module/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "files_path = \"Chapter_5_examples/example_4__array_port_module/\"\n",
    "files = [\"array_port_module.sv\", \"array_port_module_testbench.sv\"]\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "for file in files:\n",
    "    with open(f\"{files_path}/{file}\", \"r\") as source_file:\n",
    "        sv_code = source_file.read()\n",
    "\n",
    "    display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n",
    "\n",
    "run_docker_compose(target_dir=f\"{files_path}\", strip_lines=False)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4f539f22",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_4__array_port_module/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "21e84934",
   "metadata": {},
   "outputs": [],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_4__array_port_module/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7069942",
   "metadata": {},
   "source": [
    "## Parameters and Localparams\n",
    "\n",
    "Parameters provide a way to create configurable, reusable modules. They allow customization at instantiation time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "30167879",
   "metadata": {},
   "source": [
    "### Parameter Types\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_module #(\n",
    "    // Type parameters\n",
    "    parameter type DATA_TYPE = logic [31:0],\n",
    "    parameter type ADDR_TYPE = logic [15:0],\n",
    "    \n",
    "    // Value parameters\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16,\n",
    "    parameter int DEPTH = 1024,\n",
    "    \n",
    "    // String parameters\n",
    "    parameter string MODE = \"NORMAL\",\n",
    "    \n",
    "    // Real parameters\n",
    "    parameter real FREQUENCY = 100.0\n",
    ") (\n",
    "    input  logic      clk,\n",
    "    input  DATA_TYPE  data_in,\n",
    "    input  ADDR_TYPE  address,\n",
    "    output DATA_TYPE  data_out\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "426d8513",
   "metadata": {},
   "source": [
    "### Localparam Usage\n",
    "\n",
    "Localparams are parameters that cannot be overridden during instantiation. They're typically used for derived values.\n",
    "\n",
    "```systemverilog\n",
    "module memory #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 10\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    // Localparams derived from parameters\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    localparam int BYTES_PER_WORD = DATA_WIDTH / 8;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        if (we)\n",
    "            mem_array[addr] <= wdata;\n",
    "        rdata <= mem_array[addr];\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a8e121f1",
   "metadata": {},
   "source": [
    "### Parameter Override Examples\n",
    "\n",
    "```systemverilog\n",
    "// Override during instantiation\n",
    "memory #(\n",
    "    .DATA_WIDTH(64),\n",
    "    .ADDR_WIDTH(12)\n",
    ") ram_inst (\n",
    "    .clk(clk),\n",
    "    .we(write_enable),\n",
    "    .addr(address),\n",
    "    .wdata(write_data),\n",
    "    .rdata(read_data)\n",
    ");\n",
    "\n",
    "// Using defparam (not recommended)\n",
    "defparam ram_inst.DATA_WIDTH = 64;\n",
    "defparam ram_inst.ADDR_WIDTH = 12;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f4d210e1",
   "metadata": {},
   "source": [
    "### Example 5: Configurable Memory\n",
    "configurable_memory - Parameter types (type, value, string, real parameters)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "71b0612b",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_5__configurable_memory/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a7750148",
   "metadata": {},
   "outputs": [],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_5__configurable_memory/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eaf65ae8",
   "metadata": {},
   "source": [
    "### Example 6: Parameter Override\n",
    "parameter_override - Parameter override during instantiation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3a4eb79a",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_6__parameter_override/\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "395953b6",
   "metadata": {},
   "outputs": [],
   "source": [
    "from gtkwave_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_6__parameter_override/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e33dee60",
   "metadata": {},
   "source": [
    "### Example 7: Localparam Calculator\n",
    "localparam_calculator - Localparam usage for derived values"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "14f997d8",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_7__localparam_calculator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aba0020c",
   "metadata": {},
   "source": [
    "## Generate Blocks\n",
    "\n",
    "Generate blocks allow you to create repetitive hardware structures and conditional compilation based on parameters."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18d2a20e",
   "metadata": {},
   "source": [
    "### Generate For Loops\n",
    "\n",
    "```systemverilog\n",
    "module parallel_adder #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int STAGES = 4\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic             cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic             cout\n",
    ");\n",
    "\n",
    "    localparam int BITS_PER_STAGE = WIDTH / STAGES;\n",
    "    \n",
    "    logic [STAGES:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[STAGES];\n",
    "    \n",
    "    // Generate multiple adder stages\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : adder_stage\n",
    "            logic [BITS_PER_STAGE-1:0] stage_sum;\n",
    "            logic                      stage_cout;\n",
    "            \n",
    "            full_adder #(.WIDTH(BITS_PER_STAGE)) fa_inst (\n",
    "                .a(a[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .b(b[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(stage_sum),\n",
    "                .cout(stage_cout)\n",
    "            );\n",
    "            \n",
    "            assign sum[i*BITS_PER_STAGE +: BITS_PER_STAGE] = stage_sum;\n",
    "            assign carry[i+1] = stage_cout;\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "781e9f8b",
   "metadata": {},
   "source": [
    "### Generate If-Else\n",
    "\n",
    "```systemverilog\n",
    "module configurable_memory #(\n",
    "    parameter int    DATA_WIDTH = 32,\n",
    "    parameter int    ADDR_WIDTH = 10,\n",
    "    parameter string MEMORY_TYPE = \"BLOCK\"  // \"BLOCK\" or \"DISTRIBUTED\"\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    generate\n",
    "        if (MEMORY_TYPE == \"BLOCK\") begin : block_memory\n",
    "            // Use block RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "                rdata <= mem[addr];\n",
    "            end\n",
    "            \n",
    "        end else if (MEMORY_TYPE == \"DISTRIBUTED\") begin : dist_memory\n",
    "            // Use distributed RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "            end\n",
    "            \n",
    "            assign rdata = mem[addr];  // Combinational read\n",
    "            \n",
    "        end else begin : error_memory\n",
    "            // Generate compile-time error for invalid parameter\n",
    "            initial begin\n",
    "                $error(\"Invalid MEMORY_TYPE parameter: %s\", MEMORY_TYPE);\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b55f9eb",
   "metadata": {},
   "source": [
    "### Generate Case\n",
    "\n",
    "```systemverilog\n",
    "module priority_encoder #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [$clog2(WIDTH)-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    generate\n",
    "        case (WIDTH)\n",
    "            4: begin : enc_4bit\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        4'b???1: {valid, encoded_out} = {1'b1, 2'd0};\n",
    "                        4'b??10: {valid, encoded_out} = {1'b1, 2'd1};\n",
    "                        4'b?100: {valid, encoded_out} = {1'b1, 2'd2};\n",
    "                        4'b1000: {valid, encoded_out} = {1'b1, 2'd3};\n",
    "                        default: {valid, encoded_out} = {1'b0, 2'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            8: begin : enc_8bit\n",
    "                // Implementation for 8-bit encoder\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        8'b???????1: {valid, encoded_out} = {1'b1, 3'd0};\n",
    "                        8'b??????10: {valid, encoded_out} = {1'b1, 3'd1};\n",
    "                        8'b?????100: {valid, encoded_out} = {1'b1, 3'd2};\n",
    "                        8'b????1000: {valid, encoded_out} = {1'b1, 3'd3};\n",
    "                        8'b???10000: {valid, encoded_out} = {1'b1, 3'd4};\n",
    "                        8'b??100000: {valid, encoded_out} = {1'b1, 3'd5};\n",
    "                        8'b?1000000: {valid, encoded_out} = {1'b1, 3'd6};\n",
    "                        8'b10000000: {valid, encoded_out} = {1'b1, 3'd7};\n",
    "                        default:     {valid, encoded_out} = {1'b0, 3'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            default: begin : enc_generic\n",
    "                // Generic implementation for other widths\n",
    "                always_comb begin\n",
    "                    encoded_out = '0;\n",
    "                    valid = 1'b0;\n",
    "                    for (int i = 0; i < WIDTH; i++) begin\n",
    "                        if (data_in[i]) begin\n",
    "                            encoded_out = i[$clog2(WIDTH)-1:0];\n",
    "                            valid = 1'b1;\n",
    "                            break;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cabef749",
   "metadata": {},
   "source": [
    "### Example 8: Parallel Adder Generator\n",
    "parallel_adder_generator - Generate for loops creating repetitive structures"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "19b016a7",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_8__parallel_adder_generator/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e41bc03",
   "metadata": {},
   "source": [
    "### Example 9: Memory Type Selector\n",
    "memory_type_selector - Generate if-else for conditional compilation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2a6964d8",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_9__memory_type_selector/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47ebbd7f",
   "metadata": {},
   "source": [
    "### Example 10: Encoder Width Selector\n",
    "encoder_width_selector - Generate case for parameter-based selection"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "186d9b71",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_10__encoder_width_selector/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5fb1a92",
   "metadata": {},
   "source": [
    "## Introduction to Interfaces\n",
    "\n",
    "Interfaces provide a powerful way to group related signals and simplify connections between modules. They help reduce port lists and improve code maintainability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0147a955",
   "metadata": {},
   "source": [
    "### Basic Interface Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16\n",
    ") (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    // Interface signals\n",
    "    logic                    valid;\n",
    "    logic                    ready;\n",
    "    logic                    we;\n",
    "    logic [ADDR_WIDTH-1:0]   addr;\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic                    error;\n",
    "    \n",
    "    // Tasks and functions can be defined in interfaces\n",
    "    task write_transaction(\n",
    "        input logic [ADDR_WIDTH-1:0] address,\n",
    "        input logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b1;\n",
    "        addr <= address;\n",
    "        wdata <= data;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        valid <= 1'b0;\n",
    "        we <= 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    task read_transaction(\n",
    "        input  logic [ADDR_WIDTH-1:0] address,\n",
    "        output logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b0;\n",
    "        addr <= address;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        data = rdata;\n",
    "        valid <= 1'b0;\n",
    "    endtask\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "585a2b93",
   "metadata": {},
   "source": [
    "### Using Interfaces in Modules\n",
    "\n",
    "```systemverilog\n",
    "// Memory controller module\n",
    "module memory_controller (\n",
    "    memory_if.slave  cpu_if,    // CPU interface (slave perspective)\n",
    "    memory_if.master mem_if     // Memory interface (master perspective)\n",
    ");\n",
    "\n",
    "    // Interface connection logic\n",
    "    always_comb begin\n",
    "        // Forward CPU requests to memory\n",
    "        mem_if.valid = cpu_if.valid;\n",
    "        mem_if.we    = cpu_if.we;\n",
    "        mem_if.addr  = cpu_if.addr;\n",
    "        mem_if.wdata = cpu_if.wdata;\n",
    "        \n",
    "        // Forward memory responses to CPU\n",
    "        cpu_if.ready = mem_if.ready;\n",
    "        cpu_if.rdata = mem_if.rdata;\n",
    "        cpu_if.error = mem_if.error;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Memory module\n",
    "module memory (\n",
    "    memory_if.slave mem_if\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**mem_if.ADDR_WIDTH;\n",
    "    logic [mem_if.DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge mem_if.clk or negedge mem_if.reset_n) begin\n",
    "        if (!mem_if.reset_n) begin\n",
    "            mem_if.ready <= 1'b0;\n",
    "            mem_if.rdata <= '0;\n",
    "            mem_if.error <= 1'b0;\n",
    "        end else begin\n",
    "            mem_if.ready <= mem_if.valid;\n",
    "            mem_if.error <= 1'b0;\n",
    "            \n",
    "            if (mem_if.valid) begin\n",
    "                if (mem_if.we) begin\n",
    "                    mem_array[mem_if.addr] <= mem_if.wdata;\n",
    "                end else begin\n",
    "                    mem_if.rdata <= mem_array[mem_if.addr];\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8e3bebc",
   "metadata": {},
   "source": [
    "### Interface Instantiation and Connection\n",
    "\n",
    "```systemverilog\n",
    "module top_level;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Interface instances\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) cpu_mem_if(clk, reset_n);\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) ctrl_mem_if(clk, reset_n);\n",
    "    \n",
    "    // Module instances\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .reset_n(reset_n),\n",
    "        .mem_if(cpu_mem_if.master)  // CPU is master\n",
    "    );\n",
    "    \n",
    "    memory_controller ctrl_inst (\n",
    "        .cpu_if(cpu_mem_if.slave),   // Controller is slave to CPU\n",
    "        .mem_if(ctrl_mem_if.master)  // Controller is master to memory\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .mem_if(ctrl_mem_if.slave)   // Memory is slave\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd0adf0a",
   "metadata": {},
   "source": [
    "### Example 11: Basic Memory Interface\n",
    "basic_memory_interface - Simple interface declaration and usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e9fee4ca",
   "metadata": {},
   "outputs": [],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_11__basic_memory_interface/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d96b2cd4",
   "metadata": {},
   "source": [
    "### Example 12: Basic Memory Interface\n",
    "interface_with_tasks - Interface with embedded tasks and functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a788b7e",
   "metadata": {},
   "source": [
    "## Modports and Clocking Blocks\n",
    "\n",
    "Modports define different views of an interface for different modules, while clocking blocks provide synchronous timing control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "05f95ed5",
   "metadata": {},
   "source": [
    "### Modports\n",
    "\n",
    "Modports specify which signals are inputs, outputs, or inouts from a particular module's perspective.\n",
    "\n",
    "```systemverilog\n",
    "interface axi4_lite_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 32\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "\n",
    "    // Write Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  awaddr;\n",
    "    logic [2:0]             awprot;\n",
    "    logic                   awvalid;\n",
    "    logic                   awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  wdata;\n",
    "    logic [(DATA_WIDTH/8)-1:0] wstrb;\n",
    "    logic                   wvalid;\n",
    "    logic                   wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [1:0]             bresp;\n",
    "    logic                   bvalid;\n",
    "    logic                   bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  araddr;\n",
    "    logic [2:0]             arprot;\n",
    "    logic                   arvalid;\n",
    "    logic                   arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  rdata;\n",
    "    logic [1:0]             rresp;\n",
    "    logic                   rvalid;\n",
    "    logic                   rready;\n",
    "    \n",
    "    // Master modport (drives address/data, receives responses)\n",
    "    modport master (\n",
    "        input  aclk, aresetn,\n",
    "        output awaddr, awprot, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wvalid,\n",
    "        input  wready,\n",
    "        input  bresp, bvalid,\n",
    "        output bready,\n",
    "        output araddr, arprot, arvalid,\n",
    "        input  arready,\n",
    "        input  rdata, rresp, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (receives address/data, drives responses)\n",
    "    modport slave (\n",
    "        input  aclk, aresetn,\n",
    "        input  awaddr, awprot, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wvalid,\n",
    "        output wready,\n",
    "        output bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  araddr, arprot, arvalid,\n",
    "        output arready,\n",
    "        output rdata, rresp, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (all inputs for verification)\n",
    "    modport monitor (\n",
    "        input aclk, aresetn,\n",
    "        input awaddr, awprot, awvalid, awready,\n",
    "        input wdata, wstrb, wvalid, wready,\n",
    "        input bresp, bvalid, bready,\n",
    "        input araddr, arprot, arvalid, arready,\n",
    "        input rdata, rresp, rvalid, rready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb8e07a6",
   "metadata": {},
   "source": [
    "### Clocking Blocks\n",
    "\n",
    "Clocking blocks define synchronous timing relationships and provide a clean way to handle clocked signals in testbenches.\n",
    "\n",
    "```systemverilog\n",
    "interface processor_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [31:0] instruction;\n",
    "    logic [31:0] pc;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    logic        stall;\n",
    "    logic        flush;\n",
    "    \n",
    "    // Clocking block for testbench use\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #2ns;  // Input skew and output delay\n",
    "        \n",
    "        input  pc, valid, ready;\n",
    "        output instruction, stall, flush;\n",
    "    endclocking\n",
    "    \n",
    "    // Separate clocking block for different timing requirements\n",
    "    clocking slow_cb @(posedge clk);\n",
    "        default input #5ns output #10ns;\n",
    "        \n",
    "        input  pc, valid;\n",
    "        output instruction;\n",
    "    endclocking\n",
    "    \n",
    "    // Modports with clocking blocks\n",
    "    modport tb (\n",
    "        clocking cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        output pc, valid, ready,\n",
    "        input  instruction, stall, flush\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "053e1abf",
   "metadata": {},
   "source": [
    "### Advanced Clocking Block Example\n",
    "\n",
    "```systemverilog\n",
    "interface memory_test_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [15:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking block with different timing for different signals\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        default input #2ns output #1ns;\n",
    "        \n",
    "        output addr, wdata, we, re, valid;\n",
    "        input  rdata, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Monitor clocking block samples everything\n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        default input #1step;\n",
    "        \n",
    "        input addr, wdata, rdata, we, re, valid, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Synchronous reset clocking block\n",
    "    clocking reset_cb @(posedge clk);\n",
    "        input reset_n;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (\n",
    "        clocking driver_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport monitor (\n",
    "        clocking monitor_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        input  addr, wdata, we, re, valid,\n",
    "        output rdata, ready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3bcfad55",
   "metadata": {},
   "source": [
    "### Using Clocking Blocks in Testbenches\n",
    "\n",
    "```systemverilog\n",
    "module memory_testbench;\n",
    "    logic clk = 0;\n",
    "    logic reset_n;\n",
    "    \n",
    "    always #5ns clk = ~clk;  // 100MHz clock\n",
    "    \n",
    "    memory_test_if mem_if(clk, reset_n);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    memory dut (\n",
    "        .mem_if(mem_if.dut)\n",
    "    );\n",
    "    \n",
    "    // Test program using clocking blocks\n",
    "    initial begin\n",
    "        reset_n = 0;\n",
    "        ##2 reset_n = 1;  // Wait 2 clock cycles\n",
    "        \n",
    "        // Write operation using clocking block\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.wdata <= 32'hDEADBEEF;\n",
    "        mem_if.driver_cb.we    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;  // Wait 1 clock cycle\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);  // Wait for ready\n",
    "        \n",
    "        mem_if.driver_cb.we    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##2;  // Wait before read\n",
    "        \n",
    "        // Read operation\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.re    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);\n",
    "        \n",
    "        $display(\"Read data: %h\", mem_if.driver_cb.rdata);\n",
    "        \n",
    "        mem_if.driver_cb.re    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##5;\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "381f367b",
   "metadata": {},
   "source": [
    "axi4_lite_interface - Complete interface with master/slave/monitor modports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "25446e1b",
   "metadata": {},
   "source": [
    "clocked_processor_interface - Clocking blocks with different timing requirements"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1353609c",
   "metadata": {},
   "source": [
    "testbench_with_clocking - Using clocking blocks in verification environment"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8fe68bd1",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "This chapter covered the essential concepts of SystemVerilog modules and interfaces:\n",
    "\n",
    "**Modules** form the basic building blocks with proper port declarations and hierarchical instantiation capabilities.\n",
    "\n",
    "**Parameters and localparams** enable configurable and reusable designs with type safety and parameter validation.\n",
    "\n",
    "**Generate blocks** provide powerful compile-time code generation for creating repetitive structures and conditional compilation.\n",
    "\n",
    "**Interfaces** simplify complex designs by grouping related signals and providing reusable communication protocols.\n",
    "\n",
    "**Modports** define different perspectives of interfaces for various modules, ensuring proper signal direction and access control.\n",
    "\n",
    "**Clocking blocks** provide precise timing control for synchronous designs, particularly useful in verification environments.\n",
    "\n",
    "These features work together to create scalable, maintainable, and reusable SystemVerilog designs that can handle complex digital systems efficiently."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
