#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan  7 15:20:51 2020
# Process ID: 11139
# Current directory: /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/temp/temp.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8629 ; free virtual = 13726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2694.840 ; gain = 1316.410 ; free physical = 8629 ; free virtual = 13726
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8619 ; free virtual = 13716

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: daf567c3

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8601 ; free virtual = 13698

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 813 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 219ddea2a

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8544 ; free virtual = 13641
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 301 cells
INFO: [Opt 31-1021] In phase Retarget, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 244a5b8df

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8544 ; free virtual = 13642
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c1ac56de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8544 ; free virtual = 13642
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 437 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c1ac56de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8544 ; free virtual = 13641
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e0f68e97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8543 ; free virtual = 13640
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17530b66f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8543 ; free virtual = 13640
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             301  |                                             37  |
|  Constant propagation         |               2  |              48  |                                             30  |
|  Sweep                        |               8  |             437  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8543 ; free virtual = 13640
Ending Logic Optimization Task | Checksum: 17530b66f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8543 ; free virtual = 13640

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17530b66f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 13640

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17530b66f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 13640

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 13640
Ending Netlist Obfuscation Task | Checksum: 17530b66f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 13640
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8542 ; free virtual = 13640
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8537 ; free virtual = 13638
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.840 ; gain = 0.000 ; free physical = 8537 ; free virtual = 13639
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.832 ; gain = 0.000 ; free physical = 8521 ; free virtual = 13622
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75dd6a75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2769.832 ; gain = 0.000 ; free physical = 8521 ; free virtual = 13622
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.832 ; gain = 0.000 ; free physical = 8521 ; free virtual = 13622

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e36b6e39

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3872.250 ; gain = 1102.418 ; free physical = 7476 ; free virtual = 12713

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14b7845ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7434 ; free virtual = 12673

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14b7845ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7435 ; free virtual = 12673
Phase 1 Placer Initialization | Checksum: 14b7845ae

Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7435 ; free virtual = 12673

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b6e8625e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7354 ; free virtual = 12594

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7348 ; free virtual = 12589

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 160572969

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7348 ; free virtual = 12589
Phase 2 Global Placement | Checksum: 18b15e7e8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7345 ; free virtual = 12587

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b15e7e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7345 ; free virtual = 12586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142781b0b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7339 ; free virtual = 12581

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e93bf8e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7339 ; free virtual = 12580

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 19acd0b2a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7330 ; free virtual = 12571

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1946f87e5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7330 ; free virtual = 12571

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1316ad12a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7308 ; free virtual = 12550

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1133e9ccf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12569

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15c366ffc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7326 ; free virtual = 12568

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d7df4fa6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12569
Phase 3 Detail Placement | Checksum: 1d7df4fa6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12569

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bb562c73

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bb562c73

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12570
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.713. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 209675f94

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12570
Phase 4.1 Post Commit Optimization | Checksum: 209675f94

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7328 ; free virtual = 12570

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 209675f94

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7340 ; free virtual = 12582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7309 ; free virtual = 12551

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 264f2e802

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7311 ; free virtual = 12552

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7311 ; free virtual = 12552
Phase 4.4 Final Placement Cleanup | Checksum: 207249d8e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7311 ; free virtual = 12552
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 207249d8e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7311 ; free virtual = 12552
Ending Placer Task | Checksum: 11331a6de

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7387 ; free virtual = 12629
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 3911.293 ; gain = 1141.461 ; free physical = 7387 ; free virtual = 12629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7387 ; free virtual = 12629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7381 ; free virtual = 12626
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7374 ; free virtual = 12627
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7355 ; free virtual = 12601
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3911.293 ; gain = 0.000 ; free physical = 7381 ; free virtual = 12626
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 766ab3d8 ConstDB: 0 ShapeSum: 413b6a98 RouteDB: 5b8b886e

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15f0a0c0a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4115.738 ; gain = 203.441 ; free physical = 7134 ; free virtual = 12384
Post Restoration Checksum: NetGraph: 4fbd68ee NumContArr: d4e77b63 Constraints: 727dd0a6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19722b4f7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4130.070 ; gain = 217.773 ; free physical = 7104 ; free virtual = 12355

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19722b4f7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4180.117 ; gain = 267.820 ; free physical = 7047 ; free virtual = 12297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19722b4f7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4180.117 ; gain = 267.820 ; free physical = 7047 ; free virtual = 12298

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 10aec2b87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7024 ; free virtual = 12275

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1620bf585

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7035 ; free virtual = 12286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.905  | TNS=0.000  | WHS=-0.047 | THS=-7.945 |

Phase 2 Router Initialization | Checksum: 17204de4b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7034 ; free virtual = 12285

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 216e4efdc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1087
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.921  | TNS=0.000  | WHS=-0.022 | THS=-0.029 |

Phase 4.1 Global Iteration 0 | Checksum: b2a9c1df

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: acf7e52a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278
Phase 4 Rip-up And Reroute | Checksum: acf7e52a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 174e0cd5b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7030 ; free virtual = 12281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.921  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 174e0cd5b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7030 ; free virtual = 12281

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174e0cd5b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7030 ; free virtual = 12281
Phase 5 Delay and Skew Optimization | Checksum: 174e0cd5b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7030 ; free virtual = 12281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145860a6c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7031 ; free virtual = 12282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.921  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1582423c8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7031 ; free virtual = 12282
Phase 6 Post Hold Fix | Checksum: 1582423c8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7031 ; free virtual = 12282

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.743961 %
  Global Horizontal Routing Utilization  = 0.323273 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d987e6f4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d987e6f4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d987e6f4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7027 ; free virtual = 12278

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.921  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d987e6f4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7030 ; free virtual = 12281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4219.445 ; gain = 307.148 ; free physical = 7103 ; free virtual = 12354

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 4219.445 ; gain = 308.152 ; free physical = 7103 ; free virtual = 12354
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4219.445 ; gain = 0.000 ; free physical = 7103 ; free virtual = 12354
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4219.445 ; gain = 0.000 ; free physical = 7099 ; free virtual = 12353
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4219.445 ; gain = 0.000 ; free physical = 7086 ; free virtual = 12351
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shubham/Vivado_Exercises/temp/temp.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 15:23:27 2020...
