
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 21
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 07:25:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 07:25:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 07:25:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 07:25:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 07:25:46)
52       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v (2023-12-11 17:12:43)
53       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v (2023-12-11 17:12:43)
54       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v (2023-12-11 17:12:43)
55       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2023-11-24 10:33:46)
56       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2023-11-24 10:33:46)
57       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2023-11-24 10:33:48)
58       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb\prj_hamming_apb.v (2023-12-12 12:49:09)
59       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb_sb\CCC_0\prj_hamming_apb_sb_CCC_0_FCCC.v (2023-12-12 12:25:32)
60       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v (2023-12-12 12:25:33)
61       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb_sb\prj_hamming_apb_sb.v (2023-12-12 12:25:33)
62       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS.v (2023-12-12 12:25:28)
63       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS_syn.v (2023-12-12 12:25:28)
64       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\hdl\Decoder_ip.v (2023-12-13 21:27:56)
65       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\hdl\adder_ip.v (2023-12-13 21:19:49)
66       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\hdl\codificador.v (2023-12-13 14:07:45)
67       C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb - CLC\hdl\decodificador.v (2023-12-13 14:07:50)

*******************************************************************
Unchanged modules: 21
MID:  lib.cell.view
0        COREAPB3_LIB.COREAPB3_MUXPTOB3.verilog
1        COREAPB3_LIB.CoreAPB3.verilog
2        COREAPB3_LIB.coreapb3_iaddr_reg.verilog
3        work.CoreResetP.verilog
19       work.Decoder_ip.verilog
4        work.MSS_010.verilog
5        work.RCOSC_1MHZ.verilog
6        work.RCOSC_1MHZ_FAB.verilog
7        work.RCOSC_25_50MHZ.verilog
8        work.RCOSC_25_50MHZ_FAB.verilog
9        work.XTLOSC.verilog
10       work.XTLOSC_FAB.verilog
11       work.adder_ip.verilog
23       work.codificador.verilog
12       work.coreresetp_pcie_hotreset.verilog
25       work.decodificador.verilog
14       work.prj_hamming_apb.verilog
15       work.prj_hamming_apb_sb.verilog
16       work.prj_hamming_apb_sb_CCC_0_FCCC.verilog
17       work.prj_hamming_apb_sb_FABOSC_0_OSC.verilog
18       work.prj_hamming_apb_sb_MSS.verilog
