#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  3 17:34:54 2023
# Process ID: 2692
# Current directory: D:/Projects/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21000 D:\Projects\NanoProcessor\NanoProcessor.xpr
# Log file: D:/Projects/NanoProcessor/vivado.log
# Journal file: D:/Projects/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/NanoProcessor/NanoProcessor.xpr
update_compile_order -fileset sources_1
close [ open D:/Projects/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub_Reg_Trf.vhd w ]
add_files D:/Projects/NanoProcessor/NanoProcessor.srcs/sources_1/new/Add_Sub_Reg_Trf.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Projects/NanoProcessor/NanoProcessor.srcs/sim_1/new/Add_Sub_Reg_Trf_Sim.vhd w ]
add_files -fileset sim_1 D:/Projects/NanoProcessor/NanoProcessor.srcs/sim_1/new/Add_Sub_Reg_Trf_Sim.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Add_Sub_Reg_Trf_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/Projects/NanoProcessor/Processor_Sim_behav.wcfg
source Add_Sub_Reg_Trf_Sim.tcl
current_wave_config {Processor_Sim_behav.wcfg}
add_wave {{/Add_Sub_Reg_Trf_Sim/A}} {{/Add_Sub_Reg_Trf_Sim/B}} {{/Add_Sub_Reg_Trf_Sim/S}} {{/Add_Sub_Reg_Trf_Sim/Op}} {{/Add_Sub_Reg_Trf_Sim/Ovf}} {{/Add_Sub_Reg_Trf_Sim/Zeroes}} 
save_wave_config {D:/Projects/NanoProcessor/Processor_Sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Projects/NanoProcessor/Processor_Sim_behav.wcfg
source Add_Sub_Reg_Trf_Sim.tcl
close_sim
