============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:57:38 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[0]/CLK                                0             0 R 
    countval_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs259/A                                           +0     115   
    drc_bufs259/Y          BUFX2             3 19.1   25   +50     165 F 
    inc_add_23_27_1/A[0] 
      g223/A                                                +0     165   
      g223/YC              HAX1              1  3.4   20   +55     220 F 
      g222/B                                                +0     220   
      g222/YC              HAX1              1  3.4   20   +50     271 F 
      g221/B                                                +0     271   
      g221/YC              HAX1              1  3.4   20   +50     321 F 
      g220/B                                                +0     321   
      g220/YC              HAX1              1  3.4   20   +50     371 F 
      g219/B                                                +0     371   
      g219/YC              HAX1              1  3.4   20   +50     421 F 
      g218/B                                                +0     421   
      g218/YC              HAX1              1  3.4   20   +50     472 F 
      g217/B                                                +0     472   
      g217/YC              HAX1              1  3.4   20   +50     522 F 
      g216/B                                                +0     522   
      g216/YC              HAX1              1  3.4   20   +50     572 F 
      g215/B                                                +0     572   
      g215/YC              HAX1              1  3.4   20   +50     622 F 
      g214/B                                                +0     622   
      g214/YC              HAX1              1  3.4   20   +50     672 F 
      g213/B                                                +0     672   
      g213/YC              HAX1              1  3.4   20   +50     722 F 
      g212/B                                                +0     722   
      g212/YC              HAX1              1  3.4   20   +50     773 F 
      g211/B                                                +0     773   
      g211/YC              HAX1              1  3.4   20   +50     823 F 
      g210/B                                                +0     823   
      g210/YC              HAX1              1  3.4   20   +50     873 F 
      g209/B                                                +0     873   
      g209/YC              HAX1              1  3.4   20   +50     923 F 
      g208/B                                                +0     923   
      g208/YC              HAX1              1  3.4   20   +50     974 F 
      g207/B                                                +0     974   
      g207/YC              HAX1              1  3.4   20   +50    1024 F 
      g206/B                                                +0    1024   
      g206/YC              HAX1              1  3.4   20   +50    1074 F 
      g205/B                                                +0    1074   
      g205/YC              HAX1              1  3.4   20   +50    1124 F 
      g204/B                                                +0    1124   
      g204/YC              HAX1              1  3.4   20   +50    1174 F 
      g203/B                                                +0    1174   
      g203/YC              HAX1              1  3.4   20   +50    1224 F 
      g202/B                                                +0    1224   
      g202/YC              HAX1              1  3.4   20   +50    1275 F 
      g201/B                                                +0    1275   
      g201/YC              HAX1              1  3.4   20   +50    1325 F 
      g200/B                                                +0    1325   
      g200/YC              HAX1              1  3.4   20   +50    1375 F 
      g199/B                                                +0    1375   
      g199/YC              HAX1              1  3.4   20   +50    1425 F 
      g198/B                                                +0    1425   
      g198/YC              HAX1              1  3.4   20   +50    1476 F 
      g197/B                                                +0    1476   
      g197/YC              HAX1              1  5.0   24   +54    1529 F 
      g196/A                                                +0    1529   
      g196/Y               XOR2X1            1  2.8   45   +36    1566 R 
    inc_add_23_27_1/Z[28] 
    g93/A                                                   +0    1566   
    g93/Y                  MUX2X1            1  1.5   93   +28    1594 F 
    g92/A                                                   +0    1594   
    g92/Y                  INVX1             1  2.0    0   +30    1623 R 
    countval_reg[28]/D     DFFSR                            +0    1623   
    countval_reg[28]/CLK   setup                       0   +70    1694 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3256ps 
Start-point  : TOP/stoch2bin/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[28]/D
