
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039bc  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08003b6c  08003b6c  00004b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f94  08003f94  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003f94  08003f94  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003f94  08003f94  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f94  08003f94  00004f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f98  08003f98  00004f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003f9c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000005c  08003ff8  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  08003ff8  000051f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000061ad  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001771  00000000  00000000  0000b239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b0  00000000  00000000  0000c9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d0  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e64  00000000  00000000  0000d530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a42  00000000  00000000  00036394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f33ee  00000000  00000000  0003edd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001321c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ea4  00000000  00000000  00132208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001340ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003b54 	.word	0x08003b54

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08003b54 	.word	0x08003b54

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	0000      	movs	r0, r0
	...

08000a80 <DAC_Write_Volt>:
 * authors  : AJ Gregory
 * version  : 0.0
 * date     : 05.14.25
 * -------------------------------------------------------------------------- */
void DAC_Write_Volt(int voltage)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	// Calculate need for output gain on DAC
	int gain;
	if(voltage >= MAX_VOLT)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f640 42e3 	movw	r2, #3299	@ 0xce3
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	dd31      	ble.n	8000af6 <DAC_Write_Volt+0x76>
	{
		voltage = 3300 / 2;
 8000a92:	f240 6372 	movw	r3, #1650	@ 0x672
 8000a96:	607b      	str	r3, [r7, #4]
		voltage = (int) (((float) voltage) - 0.5793);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	ee07 3a90 	vmov	s15, r3
 8000a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000aa2:	ee17 0a90 	vmov	r0, s15
 8000aa6:	f7ff fd07 	bl	80004b8 <__aeabi_f2d>
 8000aaa:	a35a      	add	r3, pc, #360	@ (adr r3, 8000c14 <DAC_Write_Volt+0x194>)
 8000aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ab0:	f7ff fba2 	bl	80001f8 <__aeabi_dsub>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	460b      	mov	r3, r1
 8000ab8:	4610      	mov	r0, r2
 8000aba:	4619      	mov	r1, r3
 8000abc:	f7ff ff66 	bl	800098c <__aeabi_d2iz>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	607b      	str	r3, [r7, #4]
		voltage = (int) (((float) voltage) / 0.4025);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	ee07 3a90 	vmov	s15, r3
 8000aca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ace:	ee17 0a90 	vmov	r0, s15
 8000ad2:	f7ff fcf1 	bl	80004b8 <__aeabi_f2d>
 8000ad6:	a351      	add	r3, pc, #324	@ (adr r3, 8000c1c <DAC_Write_Volt+0x19c>)
 8000ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000adc:	f7ff fe6e 	bl	80007bc <__aeabi_ddiv>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	4610      	mov	r0, r2
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f7ff ff50 	bl	800098c <__aeabi_d2iz>
 8000aec:	4603      	mov	r3, r0
 8000aee:	607b      	str	r3, [r7, #4]

		gain = 2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	e075      	b.n	8000be2 <DAC_Write_Volt+0x162>
	}
	else if((voltage >= 2048) & (voltage <= MAX_VOLT))
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000afc:	4293      	cmp	r3, r2
 8000afe:	bfcc      	ite	gt
 8000b00:	2301      	movgt	r3, #1
 8000b02:	2300      	movle	r3, #0
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f640 41e4 	movw	r1, #3300	@ 0xce4
 8000b0c:	428b      	cmp	r3, r1
 8000b0e:	bfd4      	ite	le
 8000b10:	2301      	movle	r3, #1
 8000b12:	2300      	movgt	r3, #0
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	4013      	ands	r3, r2
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d033      	beq.n	8000b86 <DAC_Write_Volt+0x106>
	{
		// y = 0.402536x + 0.5793
		// Fix upper level (with gain)
		voltage = (int) (((float) voltage) - 0.5793);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	ee07 3a90 	vmov	s15, r3
 8000b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b28:	ee17 0a90 	vmov	r0, s15
 8000b2c:	f7ff fcc4 	bl	80004b8 <__aeabi_f2d>
 8000b30:	a338      	add	r3, pc, #224	@ (adr r3, 8000c14 <DAC_Write_Volt+0x194>)
 8000b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b36:	f7ff fb5f 	bl	80001f8 <__aeabi_dsub>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	4610      	mov	r0, r2
 8000b40:	4619      	mov	r1, r3
 8000b42:	f7ff ff23 	bl	800098c <__aeabi_d2iz>
 8000b46:	4603      	mov	r3, r0
 8000b48:	607b      	str	r3, [r7, #4]
		voltage = (int) (((float) voltage) / 0.4025);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b54:	ee17 0a90 	vmov	r0, s15
 8000b58:	f7ff fcae 	bl	80004b8 <__aeabi_f2d>
 8000b5c:	a32f      	add	r3, pc, #188	@ (adr r3, 8000c1c <DAC_Write_Volt+0x19c>)
 8000b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b62:	f7ff fe2b 	bl	80007bc <__aeabi_ddiv>
 8000b66:	4602      	mov	r2, r0
 8000b68:	460b      	mov	r3, r1
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f7ff ff0d 	bl	800098c <__aeabi_d2iz>
 8000b72:	4603      	mov	r3, r0
 8000b74:	607b      	str	r3, [r7, #4]

		voltage /= 2;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	0fda      	lsrs	r2, r3, #31
 8000b7a:	4413      	add	r3, r2
 8000b7c:	105b      	asrs	r3, r3, #1
 8000b7e:	607b      	str	r3, [r7, #4]
		gain = 2;
 8000b80:	2302      	movs	r3, #2
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	e02d      	b.n	8000be2 <DAC_Write_Volt+0x162>
	}
	else
	{
		// y = 0.403318x - 1.30559
		voltage = (int) (((float) voltage) + 1.30559);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	ee07 3a90 	vmov	s15, r3
 8000b8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b90:	ee17 0a90 	vmov	r0, s15
 8000b94:	f7ff fc90 	bl	80004b8 <__aeabi_f2d>
 8000b98:	a322      	add	r3, pc, #136	@ (adr r3, 8000c24 <DAC_Write_Volt+0x1a4>)
 8000b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b9e:	f7ff fb2d 	bl	80001fc <__adddf3>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	4610      	mov	r0, r2
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f7ff feef 	bl	800098c <__aeabi_d2iz>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	607b      	str	r3, [r7, #4]
		voltage = (int) (((float) voltage) / 0.40331);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	ee07 3a90 	vmov	s15, r3
 8000bb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bbc:	ee17 0a90 	vmov	r0, s15
 8000bc0:	f7ff fc7a 	bl	80004b8 <__aeabi_f2d>
 8000bc4:	a319      	add	r3, pc, #100	@ (adr r3, 8000c2c <DAC_Write_Volt+0x1ac>)
 8000bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bca:	f7ff fdf7 	bl	80007bc <__aeabi_ddiv>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	4610      	mov	r0, r2
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f7ff fed9 	bl	800098c <__aeabi_d2iz>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	607b      	str	r3, [r7, #4]

		gain = 1;
 8000bde:	2301      	movs	r3, #1
 8000be0:	60fb      	str	r3, [r7, #12]
	}

	uint16_t data = (uint16_t) ((MAX_VOLT * voltage) / MAX_DIG);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000be8:	fb02 f303 	mul.w	r3, r2, r3
 8000bec:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <DAC_Write_Volt+0x190>)
 8000bee:	fb82 1203 	smull	r1, r2, r2, r3
 8000bf2:	441a      	add	r2, r3
 8000bf4:	12d2      	asrs	r2, r2, #11
 8000bf6:	17db      	asrs	r3, r3, #31
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	817b      	strh	r3, [r7, #10]
	DAC_Write(data, gain);
 8000bfc:	897b      	ldrh	r3, [r7, #10]
 8000bfe:	68f9      	ldr	r1, [r7, #12]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 f817 	bl	8000c34 <DAC_Write>
}
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	80080081 	.word	0x80080081
 8000c14:	27525461 	.word	0x27525461
 8000c18:	3fe289a0 	.word	0x3fe289a0
 8000c1c:	5c28f5c3 	.word	0x5c28f5c3
 8000c20:	3fd9c28f 	.word	0x3fd9c28f
 8000c24:	56ffc116 	.word	0x56ffc116
 8000c28:	3ff4e3b2 	.word	0x3ff4e3b2
 8000c2c:	bf0995ab 	.word	0xbf0995ab
 8000c30:	3fd9cfd4 	.word	0x3fd9cfd4

08000c34 <DAC_Write>:
 * authors  : AJ Gregory
 * version  : 0.0
 * date     : 05.14.25
 * -------------------------------------------------------------------------- */
void DAC_Write(uint16_t data, int gain)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	6039      	str	r1, [r7, #0]
 8000c3e:	80fb      	strh	r3, [r7, #6]
	uint16_t txData = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	81fb      	strh	r3, [r7, #14]
	// Build transmission packet
	if(gain == 2)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d104      	bne.n	8000c54 <DAC_Write+0x20>
		txData = (0b0001 << 12) | data;
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
 8000c4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c50:	81fb      	strh	r3, [r7, #14]
 8000c52:	e003      	b.n	8000c5c <DAC_Write+0x28>
	else
		txData = (0b0011 << 12) | data;
 8000c54:	88fb      	ldrh	r3, [r7, #6]
 8000c56:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000c5a:	81fb      	strh	r3, [r7, #14]

	// Wait for transmit buffer to clear
	while (!(SPI1->SR & SPI_SR_TXE));
 8000c5c:	bf00      	nop
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <DAC_Write+0x50>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d0f9      	beq.n	8000c5e <DAC_Write+0x2a>

	// Place packet in TX buffer
	SPI1->DR |= txData;
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <DAC_Write+0x50>)
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	89fb      	ldrh	r3, [r7, #14]
 8000c70:	4904      	ldr	r1, [pc, #16]	@ (8000c84 <DAC_Write+0x50>)
 8000c72:	4313      	orrs	r3, r2
 8000c74:	60cb      	str	r3, [r1, #12]
}
 8000c76:	bf00      	nop
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40013000 	.word	0x40013000

08000c88 <DAC_Init>:
 * authors  : AJ Gregory
 * version  : 0.0
 * date     : 05.14.25
 * -------------------------------------------------------------------------- */
void DAC_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	// enable clock for GPIOA & SPI1
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);		// GPIOA: DAC NSS/SCK/SDO
 8000c8c:	4b29      	ldr	r3, [pc, #164]	@ (8000d34 <DAC_Init+0xac>)
 8000c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c90:	4a28      	ldr	r2, [pc, #160]	@ (8000d34 <DAC_Init+0xac>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);		// SPI1 port
 8000c98:	4b26      	ldr	r3, [pc, #152]	@ (8000d34 <DAC_Init+0xac>)
 8000c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c9c:	4a25      	ldr	r2, [pc, #148]	@ (8000d34 <DAC_Init+0xac>)
 8000c9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ca2:	6613      	str	r3, [r2, #96]	@ 0x60

	// Clear MODER
	DAC_PORT->MODER &= ~(GPIO_MODER_MODE4 |
 8000ca4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cae:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000cb2:	6013      	str	r3, [r2, #0]
								GPIO_MODER_MODE5 |
								GPIO_MODER_MODE7);
	// Set Pins to mode 2 (alt. func.)
	DAC_PORT->MODER |=  (GPIO_MODER_MODE4_1 |
 8000cb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cbe:	f443 430a 	orr.w	r3, r3, #35328	@ 0x8a00
 8000cc2:	6013      	str	r3, [r2, #0]
								GPIO_MODER_MODE5_1 |
								GPIO_MODER_MODE7_1);

	// Clear PUPDR
	DAC_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD4 |
 8000cc4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cce:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000cd2:	60d3      	str	r3, [r2, #12]
								GPIO_PUPDR_PUPD5 |
								GPIO_PUPDR_PUPD7);

	// Clear OTYPER
	DAC_PORT->OTYPER &= ~(DAC_PINS);
 8000cd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cde:	f023 03b0 	bic.w	r3, r3, #176	@ 0xb0
 8000ce2:	6053      	str	r3, [r2, #4]

	// Clear OSPEEDR
	DAC_PORT->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED4 |
 8000ce4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cee:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000cf2:	6093      	str	r3, [r2, #8]
								  GPIO_OSPEEDR_OSPEED5 |
								  GPIO_OSPEEDR_OSPEED7);
	// Set each pin to high speed
	DAC_PORT->OSPEEDR |=  (GPIO_OSPEEDR_OSPEED4 |
 8000cf4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000cfe:	f443 434f 	orr.w	r3, r3, #52992	@ 0xcf00
 8000d02:	6093      	str	r3, [r2, #8]
								  GPIO_OSPEEDR_OSPEED5 |
								  GPIO_OSPEEDR_OSPEED7);

	// clear nibbles for bits 4, 5, 7 AFR
	DAC_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL4 |
 8000d04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d08:	6a1b      	ldr	r3, [r3, #32]
 8000d0a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d0e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000d12:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000d16:	6213      	str	r3, [r2, #32]
								 GPIO_AFRL_AFSEL5 |
								 GPIO_AFRL_AFSEL7);
	// set bits 4, 5, 7 AF to SPI1 (fcn 5)
	DAC_PORT->AFR[0] |=  ((0x5 << GPIO_AFRL_AFSEL4_Pos) |
 8000d18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d1c:	6a1b      	ldr	r3, [r3, #32]
 8000d1e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d22:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000d26:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 8000d2a:	6213      	str	r3, [r2, #32]
								 (0x5 << GPIO_AFRL_AFSEL5_Pos) |
								 (0x5 << GPIO_AFRL_AFSEL7_Pos));

	// Initialize SPI for DAC
	SPI_Init();
 8000d2c:	f000 f804 	bl	8000d38 <SPI_Init>
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40021000 	.word	0x40021000

08000d38 <SPI_Init>:
 * authors  : AJ Gregory
 * version  : 0.0
 * date     : 05.14.25
 * -------------------------------------------------------------------------- */
void SPI_Init(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
	// SPI config as specified @ STM32L4 RM0351 rev.9 p.1459
	// called by or with DAC_init()
	// build control registers CR1 & CR2 for SPI control of peripheral DAC
	// assumes no active SPI xmits & no recv data in process (BSY=0)
	// CR1 (reset value = 0x0000)
	SPI1->CR1 &= ~(SPI_CR1_SPE);			// disable SPI for config
 8000d3c:	4b23      	ldr	r3, [pc, #140]	@ (8000dcc <SPI_Init+0x94>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a22      	ldr	r2, [pc, #136]	@ (8000dcc <SPI_Init+0x94>)
 8000d42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000d46:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_RXONLY);		// recv-only OFF
 8000d48:	4b20      	ldr	r3, [pc, #128]	@ (8000dcc <SPI_Init+0x94>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dcc <SPI_Init+0x94>)
 8000d4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d52:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_LSBFIRST);	// data bit order MSb:LSb
 8000d54:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <SPI_Init+0x94>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a1c      	ldr	r2, [pc, #112]	@ (8000dcc <SPI_Init+0x94>)
 8000d5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d5e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_CPOL |
 8000d60:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <SPI_Init+0x94>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a19      	ldr	r2, [pc, #100]	@ (8000dcc <SPI_Init+0x94>)
 8000d66:	f023 0303 	bic.w	r3, r3, #3
 8000d6a:	6013      	str	r3, [r2, #0]
						SPI_CR1_CPHA);			// SCLK polarity:phase = 0:0
	SPI1->CR1 |=	SPI_CR1_MSTR;			// MCU is SPI controller
 8000d6c:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <SPI_Init+0x94>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a16      	ldr	r2, [pc, #88]	@ (8000dcc <SPI_Init+0x94>)
 8000d72:	f043 0304 	orr.w	r3, r3, #4
 8000d76:	6013      	str	r3, [r2, #0]
	// CR2 (reset value = 0x0700 : 8b data)
	SPI1->CR2 &= ~(SPI_CR2_TXEIE |
 8000d78:	4b14      	ldr	r3, [pc, #80]	@ (8000dcc <SPI_Init+0x94>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	4a13      	ldr	r2, [pc, #76]	@ (8000dcc <SPI_Init+0x94>)
 8000d7e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000d82:	6053      	str	r3, [r2, #4]
						SPI_CR2_RXNEIE);		// disable FIFO intrpts
	SPI1->CR2 &= ~(SPI_CR2_FRF);			// Moto frame format
 8000d84:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <SPI_Init+0x94>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <SPI_Init+0x94>)
 8000d8a:	f023 0310 	bic.w	r3, r3, #16
 8000d8e:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |=	SPI_CR2_NSSP;			// auto-generate NSS pulse
 8000d90:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <SPI_Init+0x94>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	4a0d      	ldr	r2, [pc, #52]	@ (8000dcc <SPI_Init+0x94>)
 8000d96:	f043 0308 	orr.w	r3, r3, #8
 8000d9a:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |=	SPI_CR2_DS;				// 16-bit data
 8000d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <SPI_Init+0x94>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <SPI_Init+0x94>)
 8000da2:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000da6:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |=	SPI_CR2_SSOE;			// enable SS output
 8000da8:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <SPI_Init+0x94>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	4a07      	ldr	r2, [pc, #28]	@ (8000dcc <SPI_Init+0x94>)
 8000dae:	f043 0304 	orr.w	r3, r3, #4
 8000db2:	6053      	str	r3, [r2, #4]
	// CR1
	SPI1->CR1 |=	SPI_CR1_SPE;			// re-enable SPI for ops
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <SPI_Init+0x94>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <SPI_Init+0x94>)
 8000dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dbe:	6013      	str	r3, [r2, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	40013000 	.word	0x40013000

08000dd0 <ADC_init>:
#include "adc.h"
#include "delay.h"
static int32_t conversionResult;
static uint8_t  interruptFlag = FALSE;
void ADC_init( void ) { 
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;         // turn on clock for ADC
 8000dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec4 <ADC_init+0xf4>)
 8000dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd8:	4a3a      	ldr	r2, [pc, #232]	@ (8000ec4 <ADC_init+0xf4>)
 8000dda:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
  // power up & calibrate ADC
  ADC123_COMMON->CCR |= (1 << ADC_CCR_CKMODE_Pos); // clock source = HCLK/1
 8000de0:	4b39      	ldr	r3, [pc, #228]	@ (8000ec8 <ADC_init+0xf8>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	4a38      	ldr	r2, [pc, #224]	@ (8000ec8 <ADC_init+0xf8>)
 8000de6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dea:	6093      	str	r3, [r2, #8]
  ADC3->CR &= ~(ADC_CR_DEEPPWD);             // disable deep-power-down
 8000dec:	4b37      	ldr	r3, [pc, #220]	@ (8000ecc <ADC_init+0xfc>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4a36      	ldr	r2, [pc, #216]	@ (8000ecc <ADC_init+0xfc>)
 8000df2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000df6:	6093      	str	r3, [r2, #8]
  ADC3->CR |= (ADC_CR_ADVREGEN);             // enable V regulator - see RM 18.4.6
 8000df8:	4b34      	ldr	r3, [pc, #208]	@ (8000ecc <ADC_init+0xfc>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	4a33      	ldr	r2, [pc, #204]	@ (8000ecc <ADC_init+0xfc>)
 8000dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	6093      	str	r3, [r2, #8]
  delay_us(20);                              // wait 20us for ADC to power up
 8000e04:	2014      	movs	r0, #20
 8000e06:	f000 f8bf 	bl	8000f88 <delay_us>
  ADC3->DIFSEL &= ~(ADC_DIFSEL_DIFSEL_6);    // PF3=ADC1_IN6, single-ended
 8000e0a:	4b30      	ldr	r3, [pc, #192]	@ (8000ecc <ADC_init+0xfc>)
 8000e0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8000e10:	4a2e      	ldr	r2, [pc, #184]	@ (8000ecc <ADC_init+0xfc>)
 8000e12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e16:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
  ADC3->CR &= ~(ADC_CR_ADEN | ADC_CR_ADCALDIF); // disable ADC, single-end calib
 8000e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ecc <ADC_init+0xfc>)
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	4a2b      	ldr	r2, [pc, #172]	@ (8000ecc <ADC_init+0xfc>)
 8000e20:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000e24:	f023 0301 	bic.w	r3, r3, #1
 8000e28:	6093      	str	r3, [r2, #8]
  ADC3->CR |= ADC_CR_ADCAL;                  // start calibration
 8000e2a:	4b28      	ldr	r3, [pc, #160]	@ (8000ecc <ADC_init+0xfc>)
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	4a27      	ldr	r2, [pc, #156]	@ (8000ecc <ADC_init+0xfc>)
 8000e30:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e34:	6093      	str	r3, [r2, #8]
  while (ADC1->CR & ADC_CR_ADCAL) {;}        // wait for calib to finish
 8000e36:	bf00      	nop
 8000e38:	4b25      	ldr	r3, [pc, #148]	@ (8000ed0 <ADC_init+0x100>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	dbfb      	blt.n	8000e38 <ADC_init+0x68>
  // enable ADC
  ADC3->ISR |= (ADC_ISR_ADRDY);              // set to clr ADC Ready flag
 8000e40:	4b22      	ldr	r3, [pc, #136]	@ (8000ecc <ADC_init+0xfc>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a21      	ldr	r2, [pc, #132]	@ (8000ecc <ADC_init+0xfc>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	6013      	str	r3, [r2, #0]
  ADC3->CR |= ADC_CR_ADEN;                   // enable ADC
 8000e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ecc <ADC_init+0xfc>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	4a1e      	ldr	r2, [pc, #120]	@ (8000ecc <ADC_init+0xfc>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6093      	str	r3, [r2, #8]
  while(!(ADC1->ISR & ADC_ISR_ADRDY)) {;}    // wait for ADC Ready flag
 8000e58:	bf00      	nop
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <ADC_init+0x100>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d0f9      	beq.n	8000e5a <ADC_init+0x8a>
  ADC3->ISR |= (ADC_ISR_ADRDY);              // set to clr ADC Ready flag
 8000e66:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <ADC_init+0xfc>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a18      	ldr	r2, [pc, #96]	@ (8000ecc <ADC_init+0xfc>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6013      	str	r3, [r2, #0]
  // configure ADC sampling & sequencing
  ADC3->SQR1  |= (6 << ADC_SQR1_SQ1_Pos);    // sequence = 1 conv., ch 5
 8000e72:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <ADC_init+0xfc>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a15      	ldr	r2, [pc, #84]	@ (8000ecc <ADC_init+0xfc>)
 8000e78:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
  ADC3->SMPR1 |= (1 << ADC_SMPR1_SMP6_Pos);  // ch 5 sample time = 6.5 clocks
 8000e7e:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <ADC_init+0xfc>)
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <ADC_init+0xfc>)
 8000e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e88:	6153      	str	r3, [r2, #20]
  ADC3->CFGR  &= ~( ADC_CFGR_CONT  |         // single conversion mode
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <ADC_init+0xfc>)
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ecc <ADC_init+0xfc>)
 8000e90:	f423 5330 	bic.w	r3, r3, #11264	@ 0x2c00
 8000e94:	f023 0318 	bic.w	r3, r3, #24
 8000e98:	60d3      	str	r3, [r2, #12]
		    ADC_CFGR_EXTEN |         // h/w trig disabled for s/w trig
		    ADC_CFGR_RES   );        // 12-bit resolution
  // configure & enable ADC interrupt
  ADC3->IER |= ADC_IER_EOCIE;                // enable end-of-conv interrupt
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <ADC_init+0xfc>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000ecc <ADC_init+0xfc>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6053      	str	r3, [r2, #4]
  ADC3->ISR |= ADC_ISR_EOC;                  // set to clear EOC flag
 8000ea6:	4b09      	ldr	r3, [pc, #36]	@ (8000ecc <ADC_init+0xfc>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a08      	ldr	r2, [pc, #32]	@ (8000ecc <ADC_init+0xfc>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] = (1<<(ADC3_IRQn & 0x1F)); // enable ADC interrupt service
 8000eb2:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <ADC_init+0x104>)
 8000eb4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000eb8:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000eba:	b662      	cpsie	i
}
 8000ebc:	bf00      	nop
  __enable_irq();                            // enable global interrupts
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	50040300 	.word	0x50040300
 8000ecc:	50040200 	.word	0x50040200
 8000ed0:	50040000 	.word	0x50040000
 8000ed4:	e000e100 	.word	0xe000e100

08000ed8 <ADC3_IRQHandler>:
void ADC3_IRQHandler( void ) {
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  if (ADC3->ISR & ADC_ISR_EOC) {      // triggered by EOC event ...
 8000edc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <ADC3_IRQHandler+0x38>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d00d      	beq.n	8000f04 <ADC3_IRQHandler+0x2c>
    ADC3->ISR &= ~(ADC_ISR_EOC);     // manage the flag
 8000ee8:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <ADC3_IRQHandler+0x38>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a08      	ldr	r2, [pc, #32]	@ (8000f10 <ADC3_IRQHandler+0x38>)
 8000eee:	f023 0304 	bic.w	r3, r3, #4
 8000ef2:	6013      	str	r3, [r2, #0]
    interruptFlag = TRUE; // set  
 8000ef4:	4b07      	ldr	r3, [pc, #28]	@ (8000f14 <ADC3_IRQHandler+0x3c>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
    conversionResult = ADC3->DR; // copy result to global var
 8000efa:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <ADC3_IRQHandler+0x38>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <ADC3_IRQHandler+0x40>)
 8000f02:	601a      	str	r2, [r3, #0]
  }
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	50040200 	.word	0x50040200
 8000f14:	2000007c 	.word	0x2000007c
 8000f18:	20000078 	.word	0x20000078

08000f1c <checkADCFlag>:

 uint8_t checkADCFlag( void ) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
   if (interruptFlag == TRUE) { 
 8000f20:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <checkADCFlag+0x24>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d104      	bne.n	8000f32 <checkADCFlag+0x16>
     interruptFlag = FALSE; // flag has been used, set to false 
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <checkADCFlag+0x24>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
     return TRUE; // an interrupt has been received 
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <checkADCFlag+0x18>
   } 
   else { 
     return FALSE; 
 8000f32:	2300      	movs	r3, #0
   } 
 }
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	2000007c 	.word	0x2000007c

08000f44 <grabConvertedResult>:

 uint32_t grabConvertedResult( void ) {
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
   return conversionResult;
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <grabConvertedResult+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 }
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000078 	.word	0x20000078

08000f5c <SysTick_Init>:
#include <stdint.h>
#include "delay.h"

// configure SysTick timer for use with delay_us().
// warning: breaks HAL_delay() by disabling interrupts for shorter delay timing.
void SysTick_Init(void) {
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |     	// enable SysTick Timer
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <SysTick_Init+0x28>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <SysTick_Init+0x28>)
 8000f66:	f043 0305 	orr.w	r3, r3, #5
 8000f6a:	6013      	str	r3, [r2, #0]
                      SysTick_CTRL_CLKSOURCE_Msk); 	// select CPU clock
	SysTick->CTRL &= ~(SysTick_CTRL_TICKINT_Msk);  	// disable interrupt
 8000f6c:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <SysTick_Init+0x28>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <SysTick_Init+0x28>)
 8000f72:	f023 0302 	bic.w	r3, r3, #2
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000e010 	.word	0xe000e010

08000f88 <delay_us>:

// delay in microseconds using SysTick timer to count CPU clock cycles
// do not call with 0 : error, maximum delay.
// careful calling with small nums : results in longer delays than specified:
//	   e.g. @4MHz, delay_us(1) = 10=15 us delay.
void delay_us(const uint32_t time_us) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	// set the counts for the specified delay
	SysTick->LOAD = (uint32_t)((time_us * (SystemCoreClock / 1000000)) - 1);
 8000f90:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <delay_us+0x50>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a11      	ldr	r2, [pc, #68]	@ (8000fdc <delay_us+0x54>)
 8000f96:	fba2 2303 	umull	r2, r3, r2, r3
 8000f9a:	0c9b      	lsrs	r3, r3, #18
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	fb02 f303 	mul.w	r3, r2, r3
 8000fa2:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe0 <delay_us+0x58>)
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;                                  	 // clear timer count
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <delay_us+0x58>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
	SysTick->CTRL &= ~(SysTick_CTRL_COUNTFLAG_Msk);    	 // clear count flag
 8000fae:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <delay_us+0x58>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe0 <delay_us+0x58>)
 8000fb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fb8:	6013      	str	r3, [r2, #0]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // wait for flag
 8000fba:	bf00      	nop
 8000fbc:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <delay_us+0x58>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f9      	beq.n	8000fbc <delay_us+0x34>
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000000 	.word	0x20000000
 8000fdc:	431bde83 	.word	0x431bde83
 8000fe0:	e000e010 	.word	0xe000e010

08000fe4 <computeBiquad>:
#include "filter_util.h"

void computeBiquad(biquad_t *biq, float input, float *output) {
 8000fe4:	b480      	push	{r7}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ff0:	6079      	str	r1, [r7, #4]
  int acc = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]

  //direct form 1 difference equation
  acc += input*biq->b[0];
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	ee07 3a90 	vmov	s15, r3
 8000ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	edd3 6a00 	vldr	s13, [r3]
 8001008:	edd7 7a02 	vldr	s15, [r7, #8]
 800100c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001010:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001014:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001018:	ee17 3a90 	vmov	r3, s15
 800101c:	617b      	str	r3, [r7, #20]
  acc += biq->Xn1*biq->b[1];
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	3304      	adds	r3, #4
 800103a:	edd3 7a00 	vldr	s15, [r3]
 800103e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800104a:	ee17 3a90 	vmov	r3, s15
 800104e:	617b      	str	r3, [r7, #20]
  acc += biq->Xn2*biq->b[2];
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	ee07 3a90 	vmov	s15, r3
 8001062:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	3308      	adds	r3, #8
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001078:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800107c:	ee17 3a90 	vmov	r3, s15
 8001080:	617b      	str	r3, [r7, #20]

  acc -= biq->Yn1*biq->a[1];
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	3304      	adds	r3, #4
 800109e:	edd3 7a00 	vldr	s15, [r3]
 80010a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010ae:	ee17 3a90 	vmov	r3, s15
 80010b2:	617b      	str	r3, [r7, #20]
  acc -= biq->Yn2*biq->a[2];
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	3308      	adds	r3, #8
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010e0:	ee17 3a90 	vmov	r3, s15
 80010e4:	617b      	str	r3, [r7, #20]

  //update past inputs
  biq->Xn2 = biq->Xn1;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	689a      	ldr	r2, [r3, #8]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	60da      	str	r2, [r3, #12]
  biq->Xn1 = input;
 80010ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80010f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010f6:	ee17 2a90 	vmov	r2, s15
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	609a      	str	r2, [r3, #8]

  //update past outputs
  biq->Yn2 = biq->Yn1;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	691a      	ldr	r2, [r3, #16]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	615a      	str	r2, [r3, #20]
  biq->Yn1 = acc;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	611a      	str	r2, [r3, #16]

  //output sample
  *output = acc;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	ee07 3a90 	vmov	s15, r3
 8001112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	edc3 7a00 	vstr	s15, [r3]
}
 800111c:	bf00      	nop
 800111e:	371c      	adds	r7, #28
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <LPF>:
 * Low Pass Filter:
 * H(s) = 1 / (s^2 + s/Q + 1)
 */
// pCoeffs: {b0, b1, b2, a1, a2}
void LPF(biquad_t* biq_stage1, float bandwidth, float corner_freq)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	ed87 0a02 	vstr	s0, [r7, #8]
 8001134:	edc7 0a01 	vstr	s1, [r7, #4]
	float w0 = omega(corner_freq);
 8001138:	ed97 0a01 	vldr	s0, [r7, #4]
 800113c:	f000 f884 	bl	8001248 <omega>
 8001140:	ed87 0a05 	vstr	s0, [r7, #20]
	float a = alpha_bw(corner_freq, bandwidth);
 8001144:	edd7 0a02 	vldr	s1, [r7, #8]
 8001148:	ed97 0a01 	vldr	s0, [r7, #4]
 800114c:	f000 f8a8 	bl	80012a0 <alpha_bw>
 8001150:	ed87 0a04 	vstr	s0, [r7, #16]

	biq_stage1->b[0] = ((1 - cosf(w0))/2)/(1 + a);
 8001154:	ed97 0a05 	vldr	s0, [r7, #20]
 8001158:	f001 fcf6 	bl	8002b48 <cosf>
 800115c:	eef0 7a40 	vmov.f32	s15, s0
 8001160:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001164:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001168:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800116c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001170:	edd7 7a04 	vldr	s15, [r7, #16]
 8001174:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001178:	ee37 7a87 	vadd.f32	s14, s15, s14
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001184:	edc3 7a00 	vstr	s15, [r3]
	biq_stage1->b[1] = (1 - cosf(w0))/(1 + a);
 8001188:	ed97 0a05 	vldr	s0, [r7, #20]
 800118c:	f001 fcdc 	bl	8002b48 <cosf>
 8001190:	eef0 7a40 	vmov.f32	s15, s0
 8001194:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001198:	ee77 6a67 	vsub.f32	s13, s14, s15
 800119c:	edd7 7a04 	vldr	s15, [r7, #16]
 80011a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	3304      	adds	r3, #4
 80011ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011b2:	edc3 7a00 	vstr	s15, [r3]
	biq_stage1->b[2] = ((1 - cosf(w0))/2)/(1 + a);
 80011b6:	ed97 0a05 	vldr	s0, [r7, #20]
 80011ba:	f001 fcc5 	bl	8002b48 <cosf>
 80011be:	eef0 7a40 	vmov.f32	s15, s0
 80011c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ca:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80011ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80011d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	3308      	adds	r3, #8
 80011e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011e8:	edc3 7a00 	vstr	s15, [r3]
	biq_stage1->a[0] = (-2 * cosf(w0))/(1 + a);
 80011ec:	ed97 0a05 	vldr	s0, [r7, #20]
 80011f0:	f001 fcaa 	bl	8002b48 <cosf>
 80011f4:	eef0 7a40 	vmov.f32	s15, s0
 80011f8:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80011fc:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001200:	edd7 7a04 	vldr	s15, [r7, #16]
 8001204:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001208:	ee37 7a87 	vadd.f32	s14, s15, s14
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001214:	edc3 7a00 	vstr	s15, [r3]
	biq_stage1->a[1] = (1 - a)/(1 + a);
 8001218:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800121c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001220:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001224:	edd7 7a04 	vldr	s15, [r7, #16]
 8001228:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800122c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	3304      	adds	r3, #4
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	edc3 7a00 	vstr	s15, [r3]
}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <omega>:
	biq_stage1->a[0] = (-2 * cos(w0))/(1 + a);
	biq_stage1->a[1] = (1 - a)/(1 + a);

}

float omega( float center_freq ) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2*PI*center_freq/SAMPLES);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff f930 	bl	80004b8 <__aeabi_f2d>
 8001258:	a30e      	add	r3, pc, #56	@ (adr r3, 8001294 <omega+0x4c>)
 800125a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125e:	f7ff f983 	bl	8000568 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	4610      	mov	r0, r2
 8001268:	4619      	mov	r1, r3
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <omega+0x48>)
 8001270:	f7ff faa4 	bl	80007bc <__aeabi_ddiv>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff fbae 	bl	80009dc <__aeabi_d2f>
 8001280:	4603      	mov	r3, r0
 8001282:	ee07 3a90 	vmov	s15, r3
}
 8001286:	eeb0 0a67 	vmov.f32	s0, s15
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40700000 	.word	0x40700000
 8001294:	54411744 	.word	0x54411744
 8001298:	401921fb 	.word	0x401921fb
 800129c:	00000000 	.word	0x00000000

080012a0 <alpha_bw>:

float alpha_bw( float center_freq, float bandwidth ) {
 80012a0:	b5b0      	push	{r4, r5, r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80012aa:	edc7 0a00 	vstr	s1, [r7]
	float omega_value = omega(center_freq);
 80012ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80012b2:	f7ff ffc9 	bl	8001248 <omega>
 80012b6:	ed87 0a05 	vstr	s0, [r7, #20]
	float sin_omega = sinf(omega_value);
 80012ba:	ed97 0a05 	vldr	s0, [r7, #20]
 80012be:	f001 fc87 	bl	8002bd0 <sinf>
 80012c2:	ed87 0a04 	vstr	s0, [r7, #16]
	float inside_sinh = 0.1505*bandwidth*omega_value/sin_omega;
 80012c6:	6838      	ldr	r0, [r7, #0]
 80012c8:	f7ff f8f6 	bl	80004b8 <__aeabi_f2d>
 80012cc:	a31a      	add	r3, pc, #104	@ (adr r3, 8001338 <alpha_bw+0x98>)
 80012ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d2:	f7ff f949 	bl	8000568 <__aeabi_dmul>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4614      	mov	r4, r2
 80012dc:	461d      	mov	r5, r3
 80012de:	6978      	ldr	r0, [r7, #20]
 80012e0:	f7ff f8ea 	bl	80004b8 <__aeabi_f2d>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4620      	mov	r0, r4
 80012ea:	4629      	mov	r1, r5
 80012ec:	f7ff f93c 	bl	8000568 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4614      	mov	r4, r2
 80012f6:	461d      	mov	r5, r3
 80012f8:	6938      	ldr	r0, [r7, #16]
 80012fa:	f7ff f8dd 	bl	80004b8 <__aeabi_f2d>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4620      	mov	r0, r4
 8001304:	4629      	mov	r1, r5
 8001306:	f7ff fa59 	bl	80007bc <__aeabi_ddiv>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4610      	mov	r0, r2
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff fb63 	bl	80009dc <__aeabi_d2f>
 8001316:	4603      	mov	r3, r0
 8001318:	60fb      	str	r3, [r7, #12]
	return sin_omega*sinhf(inside_sinh);
 800131a:	ed97 0a03 	vldr	s0, [r7, #12]
 800131e:	f001 fbe9 	bl	8002af4 <sinhf>
 8001322:	eeb0 7a40 	vmov.f32	s14, s0
 8001326:	edd7 7a04 	vldr	s15, [r7, #16]
 800132a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bdb0      	pop	{r4, r5, r7, pc}
 8001338:	810624dd 	.word	0x810624dd
 800133c:	3fc34395 	.word	0x3fc34395

08001340 <main>:
#include "stdlib.h"
void SystemClock_Config(void);
biquad_t biq_stage1;
static float output_val = 0.0;
int main(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	f5ad 6d83 	sub.w	sp, sp, #1048	@ 0x418
 8001346:	af00      	add	r7, sp, #0
  HAL_Init();
 8001348:	f000 fb15 	bl	8001976 <HAL_Init>
  SystemClock_Config();
 800134c:	f000 f98e 	bl	800166c <SystemClock_Config>
  DAC_Init();
 8001350:	f7ff fc9a 	bl	8000c88 <DAC_Init>
  SysTick_Init();
 8001354:	f7ff fe02 	bl	8000f5c <SysTick_Init>
  ADC_init();
 8001358:	f7ff fd3a 	bl	8000dd0 <ADC_init>
  GPIO_init_pins();
 800135c:	f000 f946 	bl	80015ec <GPIO_init_pins>
  biq_stage1.a = (float*)malloc(2*sizeof(float));
 8001360:	2008      	movs	r0, #8
 8001362:	f001 facd 	bl	8002900 <malloc>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b89      	ldr	r3, [pc, #548]	@ (8001590 <main+0x250>)
 800136c:	601a      	str	r2, [r3, #0]
  biq_stage1.b = (float*)malloc(3*sizeof(float));
 800136e:	200c      	movs	r0, #12
 8001370:	f001 fac6 	bl	8002900 <malloc>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	4b85      	ldr	r3, [pc, #532]	@ (8001590 <main+0x250>)
 800137a:	605a      	str	r2, [r3, #4]
  biq_stage1.Xn1 = 0;
 800137c:	4b84      	ldr	r3, [pc, #528]	@ (8001590 <main+0x250>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  biq_stage1.Xn2 = 0;
 8001382:	4b83      	ldr	r3, [pc, #524]	@ (8001590 <main+0x250>)
 8001384:	2200      	movs	r2, #0
 8001386:	60da      	str	r2, [r3, #12]
  biq_stage1.Yn1 = 0;
 8001388:	4b81      	ldr	r3, [pc, #516]	@ (8001590 <main+0x250>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  biq_stage1.Yn2 = 0;
 800138e:	4b80      	ldr	r3, [pc, #512]	@ (8001590 <main+0x250>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  Timer_setup_TIM2(SAMPLE_INTVL);
 8001394:	f240 601a 	movw	r0, #1562	@ 0x61a
 8001398:	f000 fa50 	bl	800183c <Timer_setup_TIM2>
  int X[SAMPLES] = {0};
 800139c:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80013a0:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 80013a4:	4618      	mov	r0, r3
 80013a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013aa:	461a      	mov	r2, r3
 80013ac:	2100      	movs	r1, #0
 80013ae:	f001 fb5d 	bl	8002a6c <memset>
//  int j = 0;
  for (int i = 0; i < SAMPLES; i++) {
 80013b2:	2300      	movs	r3, #0
 80013b4:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
 80013b8:	e037      	b.n	800142a <main+0xea>
	  X[i] = 1000*sinf(2*PI*i/SAMPLES)+1000;
 80013ba:	f8d7 0414 	ldr.w	r0, [r7, #1044]	@ 0x414
 80013be:	f7ff f869 	bl	8000494 <__aeabi_i2d>
 80013c2:	a371      	add	r3, pc, #452	@ (adr r3, 8001588 <main+0x248>)
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	f7ff f8ce 	bl	8000568 <__aeabi_dmul>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	4b6e      	ldr	r3, [pc, #440]	@ (8001594 <main+0x254>)
 80013da:	f7ff f9ef 	bl	80007bc <__aeabi_ddiv>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4610      	mov	r0, r2
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff faf9 	bl	80009dc <__aeabi_d2f>
 80013ea:	4603      	mov	r3, r0
 80013ec:	ee00 3a10 	vmov	s0, r3
 80013f0:	f001 fbee 	bl	8002bd0 <sinf>
 80013f4:	eef0 7a40 	vmov.f32	s15, s0
 80013f8:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001598 <main+0x258>
 80013fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001400:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001598 <main+0x258>
 8001404:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001408:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800140c:	ee17 1a90 	vmov	r1, s15
 8001410:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001414:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001418:	f8d7 2414 	ldr.w	r2, [r7, #1044]	@ 0x414
 800141c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (int i = 0; i < SAMPLES; i++) {
 8001420:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001424:	3301      	adds	r3, #1
 8001426:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
 800142a:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 800142e:	2bff      	cmp	r3, #255	@ 0xff
 8001430:	ddc3      	ble.n	80013ba <main+0x7a>
//	  j++;
//	  if (j > 12) {
//		  j=0;
//	  }
  }
  int i = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
  TIM2->CR1 |= TIM_CR1_CEN; // start timer
 8001438:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6013      	str	r3, [r2, #0]
  float prev_cutoff_freq = 50;
 8001448:	4b54      	ldr	r3, [pc, #336]	@ (800159c <main+0x25c>)
 800144a:	f207 420c 	addw	r2, r7, #1036	@ 0x40c
 800144e:	6013      	str	r3, [r2, #0]
  float cutoff_freq = 0;
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8001458:	6013      	str	r3, [r2, #0]
  float prev_bandwidth = 20;
 800145a:	4b51      	ldr	r3, [pc, #324]	@ (80015a0 <main+0x260>)
 800145c:	f207 4204 	addw	r2, r7, #1028	@ 0x404
 8001460:	6013      	str	r3, [r2, #0]
  float bandwidth = 0;
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	f507 6280 	add.w	r2, r7, #1024	@ 0x400
 800146a:	6013      	str	r3, [r2, #0]
  ADC3->CR |= ADC_CR_ADSTART;                // start 1st conversion
 800146c:	4b4d      	ldr	r3, [pc, #308]	@ (80015a4 <main+0x264>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	4a4c      	ldr	r2, [pc, #304]	@ (80015a4 <main+0x264>)
 8001472:	f043 0304 	orr.w	r3, r3, #4
 8001476:	6093      	str	r3, [r2, #8]
  LPF(&biq_stage1, prev_bandwidth, prev_cutoff_freq); // load LPF
 8001478:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 800147c:	edd3 0a00 	vldr	s1, [r3]
 8001480:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 8001484:	ed93 0a00 	vldr	s0, [r3]
 8001488:	4841      	ldr	r0, [pc, #260]	@ (8001590 <main+0x250>)
 800148a:	f7ff fe4d 	bl	8001128 <LPF>
  while (1)
  {
	  if (checkADCFlag()) {
 800148e:	f7ff fd45 	bl	8000f1c <checkADCFlag>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d042      	beq.n	800151e <main+0x1de>
		  cutoff_freq = voltToCutoff(grabConvertedResult());
 8001498:	f7ff fd54 	bl	8000f44 <grabConvertedResult>
 800149c:	4603      	mov	r3, r0
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f884 	bl	80015ac <voltToCutoff>
 80014a4:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80014a8:	ed83 0a00 	vstr	s0, [r3]
		  ADC3->CR |= ADC_CR_ADSTART;                // start 1st conversion
 80014ac:	4b3d      	ldr	r3, [pc, #244]	@ (80015a4 <main+0x264>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	4a3c      	ldr	r2, [pc, #240]	@ (80015a4 <main+0x264>)
 80014b2:	f043 0304 	orr.w	r3, r3, #4
 80014b6:	6093      	str	r3, [r2, #8]
		  if(((cutoff_freq - prev_cutoff_freq) > 5) || ((cutoff_freq - prev_cutoff_freq) < 5) ){
 80014b8:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80014bc:	ed93 7a00 	vldr	s14, [r3]
 80014c0:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 80014c4:	edd3 7a00 	vldr	s15, [r3]
 80014c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014cc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80014d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	dc10      	bgt.n	80014fc <main+0x1bc>
 80014da:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80014de:	ed93 7a00 	vldr	s14, [r3]
 80014e2:	f207 430c 	addw	r3, r7, #1036	@ 0x40c
 80014e6:	edd3 7a00 	vldr	s15, [r3]
 80014ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ee:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80014f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fa:	d510      	bpl.n	800151e <main+0x1de>
			  LPF(&biq_stage1, prev_bandwidth, cutoff_freq); // load LPF
 80014fc:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8001500:	edd3 0a00 	vldr	s1, [r3]
 8001504:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 8001508:	ed93 0a00 	vldr	s0, [r3]
 800150c:	4820      	ldr	r0, [pc, #128]	@ (8001590 <main+0x250>)
 800150e:	f7ff fe0b 	bl	8001128 <LPF>
			  prev_cutoff_freq = cutoff_freq;
 8001512:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f207 420c 	addw	r2, r7, #1036	@ 0x40c
 800151c:	6013      	str	r3, [r2, #0]
		  }
	  }
	  if (checkTimerFlag()) {
 800151e:	f000 f9ed 	bl	80018fc <checkTimerFlag>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d027      	beq.n	8001578 <main+0x238>
		  TIM2->CCR1+=(SAMPLE_INTVL);
 8001528:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800152c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800152e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001532:	f203 631a 	addw	r3, r3, #1562	@ 0x61a
 8001536:	6353      	str	r3, [r2, #52]	@ 0x34
		  computeBiquad(&biq_stage1, (float)(X[i]), &output_val);
 8001538:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800153c:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001540:	f8d7 2410 	ldr.w	r2, [r7, #1040]	@ 0x410
 8001544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001548:	ee07 3a90 	vmov	s15, r3
 800154c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001550:	4915      	ldr	r1, [pc, #84]	@ (80015a8 <main+0x268>)
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	480e      	ldr	r0, [pc, #56]	@ (8001590 <main+0x250>)
 8001558:	f7ff fd44 	bl	8000fe4 <computeBiquad>
		  DAC_Write_Volt((int)output_val);
 800155c:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <main+0x268>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001566:	ee17 0a90 	vmov	r0, s15
 800156a:	f7ff fa89 	bl	8000a80 <DAC_Write_Volt>

		  i++;
 800156e:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001572:	3301      	adds	r3, #1
 8001574:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
	  }
	  if(i>=SAMPLES) {
 8001578:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 800157c:	2bff      	cmp	r3, #255	@ 0xff
 800157e:	dd86      	ble.n	800148e <main+0x14e>
		  i=0;
 8001580:	2300      	movs	r3, #0
 8001582:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
	  if (checkADCFlag()) {
 8001586:	e782      	b.n	800148e <main+0x14e>
 8001588:	54411744 	.word	0x54411744
 800158c:	401921fb 	.word	0x401921fb
 8001590:	20000080 	.word	0x20000080
 8001594:	40700000 	.word	0x40700000
 8001598:	447a0000 	.word	0x447a0000
 800159c:	42480000 	.word	0x42480000
 80015a0:	41a00000 	.word	0x41a00000
 80015a4:	50040200 	.word	0x50040200
 80015a8:	20000098 	.word	0x20000098

080015ac <voltToCutoff>:
	  }
  }
}

// 30 to 80
float voltToCutoff(uint32_t adc_output) {
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	return (50*((float)adc_output)/4095)+30;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	ee07 3a90 	vmov	s15, r3
 80015ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015be:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80015e4 <voltToCutoff+0x38>
 80015c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015c6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80015e8 <voltToCutoff+0x3c>
 80015ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ce:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80015d2:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80015d6:	eeb0 0a67 	vmov.f32	s0, s15
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	42480000 	.word	0x42480000
 80015e8:	457ff000 	.word	0x457ff000

080015ec <GPIO_init_pins>:
// 1 to 35
float voltToBandwidth(uint32_t adc_output) {
	return (35*((float)adc_output)/4095)+1;
}

void GPIO_init_pins( void ) {
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOFEN; // enable clock for GPIOF=POTS_PORT
 80015f0:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <GPIO_init_pins+0x70>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f4:	4a19      	ldr	r2, [pc, #100]	@ (800165c <GPIO_init_pins+0x70>)
 80015f6:	f043 0320 	orr.w	r3, r3, #32
 80015fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN; // enable clock for GPIOC=AUDIO_PORT
 80015fc:	4b17      	ldr	r3, [pc, #92]	@ (800165c <GPIO_init_pins+0x70>)
 80015fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001600:	4a16      	ldr	r2, [pc, #88]	@ (800165c <GPIO_init_pins+0x70>)
 8001602:	f043 0304 	orr.w	r3, r3, #4
 8001606:	64d3      	str	r3, [r2, #76]	@ 0x4c
	POTS_PORT->MODER |= POTS_ANALOG_MODER; // put in analog mode
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <GPIO_init_pins+0x74>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4914      	ldr	r1, [pc, #80]	@ (8001660 <GPIO_init_pins+0x74>)
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <GPIO_init_pins+0x78>)
 8001610:	4313      	orrs	r3, r2
 8001612:	600b      	str	r3, [r1, #0]
	AUDIO_PORT->MODER |= AUDIO_ANALOG_MODER; // put in analog mode
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <GPIO_init_pins+0x7c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a13      	ldr	r2, [pc, #76]	@ (8001668 <GPIO_init_pins+0x7c>)
 800161a:	f443 5370 	orr.w	r3, r3, #15360	@ 0x3c00
 800161e:	6013      	str	r3, [r2, #0]
	AUDIO_PORT->MODER &= ~AUDIO_DIGITAL_MODER; // put in digital input mode
 8001620:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <GPIO_init_pins+0x7c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a10      	ldr	r2, [pc, #64]	@ (8001668 <GPIO_init_pins+0x7c>)
 8001626:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800162a:	6013      	str	r3, [r2, #0]
	AUDIO_PORT->OTYPER  &= ~AUDIO_DIGITAL_OTYPER; // put in digital output mode
 800162c:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <GPIO_init_pins+0x7c>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	4a0d      	ldr	r2, [pc, #52]	@ (8001668 <GPIO_init_pins+0x7c>)
 8001632:	f023 0307 	bic.w	r3, r3, #7
 8001636:	6053      	str	r3, [r2, #4]
	AUDIO_PORT->PUPDR  &= ~AUDIO_DIGITAL_PUPDR; // put in digital output mode
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <GPIO_init_pins+0x7c>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <GPIO_init_pins+0x7c>)
 800163e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001642:	60d3      	str	r3, [r2, #12]
	AUDIO_PORT->OSPEEDR |= AUDIO_DIGITAL_OSPEEDR; // put in digital output mode
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <GPIO_init_pins+0x7c>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <GPIO_init_pins+0x7c>)
 800164a:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 800164e:	6093      	str	r3, [r2, #8]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	40021000 	.word	0x40021000
 8001660:	48001400 	.word	0x48001400
 8001664:	f03fffc0 	.word	0xf03fffc0
 8001668:	48000800 	.word	0x48000800

0800166c <SystemClock_Config>:

void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b096      	sub	sp, #88	@ 0x58
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	2244      	movs	r2, #68	@ 0x44
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f001 f9f6 	bl	8002a6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	463b      	mov	r3, r7
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800168e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001692:	f000 fad9 	bl	8001c48 <HAL_PWREx_ControlVoltageScaling>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800169c:	f000 f82c 	bl	80016f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80016a0:	2310      	movs	r3, #16
 80016a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016a4:	2301      	movs	r3, #1
 80016a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016ac:	2360      	movs	r3, #96	@ 0x60
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fb1b 	bl	8001cf4 <HAL_RCC_OscConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80016c4:	f000 f818 	bl	80016f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c8:	230f      	movs	r3, #15
 80016ca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016dc:	463b      	mov	r3, r7
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 ff21 	bl	8002528 <HAL_RCC_ClockConfig>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80016ec:	f000 f804 	bl	80016f8 <Error_Handler>
  }
}
 80016f0:	bf00      	nop
 80016f2:	3758      	adds	r7, #88	@ 0x58
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016fc:	b672      	cpsid	i
}
 80016fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <Error_Handler+0x8>

08001704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170a:	4b0f      	ldr	r3, [pc, #60]	@ (8001748 <HAL_MspInit+0x44>)
 800170c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800170e:	4a0e      	ldr	r2, [pc, #56]	@ (8001748 <HAL_MspInit+0x44>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6613      	str	r3, [r2, #96]	@ 0x60
 8001716:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <HAL_MspInit+0x44>)
 8001718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001722:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <HAL_MspInit+0x44>)
 8001724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001726:	4a08      	ldr	r2, [pc, #32]	@ (8001748 <HAL_MspInit+0x44>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800172c:	6593      	str	r3, [r2, #88]	@ 0x58
 800172e:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_MspInit+0x44>)
 8001730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	603b      	str	r3, [r7, #0]
 8001738:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <NMI_Handler+0x4>

08001754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <HardFault_Handler+0x4>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <MemManage_Handler+0x4>

08001764 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <BusFault_Handler+0x4>

0800176c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <UsageFault_Handler+0x4>

08001774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017a2:	f000 f93d 	bl	8001a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017b4:	4a14      	ldr	r2, [pc, #80]	@ (8001808 <_sbrk+0x5c>)
 80017b6:	4b15      	ldr	r3, [pc, #84]	@ (800180c <_sbrk+0x60>)
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c0:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <_sbrk+0x64>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d102      	bne.n	80017ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <_sbrk+0x64>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	@ (8001814 <_sbrk+0x68>)
 80017cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d207      	bcs.n	80017ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017dc:	f001 f95e 	bl	8002a9c <__errno>
 80017e0:	4603      	mov	r3, r0
 80017e2:	220c      	movs	r2, #12
 80017e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017ea:	e009      	b.n	8001800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017ec:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017f2:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <_sbrk+0x64>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <_sbrk+0x64>)
 80017fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017fe:	68fb      	ldr	r3, [r7, #12]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20050000 	.word	0x20050000
 800180c:	00000400 	.word	0x00000400
 8001810:	2000009c 	.word	0x2000009c
 8001814:	200001f0 	.word	0x200001f0

08001818 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800181c:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <SystemInit+0x20>)
 800181e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001822:	4a05      	ldr	r2, [pc, #20]	@ (8001838 <SystemInit+0x20>)
 8001824:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001828:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <Timer_setup_TIM2>:
#include "main.h"
#include "filter_util.h"

static uint8_t  interruptTimerFlag = FALSE;

void Timer_setup_TIM2( int iDutyCycle ) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
   RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;           // enable clock for TIM2
 8001844:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <Timer_setup_TIM2+0x64>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	4a15      	ldr	r2, [pc, #84]	@ (80018a0 <Timer_setup_TIM2+0x64>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6593      	str	r3, [r2, #88]	@ 0x58
   TIM2->DIER |= (TIM_DIER_CC1IE | TIM_DIER_UIE);  // enable event gen, rcv CCR1
 8001850:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800185a:	f043 0303 	orr.w	r3, r3, #3
 800185e:	60d3      	str	r3, [r2, #12]
   TIM2->ARR = PERIOD;                             // ARR = T = counts @4MHz
 8001860:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001864:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001868:	62da      	str	r2, [r3, #44]	@ 0x2c
   TIM2->CCR1 = iDutyCycle;                        // ticks for duty cycle
 800186a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6353      	str	r3, [r2, #52]	@ 0x34
   TIM2->SR &= ~(TIM_SR_CC1IF | TIM_SR_UIF);       // clr IRQ flag in status reg
 8001872:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800187c:	f023 0303 	bic.w	r3, r3, #3
 8001880:	6113      	str	r3, [r2, #16]
   NVIC->ISER[0] |= (1 << (TIM2_IRQn & 0x1F));     // set NVIC interrupt: 0x1F
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <Timer_setup_TIM2+0x68>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a07      	ldr	r2, [pc, #28]	@ (80018a4 <Timer_setup_TIM2+0x68>)
 8001888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800188c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800188e:	b662      	cpsie	i
}
 8001890:	bf00      	nop
   __enable_irq();                                 // global IRQ enable
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000
 80018a4:	e000e100 	.word	0xe000e100

080018a8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
   if (TIM2->SR & TIM_SR_CC1IF) {      // triggered by CCR1 event ...
 80018ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00a      	beq.n	80018d0 <TIM2_IRQHandler+0x28>
      TIM2->SR &= ~(TIM_SR_CC1IF);     // manage the flag
 80018ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c4:	f023 0302 	bic.w	r3, r3, #2
 80018c8:	6113      	str	r3, [r2, #16]
      interruptTimerFlag = TRUE;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <TIM2_IRQHandler+0x50>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	701a      	strb	r2, [r3, #0]
	 }
   if (TIM2->SR & TIM_SR_UIF) {        // triggered by ARR event ...
 80018d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <TIM2_IRQHandler+0x46>
      TIM2->SR &= ~(TIM_SR_UIF);       // manage the flag
 80018de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018e8:	f023 0301 	bic.w	r3, r3, #1
 80018ec:	6113      	str	r3, [r2, #16]
   }
}
 80018ee:	bf00      	nop
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	200000a0 	.word	0x200000a0

080018fc <checkTimerFlag>:

uint8_t checkTimerFlag( void ) {
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  if (interruptTimerFlag == TRUE) {
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <checkTimerFlag+0x24>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d104      	bne.n	8001912 <checkTimerFlag+0x16>
	  interruptTimerFlag = FALSE; // flag has been used, set to false
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <checkTimerFlag+0x24>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]
    return TRUE; // an interrupt has been received
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <checkTimerFlag+0x18>
  }
  else {
    return FALSE;
 8001912:	2300      	movs	r3, #0
  }
}
 8001914:	4618      	mov	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	200000a0 	.word	0x200000a0

08001924 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001924:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800195c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001928:	f7ff ff76 	bl	8001818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800192c:	480c      	ldr	r0, [pc, #48]	@ (8001960 <LoopForever+0x6>)
  ldr r1, =_edata
 800192e:	490d      	ldr	r1, [pc, #52]	@ (8001964 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001930:	4a0d      	ldr	r2, [pc, #52]	@ (8001968 <LoopForever+0xe>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001934:	e002      	b.n	800193c <LoopCopyDataInit>

08001936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193a:	3304      	adds	r3, #4

0800193c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800193c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001940:	d3f9      	bcc.n	8001936 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001944:	4c0a      	ldr	r4, [pc, #40]	@ (8001970 <LoopForever+0x16>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001948:	e001      	b.n	800194e <LoopFillZerobss>

0800194a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800194c:	3204      	adds	r2, #4

0800194e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001950:	d3fb      	bcc.n	800194a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001952:	f001 f8a9 	bl	8002aa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001956:	f7ff fcf3 	bl	8001340 <main>

0800195a <LoopForever>:

LoopForever:
    b LoopForever
 800195a:	e7fe      	b.n	800195a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800195c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001964:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001968:	08003f9c 	.word	0x08003f9c
  ldr r2, =_sbss
 800196c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001970:	200001f0 	.word	0x200001f0

08001974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001974:	e7fe      	b.n	8001974 <ADC1_2_IRQHandler>

08001976 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 f91f 	bl	8001bc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001986:	200f      	movs	r0, #15
 8001988:	f000 f80e 	bl	80019a8 <HAL_InitTick>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	71fb      	strb	r3, [r7, #7]
 8001996:	e001      	b.n	800199c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001998:	f7ff feb4 	bl	8001704 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800199c:	79fb      	ldrb	r3, [r7, #7]
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019b4:	4b17      	ldr	r3, [pc, #92]	@ (8001a14 <HAL_InitTick+0x6c>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d023      	beq.n	8001a04 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <HAL_InitTick+0x70>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b14      	ldr	r3, [pc, #80]	@ (8001a14 <HAL_InitTick+0x6c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f91d 	bl	8001c12 <HAL_SYSTICK_Config>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10f      	bne.n	80019fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b0f      	cmp	r3, #15
 80019e2:	d809      	bhi.n	80019f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e4:	2200      	movs	r2, #0
 80019e6:	6879      	ldr	r1, [r7, #4]
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019ec:	f000 f8f5 	bl	8001bda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f0:	4a0a      	ldr	r2, [pc, #40]	@ (8001a1c <HAL_InitTick+0x74>)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	e007      	b.n	8001a08 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	73fb      	strb	r3, [r7, #15]
 80019fc:	e004      	b.n	8001a08 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	73fb      	strb	r3, [r7, #15]
 8001a02:	e001      	b.n	8001a08 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000008 	.word	0x20000008
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	20000004 	.word	0x20000004

08001a20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a24:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_IncTick+0x20>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <HAL_IncTick+0x24>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <HAL_IncTick+0x24>)
 8001a32:	6013      	str	r3, [r2, #0]
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000008 	.word	0x20000008
 8001a44:	200000a4 	.word	0x200000a4

08001a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a4c:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <HAL_GetTick+0x14>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	200000a4 	.word	0x200000a4

08001a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a70:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a76:	68ba      	ldr	r2, [r7, #8]
 8001a78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a92:	4a04      	ldr	r2, [pc, #16]	@ (8001aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	60d3      	str	r3, [r2, #12]
}
 8001a98:	bf00      	nop
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aac:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	0a1b      	lsrs	r3, r3, #8
 8001ab2:	f003 0307 	and.w	r3, r3, #7
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	6039      	str	r1, [r7, #0]
 8001ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	db0a      	blt.n	8001aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	490c      	ldr	r1, [pc, #48]	@ (8001b10 <__NVIC_SetPriority+0x4c>)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	0112      	lsls	r2, r2, #4
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aec:	e00a      	b.n	8001b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4908      	ldr	r1, [pc, #32]	@ (8001b14 <__NVIC_SetPriority+0x50>)
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	3b04      	subs	r3, #4
 8001afc:	0112      	lsls	r2, r2, #4
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	440b      	add	r3, r1
 8001b02:	761a      	strb	r2, [r3, #24]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b089      	sub	sp, #36	@ 0x24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f1c3 0307 	rsb	r3, r3, #7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	bf28      	it	cs
 8001b36:	2304      	movcs	r3, #4
 8001b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	2b06      	cmp	r3, #6
 8001b40:	d902      	bls.n	8001b48 <NVIC_EncodePriority+0x30>
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3b03      	subs	r3, #3
 8001b46:	e000      	b.n	8001b4a <NVIC_EncodePriority+0x32>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43da      	mvns	r2, r3
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b60:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6a:	43d9      	mvns	r1, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	4313      	orrs	r3, r2
         );
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3724      	adds	r7, #36	@ 0x24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
	...

08001b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b90:	d301      	bcc.n	8001b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00f      	b.n	8001bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <SysTick_Config+0x40>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b9e:	210f      	movs	r1, #15
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ba4:	f7ff ff8e 	bl	8001ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <SysTick_Config+0x40>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bae:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <SysTick_Config+0x40>)
 8001bb0:	2207      	movs	r2, #7
 8001bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	e000e010 	.word	0xe000e010

08001bc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff ff47 	bl	8001a60 <__NVIC_SetPriorityGrouping>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
 8001be6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bec:	f7ff ff5c 	bl	8001aa8 <__NVIC_GetPriorityGrouping>
 8001bf0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	6978      	ldr	r0, [r7, #20]
 8001bf8:	f7ff ff8e 	bl	8001b18 <NVIC_EncodePriority>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c02:	4611      	mov	r1, r2
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ff5d 	bl	8001ac4 <__NVIC_SetPriority>
}
 8001c0a:	bf00      	nop
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff ffb0 	bl	8001b80 <SysTick_Config>
 8001c20:	4603      	mov	r3, r0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c30:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40007000 	.word	0x40007000

08001c48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c56:	d130      	bne.n	8001cba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c58:	4b23      	ldr	r3, [pc, #140]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c64:	d038      	beq.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c74:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2232      	movs	r2, #50	@ 0x32
 8001c7c:	fb02 f303 	mul.w	r3, r2, r3
 8001c80:	4a1b      	ldr	r2, [pc, #108]	@ (8001cf0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c82:	fba2 2303 	umull	r2, r3, r2, r3
 8001c86:	0c9b      	lsrs	r3, r3, #18
 8001c88:	3301      	adds	r3, #1
 8001c8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c8c:	e002      	b.n	8001c94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3b01      	subs	r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c94:	4b14      	ldr	r3, [pc, #80]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ca0:	d102      	bne.n	8001ca8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1f2      	bne.n	8001c8e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001caa:	695b      	ldr	r3, [r3, #20]
 8001cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cb4:	d110      	bne.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e00f      	b.n	8001cda <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cc6:	d007      	beq.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cc8:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cd0:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cd6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40007000 	.word	0x40007000
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	431bde83 	.word	0x431bde83

08001cf4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d102      	bne.n	8001d08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	f000 bc08 	b.w	8002518 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d08:	4b96      	ldr	r3, [pc, #600]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 030c 	and.w	r3, r3, #12
 8001d10:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d12:	4b94      	ldr	r3, [pc, #592]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80e4 	beq.w	8001ef2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <HAL_RCC_OscConfig+0x4c>
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	f040 808b 	bne.w	8001e4e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	f040 8087 	bne.w	8001e4e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d40:	4b88      	ldr	r3, [pc, #544]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_RCC_OscConfig+0x64>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e3df      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a1a      	ldr	r2, [r3, #32]
 8001d5c:	4b81      	ldr	r3, [pc, #516]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d004      	beq.n	8001d72 <HAL_RCC_OscConfig+0x7e>
 8001d68:	4b7e      	ldr	r3, [pc, #504]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d70:	e005      	b.n	8001d7e <HAL_RCC_OscConfig+0x8a>
 8001d72:	4b7c      	ldr	r3, [pc, #496]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d223      	bcs.n	8001dca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 fd5a 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e3c0      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d96:	4b73      	ldr	r3, [pc, #460]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a72      	ldr	r2, [pc, #456]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001d9c:	f043 0308 	orr.w	r3, r3, #8
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b70      	ldr	r3, [pc, #448]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	496d      	ldr	r1, [pc, #436]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001db4:	4b6b      	ldr	r3, [pc, #428]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
 8001dc0:	021b      	lsls	r3, r3, #8
 8001dc2:	4968      	ldr	r1, [pc, #416]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
 8001dc8:	e025      	b.n	8001e16 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dca:	4b66      	ldr	r3, [pc, #408]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a65      	ldr	r2, [pc, #404]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001dd0:	f043 0308 	orr.w	r3, r3, #8
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b63      	ldr	r3, [pc, #396]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	4960      	ldr	r1, [pc, #384]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001de8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	495b      	ldr	r1, [pc, #364]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d109      	bne.n	8001e16 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a1b      	ldr	r3, [r3, #32]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fd1a 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e380      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e16:	f000 fc87 	bl	8002728 <HAL_RCC_GetSysClockFreq>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	4b51      	ldr	r3, [pc, #324]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	091b      	lsrs	r3, r3, #4
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	4950      	ldr	r1, [pc, #320]	@ (8001f68 <HAL_RCC_OscConfig+0x274>)
 8001e28:	5ccb      	ldrb	r3, [r1, r3]
 8001e2a:	f003 031f 	and.w	r3, r3, #31
 8001e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e32:	4a4e      	ldr	r2, [pc, #312]	@ (8001f6c <HAL_RCC_OscConfig+0x278>)
 8001e34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e36:	4b4e      	ldr	r3, [pc, #312]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fdb4 	bl	80019a8 <HAL_InitTick>
 8001e40:	4603      	mov	r3, r0
 8001e42:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d052      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	e364      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d032      	beq.n	8001ebc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e56:	4b43      	ldr	r3, [pc, #268]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a42      	ldr	r2, [pc, #264]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e62:	f7ff fdf1 	bl	8001a48 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6a:	f7ff fded 	bl	8001a48 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e34d      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e7c:	4b39      	ldr	r3, [pc, #228]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0f0      	beq.n	8001e6a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e88:	4b36      	ldr	r3, [pc, #216]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a35      	ldr	r2, [pc, #212]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e8e:	f043 0308 	orr.w	r3, r3, #8
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b33      	ldr	r3, [pc, #204]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	4930      	ldr	r1, [pc, #192]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	492b      	ldr	r1, [pc, #172]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
 8001eba:	e01a      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ebc:	4b29      	ldr	r3, [pc, #164]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a28      	ldr	r2, [pc, #160]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ec2:	f023 0301 	bic.w	r3, r3, #1
 8001ec6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fdbe 	bl	8001a48 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fdba 	bl	8001a48 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e31a      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ee2:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x1dc>
 8001eee:	e000      	b.n	8001ef2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ef0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d073      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d005      	beq.n	8001f10 <HAL_RCC_OscConfig+0x21c>
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	2b0c      	cmp	r3, #12
 8001f08:	d10e      	bne.n	8001f28 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d10b      	bne.n	8001f28 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d063      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x2f0>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d15f      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e2f7      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f30:	d106      	bne.n	8001f40 <HAL_RCC_OscConfig+0x24c>
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0b      	ldr	r2, [pc, #44]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e025      	b.n	8001f8c <HAL_RCC_OscConfig+0x298>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f48:	d114      	bne.n	8001f74 <HAL_RCC_OscConfig+0x280>
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a02      	ldr	r2, [pc, #8]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	e013      	b.n	8001f8c <HAL_RCC_OscConfig+0x298>
 8001f64:	40021000 	.word	0x40021000
 8001f68:	08003b6c 	.word	0x08003b6c
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000004 	.word	0x20000004
 8001f74:	4ba0      	ldr	r3, [pc, #640]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a9f      	ldr	r2, [pc, #636]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001f7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	4b9d      	ldr	r3, [pc, #628]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a9c      	ldr	r2, [pc, #624]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001f86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d013      	beq.n	8001fbc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7ff fd58 	bl	8001a48 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f9c:	f7ff fd54 	bl	8001a48 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b64      	cmp	r3, #100	@ 0x64
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e2b4      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fae:	4b92      	ldr	r3, [pc, #584]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0x2a8>
 8001fba:	e014      	b.n	8001fe6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fd44 	bl	8001a48 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff fd40 	bl	8001a48 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	@ 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e2a0      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fd6:	4b88      	ldr	r3, [pc, #544]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x2d0>
 8001fe2:	e000      	b.n	8001fe6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d060      	beq.n	80020b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d005      	beq.n	8002004 <HAL_RCC_OscConfig+0x310>
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2b0c      	cmp	r3, #12
 8001ffc:	d119      	bne.n	8002032 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2b02      	cmp	r3, #2
 8002002:	d116      	bne.n	8002032 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002004:	4b7c      	ldr	r3, [pc, #496]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800200c:	2b00      	cmp	r3, #0
 800200e:	d005      	beq.n	800201c <HAL_RCC_OscConfig+0x328>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e27d      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800201c:	4b76      	ldr	r3, [pc, #472]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	061b      	lsls	r3, r3, #24
 800202a:	4973      	ldr	r1, [pc, #460]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002030:	e040      	b.n	80020b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d023      	beq.n	8002082 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800203a:	4b6f      	ldr	r3, [pc, #444]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a6e      	ldr	r2, [pc, #440]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002046:	f7ff fcff 	bl	8001a48 <HAL_GetTick>
 800204a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800204c:	e008      	b.n	8002060 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800204e:	f7ff fcfb 	bl	8001a48 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e25b      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002060:	4b65      	ldr	r3, [pc, #404]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002068:	2b00      	cmp	r3, #0
 800206a:	d0f0      	beq.n	800204e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206c:	4b62      	ldr	r3, [pc, #392]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	061b      	lsls	r3, r3, #24
 800207a:	495f      	ldr	r1, [pc, #380]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
 8002080:	e018      	b.n	80020b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002082:	4b5d      	ldr	r3, [pc, #372]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a5c      	ldr	r2, [pc, #368]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002088:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800208c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208e:	f7ff fcdb 	bl	8001a48 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002094:	e008      	b.n	80020a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002096:	f7ff fcd7 	bl	8001a48 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e237      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1f0      	bne.n	8002096 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d03c      	beq.n	800213a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d01c      	beq.n	8002102 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c8:	4b4b      	ldr	r3, [pc, #300]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80020ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ce:	4a4a      	ldr	r2, [pc, #296]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d8:	f7ff fcb6 	bl	8001a48 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e0:	f7ff fcb2 	bl	8001a48 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e212      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020f2:	4b41      	ldr	r3, [pc, #260]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80020f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0ef      	beq.n	80020e0 <HAL_RCC_OscConfig+0x3ec>
 8002100:	e01b      	b.n	800213a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002102:	4b3d      	ldr	r3, [pc, #244]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002104:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002108:	4a3b      	ldr	r2, [pc, #236]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800210a:	f023 0301 	bic.w	r3, r3, #1
 800210e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002112:	f7ff fc99 	bl	8001a48 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211a:	f7ff fc95 	bl	8001a48 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e1f5      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800212c:	4b32      	ldr	r3, [pc, #200]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800212e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1ef      	bne.n	800211a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0304 	and.w	r3, r3, #4
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 80a6 	beq.w	8002294 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002148:	2300      	movs	r3, #0
 800214a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800214c:	4b2a      	ldr	r3, [pc, #168]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800214e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002150:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10d      	bne.n	8002174 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002158:	4b27      	ldr	r3, [pc, #156]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800215a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215c:	4a26      	ldr	r2, [pc, #152]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 800215e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002162:	6593      	str	r3, [r2, #88]	@ 0x58
 8002164:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002170:	2301      	movs	r3, #1
 8002172:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002174:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <HAL_RCC_OscConfig+0x508>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217c:	2b00      	cmp	r3, #0
 800217e:	d118      	bne.n	80021b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002180:	4b1e      	ldr	r3, [pc, #120]	@ (80021fc <HAL_RCC_OscConfig+0x508>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a1d      	ldr	r2, [pc, #116]	@ (80021fc <HAL_RCC_OscConfig+0x508>)
 8002186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218c:	f7ff fc5c 	bl	8001a48 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002194:	f7ff fc58 	bl	8001a48 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e1b8      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <HAL_RCC_OscConfig+0x508>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d108      	bne.n	80021cc <HAL_RCC_OscConfig+0x4d8>
 80021ba:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021c2:	f043 0301 	orr.w	r3, r3, #1
 80021c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021ca:	e029      	b.n	8002220 <HAL_RCC_OscConfig+0x52c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d115      	bne.n	8002200 <HAL_RCC_OscConfig+0x50c>
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021da:	4a07      	ldr	r2, [pc, #28]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021e4:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ea:	4a03      	ldr	r2, [pc, #12]	@ (80021f8 <HAL_RCC_OscConfig+0x504>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021f4:	e014      	b.n	8002220 <HAL_RCC_OscConfig+0x52c>
 80021f6:	bf00      	nop
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40007000 	.word	0x40007000
 8002200:	4b9d      	ldr	r3, [pc, #628]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002206:	4a9c      	ldr	r2, [pc, #624]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002208:	f023 0301 	bic.w	r3, r3, #1
 800220c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002210:	4b99      	ldr	r3, [pc, #612]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002216:	4a98      	ldr	r2, [pc, #608]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002218:	f023 0304 	bic.w	r3, r3, #4
 800221c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d016      	beq.n	8002256 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002228:	f7ff fc0e 	bl	8001a48 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800222e:	e00a      	b.n	8002246 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7ff fc0a 	bl	8001a48 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e168      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002246:	4b8c      	ldr	r3, [pc, #560]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0ed      	beq.n	8002230 <HAL_RCC_OscConfig+0x53c>
 8002254:	e015      	b.n	8002282 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002256:	f7ff fbf7 	bl	8001a48 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225e:	f7ff fbf3 	bl	8001a48 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f241 3288 	movw	r2, #5000	@ 0x1388
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e151      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002274:	4b80      	ldr	r3, [pc, #512]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1ed      	bne.n	800225e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002282:	7ffb      	ldrb	r3, [r7, #31]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d105      	bne.n	8002294 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002288:	4b7b      	ldr	r3, [pc, #492]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 800228a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228c:	4a7a      	ldr	r2, [pc, #488]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 800228e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002292:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0320 	and.w	r3, r3, #32
 800229c:	2b00      	cmp	r3, #0
 800229e:	d03c      	beq.n	800231a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d01c      	beq.n	80022e2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022a8:	4b73      	ldr	r3, [pc, #460]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80022aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022ae:	4a72      	ldr	r2, [pc, #456]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b8:	f7ff fbc6 	bl	8001a48 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022c0:	f7ff fbc2 	bl	8001a48 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e122      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022d2:	4b69      	ldr	r3, [pc, #420]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80022d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0ef      	beq.n	80022c0 <HAL_RCC_OscConfig+0x5cc>
 80022e0:	e01b      	b.n	800231a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022e2:	4b65      	ldr	r3, [pc, #404]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80022e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022e8:	4a63      	ldr	r2, [pc, #396]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80022ea:	f023 0301 	bic.w	r3, r3, #1
 80022ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f2:	f7ff fba9 	bl	8001a48 <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022fa:	f7ff fba5 	bl	8001a48 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e105      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800230c:	4b5a      	ldr	r3, [pc, #360]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 800230e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1ef      	bne.n	80022fa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 80f9 	beq.w	8002516 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002328:	2b02      	cmp	r3, #2
 800232a:	f040 80cf 	bne.w	80024cc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800232e:	4b52      	ldr	r3, [pc, #328]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f003 0203 	and.w	r2, r3, #3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233e:	429a      	cmp	r2, r3
 8002340:	d12c      	bne.n	800239c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234c:	3b01      	subs	r3, #1
 800234e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d123      	bne.n	800239c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800235e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002360:	429a      	cmp	r2, r3
 8002362:	d11b      	bne.n	800239c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800236e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d113      	bne.n	800239c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800237e:	085b      	lsrs	r3, r3, #1
 8002380:	3b01      	subs	r3, #1
 8002382:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d109      	bne.n	800239c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	085b      	lsrs	r3, r3, #1
 8002394:	3b01      	subs	r3, #1
 8002396:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002398:	429a      	cmp	r2, r3
 800239a:	d071      	beq.n	8002480 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	2b0c      	cmp	r3, #12
 80023a0:	d068      	beq.n	8002474 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023a2:	4b35      	ldr	r3, [pc, #212]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d105      	bne.n	80023ba <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023ae:	4b32      	ldr	r3, [pc, #200]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e0ac      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023be:	4b2e      	ldr	r3, [pc, #184]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023c8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023ca:	f7ff fb3d 	bl	8001a48 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d2:	f7ff fb39 	bl	8001a48 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e099      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023e4:	4b24      	ldr	r3, [pc, #144]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1f0      	bne.n	80023d2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f0:	4b21      	ldr	r3, [pc, #132]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	4b21      	ldr	r3, [pc, #132]	@ (800247c <HAL_RCC_OscConfig+0x788>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002400:	3a01      	subs	r2, #1
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	4311      	orrs	r1, r2
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800240a:	0212      	lsls	r2, r2, #8
 800240c:	4311      	orrs	r1, r2
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002412:	0852      	lsrs	r2, r2, #1
 8002414:	3a01      	subs	r2, #1
 8002416:	0552      	lsls	r2, r2, #21
 8002418:	4311      	orrs	r1, r2
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800241e:	0852      	lsrs	r2, r2, #1
 8002420:	3a01      	subs	r2, #1
 8002422:	0652      	lsls	r2, r2, #25
 8002424:	4311      	orrs	r1, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800242a:	06d2      	lsls	r2, r2, #27
 800242c:	430a      	orrs	r2, r1
 800242e:	4912      	ldr	r1, [pc, #72]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002430:	4313      	orrs	r3, r2
 8002432:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002434:	4b10      	ldr	r3, [pc, #64]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a0f      	ldr	r2, [pc, #60]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 800243a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800243e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002440:	4b0d      	ldr	r3, [pc, #52]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	4a0c      	ldr	r2, [pc, #48]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002446:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800244a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800244c:	f7ff fafc 	bl	8001a48 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002454:	f7ff faf8 	bl	8001a48 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e058      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002466:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <HAL_RCC_OscConfig+0x784>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d0f0      	beq.n	8002454 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002472:	e050      	b.n	8002516 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e04f      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
 8002478:	40021000 	.word	0x40021000
 800247c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002480:	4b27      	ldr	r3, [pc, #156]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d144      	bne.n	8002516 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800248c:	4b24      	ldr	r3, [pc, #144]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a23      	ldr	r2, [pc, #140]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 8002492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002496:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002498:	4b21      	ldr	r3, [pc, #132]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	4a20      	ldr	r2, [pc, #128]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 800249e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024a4:	f7ff fad0 	bl	8001a48 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ac:	f7ff facc 	bl	8001a48 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e02c      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024be:	4b18      	ldr	r3, [pc, #96]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0f0      	beq.n	80024ac <HAL_RCC_OscConfig+0x7b8>
 80024ca:	e024      	b.n	8002516 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	2b0c      	cmp	r3, #12
 80024d0:	d01f      	beq.n	8002512 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024d2:	4b13      	ldr	r3, [pc, #76]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a12      	ldr	r2, [pc, #72]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 80024d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024de:	f7ff fab3 	bl	8001a48 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e6:	f7ff faaf 	bl	8001a48 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e00f      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f8:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f0      	bne.n	80024e6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002504:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	4905      	ldr	r1, [pc, #20]	@ (8002520 <HAL_RCC_OscConfig+0x82c>)
 800250a:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <HAL_RCC_OscConfig+0x830>)
 800250c:	4013      	ands	r3, r2
 800250e:	60cb      	str	r3, [r1, #12]
 8002510:	e001      	b.n	8002516 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3720      	adds	r7, #32
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000
 8002524:	feeefffc 	.word	0xfeeefffc

08002528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0e7      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800253c:	4b75      	ldr	r3, [pc, #468]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d910      	bls.n	800256c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254a:	4b72      	ldr	r3, [pc, #456]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 0207 	bic.w	r2, r3, #7
 8002552:	4970      	ldr	r1, [pc, #448]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800255a:	4b6e      	ldr	r3, [pc, #440]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0cf      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d010      	beq.n	800259a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	4b66      	ldr	r3, [pc, #408]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002584:	429a      	cmp	r2, r3
 8002586:	d908      	bls.n	800259a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002588:	4b63      	ldr	r3, [pc, #396]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	4960      	ldr	r1, [pc, #384]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d04c      	beq.n	8002640 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d121      	bne.n	80025fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e0a6      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d107      	bne.n	80025d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025c6:	4b54      	ldr	r3, [pc, #336]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d115      	bne.n	80025fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e09a      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d107      	bne.n	80025ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025de:	4b4e      	ldr	r3, [pc, #312]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d109      	bne.n	80025fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e08e      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e086      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025fe:	4b46      	ldr	r3, [pc, #280]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f023 0203 	bic.w	r2, r3, #3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	4943      	ldr	r1, [pc, #268]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 800260c:	4313      	orrs	r3, r2
 800260e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002610:	f7ff fa1a 	bl	8001a48 <HAL_GetTick>
 8002614:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002616:	e00a      	b.n	800262e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002618:	f7ff fa16 	bl	8001a48 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002626:	4293      	cmp	r3, r2
 8002628:	d901      	bls.n	800262e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e06e      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800262e:	4b3a      	ldr	r3, [pc, #232]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 020c 	and.w	r2, r3, #12
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	429a      	cmp	r2, r3
 800263e:	d1eb      	bne.n	8002618 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d010      	beq.n	800266e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	4b31      	ldr	r3, [pc, #196]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002658:	429a      	cmp	r2, r3
 800265a:	d208      	bcs.n	800266e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800265c:	4b2e      	ldr	r3, [pc, #184]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	492b      	ldr	r1, [pc, #172]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 800266a:	4313      	orrs	r3, r2
 800266c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800266e:	4b29      	ldr	r3, [pc, #164]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d210      	bcs.n	800269e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267c:	4b25      	ldr	r3, [pc, #148]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f023 0207 	bic.w	r2, r3, #7
 8002684:	4923      	ldr	r1, [pc, #140]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	4313      	orrs	r3, r2
 800268a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800268c:	4b21      	ldr	r3, [pc, #132]	@ (8002714 <HAL_RCC_ClockConfig+0x1ec>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d001      	beq.n	800269e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e036      	b.n	800270c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d008      	beq.n	80026bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	4918      	ldr	r1, [pc, #96]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d009      	beq.n	80026dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026c8:	4b13      	ldr	r3, [pc, #76]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	4910      	ldr	r1, [pc, #64]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026dc:	f000 f824 	bl	8002728 <HAL_RCC_GetSysClockFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002718 <HAL_RCC_ClockConfig+0x1f0>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	490b      	ldr	r1, [pc, #44]	@ (800271c <HAL_RCC_ClockConfig+0x1f4>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
 80026f8:	4a09      	ldr	r2, [pc, #36]	@ (8002720 <HAL_RCC_ClockConfig+0x1f8>)
 80026fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026fc:	4b09      	ldr	r3, [pc, #36]	@ (8002724 <HAL_RCC_ClockConfig+0x1fc>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff f951 	bl	80019a8 <HAL_InitTick>
 8002706:	4603      	mov	r3, r0
 8002708:	72fb      	strb	r3, [r7, #11]

  return status;
 800270a:	7afb      	ldrb	r3, [r7, #11]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40022000 	.word	0x40022000
 8002718:	40021000 	.word	0x40021000
 800271c:	08003b6c 	.word	0x08003b6c
 8002720:	20000000 	.word	0x20000000
 8002724:	20000004 	.word	0x20000004

08002728 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	@ 0x24
 800272c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	61fb      	str	r3, [r7, #28]
 8002732:	2300      	movs	r3, #0
 8002734:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002736:	4b3e      	ldr	r3, [pc, #248]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 030c 	and.w	r3, r3, #12
 800273e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002740:	4b3b      	ldr	r3, [pc, #236]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d005      	beq.n	800275c <HAL_RCC_GetSysClockFreq+0x34>
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	2b0c      	cmp	r3, #12
 8002754:	d121      	bne.n	800279a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d11e      	bne.n	800279a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800275c:	4b34      	ldr	r3, [pc, #208]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0308 	and.w	r3, r3, #8
 8002764:	2b00      	cmp	r3, #0
 8002766:	d107      	bne.n	8002778 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002768:	4b31      	ldr	r3, [pc, #196]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 800276a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800276e:	0a1b      	lsrs	r3, r3, #8
 8002770:	f003 030f 	and.w	r3, r3, #15
 8002774:	61fb      	str	r3, [r7, #28]
 8002776:	e005      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002778:	4b2d      	ldr	r3, [pc, #180]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	091b      	lsrs	r3, r3, #4
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002784:	4a2b      	ldr	r2, [pc, #172]	@ (8002834 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10d      	bne.n	80027b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002798:	e00a      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	2b04      	cmp	r3, #4
 800279e:	d102      	bne.n	80027a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027a0:	4b25      	ldr	r3, [pc, #148]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x110>)
 80027a2:	61bb      	str	r3, [r7, #24]
 80027a4:	e004      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d101      	bne.n	80027b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027ac:	4b23      	ldr	r3, [pc, #140]	@ (800283c <HAL_RCC_GetSysClockFreq+0x114>)
 80027ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	2b0c      	cmp	r3, #12
 80027b4:	d134      	bne.n	8002820 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d003      	beq.n	80027ce <HAL_RCC_GetSysClockFreq+0xa6>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b03      	cmp	r3, #3
 80027ca:	d003      	beq.n	80027d4 <HAL_RCC_GetSysClockFreq+0xac>
 80027cc:	e005      	b.n	80027da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002838 <HAL_RCC_GetSysClockFreq+0x110>)
 80027d0:	617b      	str	r3, [r7, #20]
      break;
 80027d2:	e005      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027d4:	4b19      	ldr	r3, [pc, #100]	@ (800283c <HAL_RCC_GetSysClockFreq+0x114>)
 80027d6:	617b      	str	r3, [r7, #20]
      break;
 80027d8:	e002      	b.n	80027e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	617b      	str	r3, [r7, #20]
      break;
 80027de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027e0:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	091b      	lsrs	r3, r3, #4
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	3301      	adds	r3, #1
 80027ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027ee:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	0a1b      	lsrs	r3, r3, #8
 80027f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	fb03 f202 	mul.w	r2, r3, r2
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	fbb2 f3f3 	udiv	r3, r2, r3
 8002804:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_RCC_GetSysClockFreq+0x108>)
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	0e5b      	lsrs	r3, r3, #25
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	3301      	adds	r3, #1
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	fbb2 f3f3 	udiv	r3, r2, r3
 800281e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002820:	69bb      	ldr	r3, [r7, #24]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3724      	adds	r7, #36	@ 0x24
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40021000 	.word	0x40021000
 8002834:	08003b7c 	.word	0x08003b7c
 8002838:	00f42400 	.word	0x00f42400
 800283c:	007a1200 	.word	0x007a1200

08002840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002848:	2300      	movs	r3, #0
 800284a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800284c:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002858:	f7ff f9e8 	bl	8001c2c <HAL_PWREx_GetVoltageRange>
 800285c:	6178      	str	r0, [r7, #20]
 800285e:	e014      	b.n	800288a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002860:	4b25      	ldr	r3, [pc, #148]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002864:	4a24      	ldr	r2, [pc, #144]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800286a:	6593      	str	r3, [r2, #88]	@ 0x58
 800286c:	4b22      	ldr	r3, [pc, #136]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002878:	f7ff f9d8 	bl	8001c2c <HAL_PWREx_GetVoltageRange>
 800287c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800287e:	4b1e      	ldr	r3, [pc, #120]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002882:	4a1d      	ldr	r2, [pc, #116]	@ (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002888:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002890:	d10b      	bne.n	80028aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b80      	cmp	r3, #128	@ 0x80
 8002896:	d919      	bls.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2ba0      	cmp	r3, #160	@ 0xa0
 800289c:	d902      	bls.n	80028a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800289e:	2302      	movs	r3, #2
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	e013      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028a4:	2301      	movs	r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	e010      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b80      	cmp	r3, #128	@ 0x80
 80028ae:	d902      	bls.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028b0:	2303      	movs	r3, #3
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e00a      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b80      	cmp	r3, #128	@ 0x80
 80028ba:	d102      	bne.n	80028c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028bc:	2302      	movs	r3, #2
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	e004      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b70      	cmp	r3, #112	@ 0x70
 80028c6:	d101      	bne.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028c8:	2301      	movs	r3, #1
 80028ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f023 0207 	bic.w	r2, r3, #7
 80028d4:	4909      	ldr	r1, [pc, #36]	@ (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028dc:	4b07      	ldr	r3, [pc, #28]	@ (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d001      	beq.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40022000 	.word	0x40022000

08002900 <malloc>:
 8002900:	4b02      	ldr	r3, [pc, #8]	@ (800290c <malloc+0xc>)
 8002902:	4601      	mov	r1, r0
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	f000 b825 	b.w	8002954 <_malloc_r>
 800290a:	bf00      	nop
 800290c:	2000000c 	.word	0x2000000c

08002910 <sbrk_aligned>:
 8002910:	b570      	push	{r4, r5, r6, lr}
 8002912:	4e0f      	ldr	r6, [pc, #60]	@ (8002950 <sbrk_aligned+0x40>)
 8002914:	460c      	mov	r4, r1
 8002916:	6831      	ldr	r1, [r6, #0]
 8002918:	4605      	mov	r5, r0
 800291a:	b911      	cbnz	r1, 8002922 <sbrk_aligned+0x12>
 800291c:	f000 f8ae 	bl	8002a7c <_sbrk_r>
 8002920:	6030      	str	r0, [r6, #0]
 8002922:	4621      	mov	r1, r4
 8002924:	4628      	mov	r0, r5
 8002926:	f000 f8a9 	bl	8002a7c <_sbrk_r>
 800292a:	1c43      	adds	r3, r0, #1
 800292c:	d103      	bne.n	8002936 <sbrk_aligned+0x26>
 800292e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002932:	4620      	mov	r0, r4
 8002934:	bd70      	pop	{r4, r5, r6, pc}
 8002936:	1cc4      	adds	r4, r0, #3
 8002938:	f024 0403 	bic.w	r4, r4, #3
 800293c:	42a0      	cmp	r0, r4
 800293e:	d0f8      	beq.n	8002932 <sbrk_aligned+0x22>
 8002940:	1a21      	subs	r1, r4, r0
 8002942:	4628      	mov	r0, r5
 8002944:	f000 f89a 	bl	8002a7c <_sbrk_r>
 8002948:	3001      	adds	r0, #1
 800294a:	d1f2      	bne.n	8002932 <sbrk_aligned+0x22>
 800294c:	e7ef      	b.n	800292e <sbrk_aligned+0x1e>
 800294e:	bf00      	nop
 8002950:	200000a8 	.word	0x200000a8

08002954 <_malloc_r>:
 8002954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002958:	1ccd      	adds	r5, r1, #3
 800295a:	f025 0503 	bic.w	r5, r5, #3
 800295e:	3508      	adds	r5, #8
 8002960:	2d0c      	cmp	r5, #12
 8002962:	bf38      	it	cc
 8002964:	250c      	movcc	r5, #12
 8002966:	2d00      	cmp	r5, #0
 8002968:	4606      	mov	r6, r0
 800296a:	db01      	blt.n	8002970 <_malloc_r+0x1c>
 800296c:	42a9      	cmp	r1, r5
 800296e:	d904      	bls.n	800297a <_malloc_r+0x26>
 8002970:	230c      	movs	r3, #12
 8002972:	6033      	str	r3, [r6, #0]
 8002974:	2000      	movs	r0, #0
 8002976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800297a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002a50 <_malloc_r+0xfc>
 800297e:	f000 f869 	bl	8002a54 <__malloc_lock>
 8002982:	f8d8 3000 	ldr.w	r3, [r8]
 8002986:	461c      	mov	r4, r3
 8002988:	bb44      	cbnz	r4, 80029dc <_malloc_r+0x88>
 800298a:	4629      	mov	r1, r5
 800298c:	4630      	mov	r0, r6
 800298e:	f7ff ffbf 	bl	8002910 <sbrk_aligned>
 8002992:	1c43      	adds	r3, r0, #1
 8002994:	4604      	mov	r4, r0
 8002996:	d158      	bne.n	8002a4a <_malloc_r+0xf6>
 8002998:	f8d8 4000 	ldr.w	r4, [r8]
 800299c:	4627      	mov	r7, r4
 800299e:	2f00      	cmp	r7, #0
 80029a0:	d143      	bne.n	8002a2a <_malloc_r+0xd6>
 80029a2:	2c00      	cmp	r4, #0
 80029a4:	d04b      	beq.n	8002a3e <_malloc_r+0xea>
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	4639      	mov	r1, r7
 80029aa:	4630      	mov	r0, r6
 80029ac:	eb04 0903 	add.w	r9, r4, r3
 80029b0:	f000 f864 	bl	8002a7c <_sbrk_r>
 80029b4:	4581      	cmp	r9, r0
 80029b6:	d142      	bne.n	8002a3e <_malloc_r+0xea>
 80029b8:	6821      	ldr	r1, [r4, #0]
 80029ba:	1a6d      	subs	r5, r5, r1
 80029bc:	4629      	mov	r1, r5
 80029be:	4630      	mov	r0, r6
 80029c0:	f7ff ffa6 	bl	8002910 <sbrk_aligned>
 80029c4:	3001      	adds	r0, #1
 80029c6:	d03a      	beq.n	8002a3e <_malloc_r+0xea>
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	442b      	add	r3, r5
 80029cc:	6023      	str	r3, [r4, #0]
 80029ce:	f8d8 3000 	ldr.w	r3, [r8]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	bb62      	cbnz	r2, 8002a30 <_malloc_r+0xdc>
 80029d6:	f8c8 7000 	str.w	r7, [r8]
 80029da:	e00f      	b.n	80029fc <_malloc_r+0xa8>
 80029dc:	6822      	ldr	r2, [r4, #0]
 80029de:	1b52      	subs	r2, r2, r5
 80029e0:	d420      	bmi.n	8002a24 <_malloc_r+0xd0>
 80029e2:	2a0b      	cmp	r2, #11
 80029e4:	d917      	bls.n	8002a16 <_malloc_r+0xc2>
 80029e6:	1961      	adds	r1, r4, r5
 80029e8:	42a3      	cmp	r3, r4
 80029ea:	6025      	str	r5, [r4, #0]
 80029ec:	bf18      	it	ne
 80029ee:	6059      	strne	r1, [r3, #4]
 80029f0:	6863      	ldr	r3, [r4, #4]
 80029f2:	bf08      	it	eq
 80029f4:	f8c8 1000 	streq.w	r1, [r8]
 80029f8:	5162      	str	r2, [r4, r5]
 80029fa:	604b      	str	r3, [r1, #4]
 80029fc:	4630      	mov	r0, r6
 80029fe:	f000 f82f 	bl	8002a60 <__malloc_unlock>
 8002a02:	f104 000b 	add.w	r0, r4, #11
 8002a06:	1d23      	adds	r3, r4, #4
 8002a08:	f020 0007 	bic.w	r0, r0, #7
 8002a0c:	1ac2      	subs	r2, r0, r3
 8002a0e:	bf1c      	itt	ne
 8002a10:	1a1b      	subne	r3, r3, r0
 8002a12:	50a3      	strne	r3, [r4, r2]
 8002a14:	e7af      	b.n	8002976 <_malloc_r+0x22>
 8002a16:	6862      	ldr	r2, [r4, #4]
 8002a18:	42a3      	cmp	r3, r4
 8002a1a:	bf0c      	ite	eq
 8002a1c:	f8c8 2000 	streq.w	r2, [r8]
 8002a20:	605a      	strne	r2, [r3, #4]
 8002a22:	e7eb      	b.n	80029fc <_malloc_r+0xa8>
 8002a24:	4623      	mov	r3, r4
 8002a26:	6864      	ldr	r4, [r4, #4]
 8002a28:	e7ae      	b.n	8002988 <_malloc_r+0x34>
 8002a2a:	463c      	mov	r4, r7
 8002a2c:	687f      	ldr	r7, [r7, #4]
 8002a2e:	e7b6      	b.n	800299e <_malloc_r+0x4a>
 8002a30:	461a      	mov	r2, r3
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	42a3      	cmp	r3, r4
 8002a36:	d1fb      	bne.n	8002a30 <_malloc_r+0xdc>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	6053      	str	r3, [r2, #4]
 8002a3c:	e7de      	b.n	80029fc <_malloc_r+0xa8>
 8002a3e:	230c      	movs	r3, #12
 8002a40:	6033      	str	r3, [r6, #0]
 8002a42:	4630      	mov	r0, r6
 8002a44:	f000 f80c 	bl	8002a60 <__malloc_unlock>
 8002a48:	e794      	b.n	8002974 <_malloc_r+0x20>
 8002a4a:	6005      	str	r5, [r0, #0]
 8002a4c:	e7d6      	b.n	80029fc <_malloc_r+0xa8>
 8002a4e:	bf00      	nop
 8002a50:	200000ac 	.word	0x200000ac

08002a54 <__malloc_lock>:
 8002a54:	4801      	ldr	r0, [pc, #4]	@ (8002a5c <__malloc_lock+0x8>)
 8002a56:	f000 b84b 	b.w	8002af0 <__retarget_lock_acquire_recursive>
 8002a5a:	bf00      	nop
 8002a5c:	200001ec 	.word	0x200001ec

08002a60 <__malloc_unlock>:
 8002a60:	4801      	ldr	r0, [pc, #4]	@ (8002a68 <__malloc_unlock+0x8>)
 8002a62:	f000 b846 	b.w	8002af2 <__retarget_lock_release_recursive>
 8002a66:	bf00      	nop
 8002a68:	200001ec 	.word	0x200001ec

08002a6c <memset>:
 8002a6c:	4402      	add	r2, r0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d100      	bne.n	8002a76 <memset+0xa>
 8002a74:	4770      	bx	lr
 8002a76:	f803 1b01 	strb.w	r1, [r3], #1
 8002a7a:	e7f9      	b.n	8002a70 <memset+0x4>

08002a7c <_sbrk_r>:
 8002a7c:	b538      	push	{r3, r4, r5, lr}
 8002a7e:	4d06      	ldr	r5, [pc, #24]	@ (8002a98 <_sbrk_r+0x1c>)
 8002a80:	2300      	movs	r3, #0
 8002a82:	4604      	mov	r4, r0
 8002a84:	4608      	mov	r0, r1
 8002a86:	602b      	str	r3, [r5, #0]
 8002a88:	f7fe fe90 	bl	80017ac <_sbrk>
 8002a8c:	1c43      	adds	r3, r0, #1
 8002a8e:	d102      	bne.n	8002a96 <_sbrk_r+0x1a>
 8002a90:	682b      	ldr	r3, [r5, #0]
 8002a92:	b103      	cbz	r3, 8002a96 <_sbrk_r+0x1a>
 8002a94:	6023      	str	r3, [r4, #0]
 8002a96:	bd38      	pop	{r3, r4, r5, pc}
 8002a98:	200001e8 	.word	0x200001e8

08002a9c <__errno>:
 8002a9c:	4b01      	ldr	r3, [pc, #4]	@ (8002aa4 <__errno+0x8>)
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	2000000c 	.word	0x2000000c

08002aa8 <__libc_init_array>:
 8002aa8:	b570      	push	{r4, r5, r6, lr}
 8002aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8002ae0 <__libc_init_array+0x38>)
 8002aac:	4c0d      	ldr	r4, [pc, #52]	@ (8002ae4 <__libc_init_array+0x3c>)
 8002aae:	1b64      	subs	r4, r4, r5
 8002ab0:	10a4      	asrs	r4, r4, #2
 8002ab2:	2600      	movs	r6, #0
 8002ab4:	42a6      	cmp	r6, r4
 8002ab6:	d109      	bne.n	8002acc <__libc_init_array+0x24>
 8002ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8002ae8 <__libc_init_array+0x40>)
 8002aba:	4c0c      	ldr	r4, [pc, #48]	@ (8002aec <__libc_init_array+0x44>)
 8002abc:	f001 f84a 	bl	8003b54 <_init>
 8002ac0:	1b64      	subs	r4, r4, r5
 8002ac2:	10a4      	asrs	r4, r4, #2
 8002ac4:	2600      	movs	r6, #0
 8002ac6:	42a6      	cmp	r6, r4
 8002ac8:	d105      	bne.n	8002ad6 <__libc_init_array+0x2e>
 8002aca:	bd70      	pop	{r4, r5, r6, pc}
 8002acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad0:	4798      	blx	r3
 8002ad2:	3601      	adds	r6, #1
 8002ad4:	e7ee      	b.n	8002ab4 <__libc_init_array+0xc>
 8002ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ada:	4798      	blx	r3
 8002adc:	3601      	adds	r6, #1
 8002ade:	e7f2      	b.n	8002ac6 <__libc_init_array+0x1e>
 8002ae0:	08003f94 	.word	0x08003f94
 8002ae4:	08003f94 	.word	0x08003f94
 8002ae8:	08003f94 	.word	0x08003f94
 8002aec:	08003f98 	.word	0x08003f98

08002af0 <__retarget_lock_acquire_recursive>:
 8002af0:	4770      	bx	lr

08002af2 <__retarget_lock_release_recursive>:
 8002af2:	4770      	bx	lr

08002af4 <sinhf>:
 8002af4:	b508      	push	{r3, lr}
 8002af6:	ed2d 8b02 	vpush	{d8}
 8002afa:	eef0 8a40 	vmov.f32	s17, s0
 8002afe:	f000 fa87 	bl	8003010 <__ieee754_sinhf>
 8002b02:	eeb0 8a40 	vmov.f32	s16, s0
 8002b06:	f000 f8a9 	bl	8002c5c <finitef>
 8002b0a:	b998      	cbnz	r0, 8002b34 <sinhf+0x40>
 8002b0c:	eeb0 0a68 	vmov.f32	s0, s17
 8002b10:	f000 f8a4 	bl	8002c5c <finitef>
 8002b14:	b170      	cbz	r0, 8002b34 <sinhf+0x40>
 8002b16:	f7ff ffc1 	bl	8002a9c <__errno>
 8002b1a:	ed9f 8a09 	vldr	s16, [pc, #36]	@ 8002b40 <sinhf+0x4c>
 8002b1e:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8002b44 <sinhf+0x50>
 8002b22:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002b26:	2322      	movs	r3, #34	@ 0x22
 8002b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2c:	6003      	str	r3, [r0, #0]
 8002b2e:	bfd8      	it	le
 8002b30:	eeb0 8a67 	vmovle.f32	s16, s15
 8002b34:	eeb0 0a48 	vmov.f32	s0, s16
 8002b38:	ecbd 8b02 	vpop	{d8}
 8002b3c:	bd08      	pop	{r3, pc}
 8002b3e:	bf00      	nop
 8002b40:	7f800000 	.word	0x7f800000
 8002b44:	ff800000 	.word	0xff800000

08002b48 <cosf>:
 8002b48:	ee10 3a10 	vmov	r3, s0
 8002b4c:	b507      	push	{r0, r1, r2, lr}
 8002b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc8 <cosf+0x80>)
 8002b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d806      	bhi.n	8002b66 <cosf+0x1e>
 8002b58:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8002bcc <cosf+0x84>
 8002b5c:	b003      	add	sp, #12
 8002b5e:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b62:	f000 b885 	b.w	8002c70 <__kernel_cosf>
 8002b66:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002b6a:	d304      	bcc.n	8002b76 <cosf+0x2e>
 8002b6c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002b70:	b003      	add	sp, #12
 8002b72:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b76:	4668      	mov	r0, sp
 8002b78:	f000 f91a 	bl	8002db0 <__ieee754_rem_pio2f>
 8002b7c:	f000 0003 	and.w	r0, r0, #3
 8002b80:	2801      	cmp	r0, #1
 8002b82:	d009      	beq.n	8002b98 <cosf+0x50>
 8002b84:	2802      	cmp	r0, #2
 8002b86:	d010      	beq.n	8002baa <cosf+0x62>
 8002b88:	b9b0      	cbnz	r0, 8002bb8 <cosf+0x70>
 8002b8a:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b8e:	ed9d 0a00 	vldr	s0, [sp]
 8002b92:	f000 f86d 	bl	8002c70 <__kernel_cosf>
 8002b96:	e7eb      	b.n	8002b70 <cosf+0x28>
 8002b98:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b9c:	ed9d 0a00 	vldr	s0, [sp]
 8002ba0:	f000 f8be 	bl	8002d20 <__kernel_sinf>
 8002ba4:	eeb1 0a40 	vneg.f32	s0, s0
 8002ba8:	e7e2      	b.n	8002b70 <cosf+0x28>
 8002baa:	eddd 0a01 	vldr	s1, [sp, #4]
 8002bae:	ed9d 0a00 	vldr	s0, [sp]
 8002bb2:	f000 f85d 	bl	8002c70 <__kernel_cosf>
 8002bb6:	e7f5      	b.n	8002ba4 <cosf+0x5c>
 8002bb8:	eddd 0a01 	vldr	s1, [sp, #4]
 8002bbc:	ed9d 0a00 	vldr	s0, [sp]
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	f000 f8ad 	bl	8002d20 <__kernel_sinf>
 8002bc6:	e7d3      	b.n	8002b70 <cosf+0x28>
 8002bc8:	3f490fd8 	.word	0x3f490fd8
 8002bcc:	00000000 	.word	0x00000000

08002bd0 <sinf>:
 8002bd0:	ee10 3a10 	vmov	r3, s0
 8002bd4:	b507      	push	{r0, r1, r2, lr}
 8002bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c54 <sinf+0x84>)
 8002bd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d807      	bhi.n	8002bf0 <sinf+0x20>
 8002be0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8002c58 <sinf+0x88>
 8002be4:	2000      	movs	r0, #0
 8002be6:	b003      	add	sp, #12
 8002be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bec:	f000 b898 	b.w	8002d20 <__kernel_sinf>
 8002bf0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002bf4:	d304      	bcc.n	8002c00 <sinf+0x30>
 8002bf6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002bfa:	b003      	add	sp, #12
 8002bfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c00:	4668      	mov	r0, sp
 8002c02:	f000 f8d5 	bl	8002db0 <__ieee754_rem_pio2f>
 8002c06:	f000 0003 	and.w	r0, r0, #3
 8002c0a:	2801      	cmp	r0, #1
 8002c0c:	d00a      	beq.n	8002c24 <sinf+0x54>
 8002c0e:	2802      	cmp	r0, #2
 8002c10:	d00f      	beq.n	8002c32 <sinf+0x62>
 8002c12:	b9c0      	cbnz	r0, 8002c46 <sinf+0x76>
 8002c14:	eddd 0a01 	vldr	s1, [sp, #4]
 8002c18:	ed9d 0a00 	vldr	s0, [sp]
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f000 f87f 	bl	8002d20 <__kernel_sinf>
 8002c22:	e7ea      	b.n	8002bfa <sinf+0x2a>
 8002c24:	eddd 0a01 	vldr	s1, [sp, #4]
 8002c28:	ed9d 0a00 	vldr	s0, [sp]
 8002c2c:	f000 f820 	bl	8002c70 <__kernel_cosf>
 8002c30:	e7e3      	b.n	8002bfa <sinf+0x2a>
 8002c32:	eddd 0a01 	vldr	s1, [sp, #4]
 8002c36:	ed9d 0a00 	vldr	s0, [sp]
 8002c3a:	2001      	movs	r0, #1
 8002c3c:	f000 f870 	bl	8002d20 <__kernel_sinf>
 8002c40:	eeb1 0a40 	vneg.f32	s0, s0
 8002c44:	e7d9      	b.n	8002bfa <sinf+0x2a>
 8002c46:	eddd 0a01 	vldr	s1, [sp, #4]
 8002c4a:	ed9d 0a00 	vldr	s0, [sp]
 8002c4e:	f000 f80f 	bl	8002c70 <__kernel_cosf>
 8002c52:	e7f5      	b.n	8002c40 <sinf+0x70>
 8002c54:	3f490fd8 	.word	0x3f490fd8
 8002c58:	00000000 	.word	0x00000000

08002c5c <finitef>:
 8002c5c:	ee10 3a10 	vmov	r3, s0
 8002c60:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8002c64:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8002c68:	bfac      	ite	ge
 8002c6a:	2000      	movge	r0, #0
 8002c6c:	2001      	movlt	r0, #1
 8002c6e:	4770      	bx	lr

08002c70 <__kernel_cosf>:
 8002c70:	ee10 3a10 	vmov	r3, s0
 8002c74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c78:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002c7c:	eef0 6a40 	vmov.f32	s13, s0
 8002c80:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002c84:	d204      	bcs.n	8002c90 <__kernel_cosf+0x20>
 8002c86:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8002c8a:	ee17 2a90 	vmov	r2, s15
 8002c8e:	b342      	cbz	r2, 8002ce2 <__kernel_cosf+0x72>
 8002c90:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8002c94:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8002d00 <__kernel_cosf+0x90>
 8002c98:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8002d04 <__kernel_cosf+0x94>
 8002c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8002d08 <__kernel_cosf+0x98>)
 8002c9e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002d0c <__kernel_cosf+0x9c>
 8002ca8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002cac:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8002d10 <__kernel_cosf+0xa0>
 8002cb0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002cb4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002d14 <__kernel_cosf+0xa4>
 8002cb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002cbc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8002d18 <__kernel_cosf+0xa8>
 8002cc0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002cc4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8002cc8:	ee26 6a07 	vmul.f32	s12, s12, s14
 8002ccc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002cd0:	eee7 0a06 	vfma.f32	s1, s14, s12
 8002cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd8:	d804      	bhi.n	8002ce4 <__kernel_cosf+0x74>
 8002cda:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8002cde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002ce2:	4770      	bx	lr
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d1c <__kernel_cosf+0xac>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	bf9a      	itte	ls
 8002cea:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8002cee:	ee07 3a10 	vmovls	s14, r3
 8002cf2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8002cf6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002cfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cfe:	e7ec      	b.n	8002cda <__kernel_cosf+0x6a>
 8002d00:	ad47d74e 	.word	0xad47d74e
 8002d04:	310f74f6 	.word	0x310f74f6
 8002d08:	3e999999 	.word	0x3e999999
 8002d0c:	b493f27c 	.word	0xb493f27c
 8002d10:	37d00d01 	.word	0x37d00d01
 8002d14:	bab60b61 	.word	0xbab60b61
 8002d18:	3d2aaaab 	.word	0x3d2aaaab
 8002d1c:	3f480000 	.word	0x3f480000

08002d20 <__kernel_sinf>:
 8002d20:	ee10 3a10 	vmov	r3, s0
 8002d24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d28:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002d2c:	d204      	bcs.n	8002d38 <__kernel_sinf+0x18>
 8002d2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002d32:	ee17 3a90 	vmov	r3, s15
 8002d36:	b35b      	cbz	r3, 8002d90 <__kernel_sinf+0x70>
 8002d38:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002d3c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8002d94 <__kernel_sinf+0x74>
 8002d40:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8002d98 <__kernel_sinf+0x78>
 8002d44:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002d48:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002d9c <__kernel_sinf+0x7c>
 8002d4c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002d50:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002da0 <__kernel_sinf+0x80>
 8002d54:	eea7 6a87 	vfma.f32	s12, s15, s14
 8002d58:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8002da4 <__kernel_sinf+0x84>
 8002d5c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8002d60:	eee6 7a07 	vfma.f32	s15, s12, s14
 8002d64:	b930      	cbnz	r0, 8002d74 <__kernel_sinf+0x54>
 8002d66:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8002da8 <__kernel_sinf+0x88>
 8002d6a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002d6e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8002d72:	4770      	bx	lr
 8002d74:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8002d78:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002d7c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8002d80:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8002d84:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8002dac <__kernel_sinf+0x8c>
 8002d88:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8002d8c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	2f2ec9d3 	.word	0x2f2ec9d3
 8002d98:	b2d72f34 	.word	0xb2d72f34
 8002d9c:	3638ef1b 	.word	0x3638ef1b
 8002da0:	b9500d01 	.word	0xb9500d01
 8002da4:	3c088889 	.word	0x3c088889
 8002da8:	be2aaaab 	.word	0xbe2aaaab
 8002dac:	3e2aaaab 	.word	0x3e2aaaab

08002db0 <__ieee754_rem_pio2f>:
 8002db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db2:	ee10 6a10 	vmov	r6, s0
 8002db6:	4b88      	ldr	r3, [pc, #544]	@ (8002fd8 <__ieee754_rem_pio2f+0x228>)
 8002db8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8002dbc:	429d      	cmp	r5, r3
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	4604      	mov	r4, r0
 8002dc2:	d805      	bhi.n	8002dd0 <__ieee754_rem_pio2f+0x20>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	ed80 0a00 	vstr	s0, [r0]
 8002dca:	6043      	str	r3, [r0, #4]
 8002dcc:	2000      	movs	r0, #0
 8002dce:	e022      	b.n	8002e16 <__ieee754_rem_pio2f+0x66>
 8002dd0:	4b82      	ldr	r3, [pc, #520]	@ (8002fdc <__ieee754_rem_pio2f+0x22c>)
 8002dd2:	429d      	cmp	r5, r3
 8002dd4:	d83a      	bhi.n	8002e4c <__ieee754_rem_pio2f+0x9c>
 8002dd6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002dda:	2e00      	cmp	r6, #0
 8002ddc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8002fe0 <__ieee754_rem_pio2f+0x230>
 8002de0:	4a80      	ldr	r2, [pc, #512]	@ (8002fe4 <__ieee754_rem_pio2f+0x234>)
 8002de2:	f023 030f 	bic.w	r3, r3, #15
 8002de6:	dd18      	ble.n	8002e1a <__ieee754_rem_pio2f+0x6a>
 8002de8:	4293      	cmp	r3, r2
 8002dea:	ee70 7a47 	vsub.f32	s15, s0, s14
 8002dee:	bf09      	itett	eq
 8002df0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8002fe8 <__ieee754_rem_pio2f+0x238>
 8002df4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8002fec <__ieee754_rem_pio2f+0x23c>
 8002df8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8002ff0 <__ieee754_rem_pio2f+0x240>
 8002dfc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8002e00:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8002e04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e08:	ed80 7a00 	vstr	s14, [r0]
 8002e0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002e10:	edc0 7a01 	vstr	s15, [r0, #4]
 8002e14:	2001      	movs	r0, #1
 8002e16:	b007      	add	sp, #28
 8002e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8002e20:	bf09      	itett	eq
 8002e22:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8002fe8 <__ieee754_rem_pio2f+0x238>
 8002e26:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8002fec <__ieee754_rem_pio2f+0x23c>
 8002e2a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8002ff0 <__ieee754_rem_pio2f+0x240>
 8002e2e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8002e32:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e3a:	ed80 7a00 	vstr	s14, [r0]
 8002e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e42:	edc0 7a01 	vstr	s15, [r0, #4]
 8002e46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e4a:	e7e4      	b.n	8002e16 <__ieee754_rem_pio2f+0x66>
 8002e4c:	4b69      	ldr	r3, [pc, #420]	@ (8002ff4 <__ieee754_rem_pio2f+0x244>)
 8002e4e:	429d      	cmp	r5, r3
 8002e50:	d873      	bhi.n	8002f3a <__ieee754_rem_pio2f+0x18a>
 8002e52:	f000 f949 	bl	80030e8 <fabsf>
 8002e56:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8002ff8 <__ieee754_rem_pio2f+0x248>
 8002e5a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8002e5e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002e62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e6a:	ee17 0a90 	vmov	r0, s15
 8002e6e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002fe0 <__ieee754_rem_pio2f+0x230>
 8002e72:	eea7 0a67 	vfms.f32	s0, s14, s15
 8002e76:	281f      	cmp	r0, #31
 8002e78:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8002fec <__ieee754_rem_pio2f+0x23c>
 8002e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e80:	eeb1 6a47 	vneg.f32	s12, s14
 8002e84:	ee70 6a67 	vsub.f32	s13, s0, s15
 8002e88:	ee16 1a90 	vmov	r1, s13
 8002e8c:	dc09      	bgt.n	8002ea2 <__ieee754_rem_pio2f+0xf2>
 8002e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8002ffc <__ieee754_rem_pio2f+0x24c>)
 8002e90:	1e47      	subs	r7, r0, #1
 8002e92:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8002e96:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8002e9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d107      	bne.n	8002eb2 <__ieee754_rem_pio2f+0x102>
 8002ea2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8002ea6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8002eaa:	2a08      	cmp	r2, #8
 8002eac:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8002eb0:	dc14      	bgt.n	8002edc <__ieee754_rem_pio2f+0x12c>
 8002eb2:	6021      	str	r1, [r4, #0]
 8002eb4:	ed94 7a00 	vldr	s14, [r4]
 8002eb8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002ebc:	2e00      	cmp	r6, #0
 8002ebe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002ec2:	ed84 0a01 	vstr	s0, [r4, #4]
 8002ec6:	daa6      	bge.n	8002e16 <__ieee754_rem_pio2f+0x66>
 8002ec8:	eeb1 7a47 	vneg.f32	s14, s14
 8002ecc:	eeb1 0a40 	vneg.f32	s0, s0
 8002ed0:	ed84 7a00 	vstr	s14, [r4]
 8002ed4:	ed84 0a01 	vstr	s0, [r4, #4]
 8002ed8:	4240      	negs	r0, r0
 8002eda:	e79c      	b.n	8002e16 <__ieee754_rem_pio2f+0x66>
 8002edc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8002fe8 <__ieee754_rem_pio2f+0x238>
 8002ee0:	eef0 6a40 	vmov.f32	s13, s0
 8002ee4:	eee6 6a25 	vfma.f32	s13, s12, s11
 8002ee8:	ee70 7a66 	vsub.f32	s15, s0, s13
 8002eec:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002ef0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002ff0 <__ieee754_rem_pio2f+0x240>
 8002ef4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002ef8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8002efc:	ee15 2a90 	vmov	r2, s11
 8002f00:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8002f04:	1a5b      	subs	r3, r3, r1
 8002f06:	2b19      	cmp	r3, #25
 8002f08:	dc04      	bgt.n	8002f14 <__ieee754_rem_pio2f+0x164>
 8002f0a:	edc4 5a00 	vstr	s11, [r4]
 8002f0e:	eeb0 0a66 	vmov.f32	s0, s13
 8002f12:	e7cf      	b.n	8002eb4 <__ieee754_rem_pio2f+0x104>
 8002f14:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8003000 <__ieee754_rem_pio2f+0x250>
 8002f18:	eeb0 0a66 	vmov.f32	s0, s13
 8002f1c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8002f20:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8002f24:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8003004 <__ieee754_rem_pio2f+0x254>
 8002f28:	eee6 7a25 	vfma.f32	s15, s12, s11
 8002f2c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8002f30:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002f34:	ed84 7a00 	vstr	s14, [r4]
 8002f38:	e7bc      	b.n	8002eb4 <__ieee754_rem_pio2f+0x104>
 8002f3a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8002f3e:	d306      	bcc.n	8002f4e <__ieee754_rem_pio2f+0x19e>
 8002f40:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002f44:	edc0 7a01 	vstr	s15, [r0, #4]
 8002f48:	edc0 7a00 	vstr	s15, [r0]
 8002f4c:	e73e      	b.n	8002dcc <__ieee754_rem_pio2f+0x1c>
 8002f4e:	15ea      	asrs	r2, r5, #23
 8002f50:	3a86      	subs	r2, #134	@ 0x86
 8002f52:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8002f56:	ee07 3a90 	vmov	s15, r3
 8002f5a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002f5e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8003008 <__ieee754_rem_pio2f+0x258>
 8002f62:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002f66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f6a:	ed8d 7a03 	vstr	s14, [sp, #12]
 8002f6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f72:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002f76:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002f7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f7e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8002f82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f86:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8e:	edcd 7a05 	vstr	s15, [sp, #20]
 8002f92:	d11e      	bne.n	8002fd2 <__ieee754_rem_pio2f+0x222>
 8002f94:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9c:	bf0c      	ite	eq
 8002f9e:	2301      	moveq	r3, #1
 8002fa0:	2302      	movne	r3, #2
 8002fa2:	491a      	ldr	r1, [pc, #104]	@ (800300c <__ieee754_rem_pio2f+0x25c>)
 8002fa4:	9101      	str	r1, [sp, #4]
 8002fa6:	2102      	movs	r1, #2
 8002fa8:	9100      	str	r1, [sp, #0]
 8002faa:	a803      	add	r0, sp, #12
 8002fac:	4621      	mov	r1, r4
 8002fae:	f000 f9f1 	bl	8003394 <__kernel_rem_pio2f>
 8002fb2:	2e00      	cmp	r6, #0
 8002fb4:	f6bf af2f 	bge.w	8002e16 <__ieee754_rem_pio2f+0x66>
 8002fb8:	edd4 7a00 	vldr	s15, [r4]
 8002fbc:	eef1 7a67 	vneg.f32	s15, s15
 8002fc0:	edc4 7a00 	vstr	s15, [r4]
 8002fc4:	edd4 7a01 	vldr	s15, [r4, #4]
 8002fc8:	eef1 7a67 	vneg.f32	s15, s15
 8002fcc:	edc4 7a01 	vstr	s15, [r4, #4]
 8002fd0:	e782      	b.n	8002ed8 <__ieee754_rem_pio2f+0x128>
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e7e5      	b.n	8002fa2 <__ieee754_rem_pio2f+0x1f2>
 8002fd6:	bf00      	nop
 8002fd8:	3f490fd8 	.word	0x3f490fd8
 8002fdc:	4016cbe3 	.word	0x4016cbe3
 8002fe0:	3fc90f80 	.word	0x3fc90f80
 8002fe4:	3fc90fd0 	.word	0x3fc90fd0
 8002fe8:	37354400 	.word	0x37354400
 8002fec:	37354443 	.word	0x37354443
 8002ff0:	2e85a308 	.word	0x2e85a308
 8002ff4:	43490f80 	.word	0x43490f80
 8002ff8:	3f22f984 	.word	0x3f22f984
 8002ffc:	08003bac 	.word	0x08003bac
 8003000:	2e85a300 	.word	0x2e85a300
 8003004:	248d3132 	.word	0x248d3132
 8003008:	43800000 	.word	0x43800000
 800300c:	08003c2c 	.word	0x08003c2c

08003010 <__ieee754_sinhf>:
 8003010:	b510      	push	{r4, lr}
 8003012:	ee10 3a10 	vmov	r3, s0
 8003016:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800301a:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800301e:	ed2d 8b02 	vpush	{d8}
 8003022:	eef0 7a40 	vmov.f32	s15, s0
 8003026:	d306      	bcc.n	8003036 <__ieee754_sinhf+0x26>
 8003028:	ee70 7a00 	vadd.f32	s15, s0, s0
 800302c:	ecbd 8b02 	vpop	{d8}
 8003030:	eeb0 0a67 	vmov.f32	s0, s15
 8003034:	bd10      	pop	{r4, pc}
 8003036:	2b00      	cmp	r3, #0
 8003038:	4b27      	ldr	r3, [pc, #156]	@ (80030d8 <__ieee754_sinhf+0xc8>)
 800303a:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800303e:	eebe 8a00 	vmov.f32	s16, #224	@ 0xbf000000 -0.5
 8003042:	bfa8      	it	ge
 8003044:	eeb0 8a68 	vmovge.f32	s16, s17
 8003048:	429c      	cmp	r4, r3
 800304a:	d82c      	bhi.n	80030a6 <__ieee754_sinhf+0x96>
 800304c:	f1b4 5f46 	cmp.w	r4, #830472192	@ 0x31800000
 8003050:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8003054:	d208      	bcs.n	8003068 <__ieee754_sinhf+0x58>
 8003056:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80030dc <__ieee754_sinhf+0xcc>
 800305a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800305e:	eeb4 7ae8 	vcmpe.f32	s14, s17
 8003062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003066:	dce1      	bgt.n	800302c <__ieee754_sinhf+0x1c>
 8003068:	eeb0 0a67 	vmov.f32	s0, s15
 800306c:	f000 f83c 	bl	80030e8 <fabsf>
 8003070:	f000 f842 	bl	80030f8 <expm1f>
 8003074:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8003078:	d20c      	bcs.n	8003094 <__ieee754_sinhf+0x84>
 800307a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800307e:	ee70 8a28 	vadd.f32	s17, s0, s17
 8003082:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8003086:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800308a:	eed0 7a07 	vfnms.f32	s15, s0, s14
 800308e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003092:	e7cb      	b.n	800302c <__ieee754_sinhf+0x1c>
 8003094:	ee70 8a28 	vadd.f32	s17, s0, s17
 8003098:	eec0 7a28 	vdiv.f32	s15, s0, s17
 800309c:	ee37 0a80 	vadd.f32	s0, s15, s0
 80030a0:	ee60 7a08 	vmul.f32	s15, s0, s16
 80030a4:	e7c2      	b.n	800302c <__ieee754_sinhf+0x1c>
 80030a6:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <__ieee754_sinhf+0xd0>)
 80030a8:	429c      	cmp	r4, r3
 80030aa:	d804      	bhi.n	80030b6 <__ieee754_sinhf+0xa6>
 80030ac:	f000 f81c 	bl	80030e8 <fabsf>
 80030b0:	f000 fbd8 	bl	8003864 <__ieee754_expf>
 80030b4:	e7f4      	b.n	80030a0 <__ieee754_sinhf+0x90>
 80030b6:	4b0b      	ldr	r3, [pc, #44]	@ (80030e4 <__ieee754_sinhf+0xd4>)
 80030b8:	429c      	cmp	r4, r3
 80030ba:	d808      	bhi.n	80030ce <__ieee754_sinhf+0xbe>
 80030bc:	f000 f814 	bl	80030e8 <fabsf>
 80030c0:	ee20 0a28 	vmul.f32	s0, s0, s17
 80030c4:	f000 fbce 	bl	8003864 <__ieee754_expf>
 80030c8:	ee28 8a00 	vmul.f32	s16, s16, s0
 80030cc:	e7e8      	b.n	80030a0 <__ieee754_sinhf+0x90>
 80030ce:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80030dc <__ieee754_sinhf+0xcc>
 80030d2:	ee60 7a07 	vmul.f32	s15, s0, s14
 80030d6:	e7a9      	b.n	800302c <__ieee754_sinhf+0x1c>
 80030d8:	41afffff 	.word	0x41afffff
 80030dc:	7cf0bdc2 	.word	0x7cf0bdc2
 80030e0:	42b17217 	.word	0x42b17217
 80030e4:	42b2d4fc 	.word	0x42b2d4fc

080030e8 <fabsf>:
 80030e8:	ee10 3a10 	vmov	r3, s0
 80030ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030f0:	ee00 3a10 	vmov	s0, r3
 80030f4:	4770      	bx	lr
	...

080030f8 <expm1f>:
 80030f8:	ee10 3a10 	vmov	r3, s0
 80030fc:	4a83      	ldr	r2, [pc, #524]	@ (800330c <expm1f+0x214>)
 80030fe:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8003102:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003106:	4293      	cmp	r3, r2
 8003108:	d91f      	bls.n	800314a <expm1f+0x52>
 800310a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800310e:	d902      	bls.n	8003116 <expm1f+0x1e>
 8003110:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003114:	4770      	bx	lr
 8003116:	d106      	bne.n	8003126 <expm1f+0x2e>
 8003118:	2800      	cmp	r0, #0
 800311a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800311e:	bf18      	it	ne
 8003120:	eeb0 0a67 	vmovne.f32	s0, s15
 8003124:	4770      	bx	lr
 8003126:	b920      	cbnz	r0, 8003132 <expm1f+0x3a>
 8003128:	4a79      	ldr	r2, [pc, #484]	@ (8003310 <expm1f+0x218>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d963      	bls.n	80031f6 <expm1f+0xfe>
 800312e:	f000 b92b 	b.w	8003388 <__math_oflowf>
 8003132:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8003314 <expm1f+0x21c>
 8003136:	ee70 7a27 	vadd.f32	s15, s0, s15
 800313a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800313e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003142:	d551      	bpl.n	80031e8 <expm1f+0xf0>
 8003144:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8003148:	4770      	bx	lr
 800314a:	4a73      	ldr	r2, [pc, #460]	@ (8003318 <expm1f+0x220>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d972      	bls.n	8003236 <expm1f+0x13e>
 8003150:	4a72      	ldr	r2, [pc, #456]	@ (800331c <expm1f+0x224>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d868      	bhi.n	8003228 <expm1f+0x130>
 8003156:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8003320 <expm1f+0x228>
 800315a:	2800      	cmp	r0, #0
 800315c:	d13d      	bne.n	80031da <expm1f+0xe2>
 800315e:	ee30 7a47 	vsub.f32	s14, s0, s14
 8003162:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003324 <expm1f+0x22c>
 8003166:	2301      	movs	r3, #1
 8003168:	ee37 0a66 	vsub.f32	s0, s14, s13
 800316c:	ee77 7a40 	vsub.f32	s15, s14, s0
 8003170:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003174:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8003178:	ee20 4a25 	vmul.f32	s8, s0, s11
 800317c:	ed9f 6a6a 	vldr	s12, [pc, #424]	@ 8003328 <expm1f+0x230>
 8003180:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 800332c <expm1f+0x234>
 8003184:	ed9f 5a6a 	vldr	s10, [pc, #424]	@ 8003330 <expm1f+0x238>
 8003188:	ee20 7a04 	vmul.f32	s14, s0, s8
 800318c:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8003190:	eee7 6a06 	vfma.f32	s13, s14, s12
 8003194:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 8003334 <expm1f+0x23c>
 8003198:	eea6 6a87 	vfma.f32	s12, s13, s14
 800319c:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8003338 <expm1f+0x240>
 80031a0:	eee6 6a07 	vfma.f32	s13, s12, s14
 80031a4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80031a8:	eea6 5a87 	vfma.f32	s10, s13, s14
 80031ac:	eef0 6a46 	vmov.f32	s13, s12
 80031b0:	eee5 6a07 	vfma.f32	s13, s10, s14
 80031b4:	eee4 4a66 	vfms.f32	s9, s8, s13
 80031b8:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 80031bc:	eea0 4a64 	vfms.f32	s8, s0, s9
 80031c0:	ee36 5ae4 	vsub.f32	s10, s13, s9
 80031c4:	eec5 6a04 	vdiv.f32	s13, s10, s8
 80031c8:	ee66 6a87 	vmul.f32	s13, s13, s14
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d140      	bne.n	8003252 <expm1f+0x15a>
 80031d0:	ee90 7a26 	vfnms.f32	s14, s0, s13
 80031d4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80031d8:	4770      	bx	lr
 80031da:	ee30 7a07 	vadd.f32	s14, s0, s14
 80031de:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800333c <expm1f+0x244>
 80031e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031e6:	e7bf      	b.n	8003168 <expm1f+0x70>
 80031e8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003340 <expm1f+0x248>
 80031ec:	ee20 7a07 	vmul.f32	s14, s0, s14
 80031f0:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 80031f4:	e005      	b.n	8003202 <expm1f+0x10a>
 80031f6:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8003340 <expm1f+0x248>
 80031fa:	ee20 7a07 	vmul.f32	s14, s0, s14
 80031fe:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003202:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003206:	eeb0 7a40 	vmov.f32	s14, s0
 800320a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800320e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003212:	ee17 3a90 	vmov	r3, s15
 8003216:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8003320 <expm1f+0x228>
 800321a:	eea6 7ae7 	vfms.f32	s14, s13, s15
 800321e:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8003324 <expm1f+0x22c>
 8003222:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003226:	e79f      	b.n	8003168 <expm1f+0x70>
 8003228:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8003340 <expm1f+0x248>
 800322c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8003230:	2800      	cmp	r0, #0
 8003232:	d0e4      	beq.n	80031fe <expm1f+0x106>
 8003234:	e7dc      	b.n	80031f0 <expm1f+0xf8>
 8003236:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 800323a:	d208      	bcs.n	800324e <expm1f+0x156>
 800323c:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8003344 <expm1f+0x24c>
 8003240:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003244:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8003248:	ee30 0a67 	vsub.f32	s0, s0, s15
 800324c:	4770      	bx	lr
 800324e:	2300      	movs	r3, #0
 8003250:	e790      	b.n	8003174 <expm1f+0x7c>
 8003252:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	eed6 7a80 	vfnms.f32	s15, s13, s0
 800325c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003260:	d106      	bne.n	8003270 <expm1f+0x178>
 8003262:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003266:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 800326a:	eea7 0aa5 	vfma.f32	s0, s15, s11
 800326e:	4770      	bx	lr
 8003270:	2b01      	cmp	r3, #1
 8003272:	d118      	bne.n	80032a6 <expm1f+0x1ae>
 8003274:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 8003278:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003280:	bf5b      	ittet	pl
 8003282:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8003286:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 800328a:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 800328e:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8003292:	bf43      	ittte	mi
 8003294:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 8003298:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 800329c:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 80032a0:	eeb0 0a46 	vmovpl.f32	s0, s12
 80032a4:	4770      	bx	lr
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	2a39      	cmp	r2, #57	@ 0x39
 80032aa:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 80032ae:	d90b      	bls.n	80032c8 <expm1f+0x1d0>
 80032b0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80032b4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80032b8:	ee17 3a90 	vmov	r3, s15
 80032bc:	4419      	add	r1, r3
 80032be:	ee07 1a90 	vmov	s15, r1
 80032c2:	ee37 0ac6 	vsub.f32	s0, s15, s12
 80032c6:	4770      	bx	lr
 80032c8:	2b16      	cmp	r3, #22
 80032ca:	dc11      	bgt.n	80032f0 <expm1f+0x1f8>
 80032cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032d0:	fa42 f303 	asr.w	r3, r2, r3
 80032d4:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 80032d8:	ee07 3a10 	vmov	s14, r3
 80032dc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80032e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032e4:	ee17 3a90 	vmov	r3, s15
 80032e8:	440b      	add	r3, r1
 80032ea:	ee00 3a10 	vmov	s0, r3
 80032ee:	4770      	bx	lr
 80032f0:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 80032f4:	05db      	lsls	r3, r3, #23
 80032f6:	ee07 3a10 	vmov	s14, r3
 80032fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032fe:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003302:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003306:	ee17 3a90 	vmov	r3, s15
 800330a:	e7ed      	b.n	80032e8 <expm1f+0x1f0>
 800330c:	4195b843 	.word	0x4195b843
 8003310:	42b17217 	.word	0x42b17217
 8003314:	0da24260 	.word	0x0da24260
 8003318:	3eb17218 	.word	0x3eb17218
 800331c:	3f851591 	.word	0x3f851591
 8003320:	3f317180 	.word	0x3f317180
 8003324:	3717f7d1 	.word	0x3717f7d1
 8003328:	b457edbb 	.word	0xb457edbb
 800332c:	36867e54 	.word	0x36867e54
 8003330:	bd088889 	.word	0xbd088889
 8003334:	b8a670cd 	.word	0xb8a670cd
 8003338:	3ad00d01 	.word	0x3ad00d01
 800333c:	b717f7d1 	.word	0xb717f7d1
 8003340:	3fb8aa3b 	.word	0x3fb8aa3b
 8003344:	7149f2ca 	.word	0x7149f2ca

08003348 <with_errnof>:
 8003348:	b510      	push	{r4, lr}
 800334a:	ed2d 8b02 	vpush	{d8}
 800334e:	eeb0 8a40 	vmov.f32	s16, s0
 8003352:	4604      	mov	r4, r0
 8003354:	f7ff fba2 	bl	8002a9c <__errno>
 8003358:	eeb0 0a48 	vmov.f32	s0, s16
 800335c:	ecbd 8b02 	vpop	{d8}
 8003360:	6004      	str	r4, [r0, #0]
 8003362:	bd10      	pop	{r4, pc}

08003364 <xflowf>:
 8003364:	b130      	cbz	r0, 8003374 <xflowf+0x10>
 8003366:	eef1 7a40 	vneg.f32	s15, s0
 800336a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800336e:	2022      	movs	r0, #34	@ 0x22
 8003370:	f7ff bfea 	b.w	8003348 <with_errnof>
 8003374:	eef0 7a40 	vmov.f32	s15, s0
 8003378:	e7f7      	b.n	800336a <xflowf+0x6>
	...

0800337c <__math_uflowf>:
 800337c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003384 <__math_uflowf+0x8>
 8003380:	f7ff bff0 	b.w	8003364 <xflowf>
 8003384:	10000000 	.word	0x10000000

08003388 <__math_oflowf>:
 8003388:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003390 <__math_oflowf+0x8>
 800338c:	f7ff bfea 	b.w	8003364 <xflowf>
 8003390:	70000000 	.word	0x70000000

08003394 <__kernel_rem_pio2f>:
 8003394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003398:	ed2d 8b04 	vpush	{d8-d9}
 800339c:	b0d9      	sub	sp, #356	@ 0x164
 800339e:	4690      	mov	r8, r2
 80033a0:	9001      	str	r0, [sp, #4]
 80033a2:	4ab6      	ldr	r2, [pc, #728]	@ (800367c <__kernel_rem_pio2f+0x2e8>)
 80033a4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80033a6:	f118 0f04 	cmn.w	r8, #4
 80033aa:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80033ae:	460f      	mov	r7, r1
 80033b0:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80033b4:	db26      	blt.n	8003404 <__kernel_rem_pio2f+0x70>
 80033b6:	f1b8 0203 	subs.w	r2, r8, #3
 80033ba:	bf48      	it	mi
 80033bc:	f108 0204 	addmi.w	r2, r8, #4
 80033c0:	10d2      	asrs	r2, r2, #3
 80033c2:	1c55      	adds	r5, r2, #1
 80033c4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80033c6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 80033ca:	00e8      	lsls	r0, r5, #3
 80033cc:	eba2 060b 	sub.w	r6, r2, fp
 80033d0:	9002      	str	r0, [sp, #8]
 80033d2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80033d6:	eb0a 0c0b 	add.w	ip, sl, fp
 80033da:	ac1c      	add	r4, sp, #112	@ 0x70
 80033dc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80033e0:	2000      	movs	r0, #0
 80033e2:	4560      	cmp	r0, ip
 80033e4:	dd10      	ble.n	8003408 <__kernel_rem_pio2f+0x74>
 80033e6:	a91c      	add	r1, sp, #112	@ 0x70
 80033e8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80033ec:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80033f0:	2600      	movs	r6, #0
 80033f2:	4556      	cmp	r6, sl
 80033f4:	dc24      	bgt.n	8003440 <__kernel_rem_pio2f+0xac>
 80033f6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80033fa:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 80033fe:	4684      	mov	ip, r0
 8003400:	2400      	movs	r4, #0
 8003402:	e016      	b.n	8003432 <__kernel_rem_pio2f+0x9e>
 8003404:	2200      	movs	r2, #0
 8003406:	e7dc      	b.n	80033c2 <__kernel_rem_pio2f+0x2e>
 8003408:	42c6      	cmn	r6, r0
 800340a:	bf5d      	ittte	pl
 800340c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8003410:	ee07 1a90 	vmovpl	s15, r1
 8003414:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8003418:	eef0 7a47 	vmovmi.f32	s15, s14
 800341c:	ece4 7a01 	vstmia	r4!, {s15}
 8003420:	3001      	adds	r0, #1
 8003422:	e7de      	b.n	80033e2 <__kernel_rem_pio2f+0x4e>
 8003424:	ecfe 6a01 	vldmia	lr!, {s13}
 8003428:	ed3c 7a01 	vldmdb	ip!, {s14}
 800342c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003430:	3401      	adds	r4, #1
 8003432:	455c      	cmp	r4, fp
 8003434:	ddf6      	ble.n	8003424 <__kernel_rem_pio2f+0x90>
 8003436:	ece9 7a01 	vstmia	r9!, {s15}
 800343a:	3601      	adds	r6, #1
 800343c:	3004      	adds	r0, #4
 800343e:	e7d8      	b.n	80033f2 <__kernel_rem_pio2f+0x5e>
 8003440:	a908      	add	r1, sp, #32
 8003442:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003446:	9104      	str	r1, [sp, #16]
 8003448:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800344a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8003688 <__kernel_rem_pio2f+0x2f4>
 800344e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8003684 <__kernel_rem_pio2f+0x2f0>
 8003452:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003456:	9203      	str	r2, [sp, #12]
 8003458:	4654      	mov	r4, sl
 800345a:	00a2      	lsls	r2, r4, #2
 800345c:	9205      	str	r2, [sp, #20]
 800345e:	aa58      	add	r2, sp, #352	@ 0x160
 8003460:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003464:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8003468:	a944      	add	r1, sp, #272	@ 0x110
 800346a:	aa08      	add	r2, sp, #32
 800346c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8003470:	4694      	mov	ip, r2
 8003472:	4626      	mov	r6, r4
 8003474:	2e00      	cmp	r6, #0
 8003476:	dc4c      	bgt.n	8003512 <__kernel_rem_pio2f+0x17e>
 8003478:	4628      	mov	r0, r5
 800347a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800347e:	f000 fabf 	bl	8003a00 <scalbnf>
 8003482:	eeb0 8a40 	vmov.f32	s16, s0
 8003486:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800348a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800348e:	f000 fb1d 	bl	8003acc <floorf>
 8003492:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8003496:	eea0 8a67 	vfms.f32	s16, s0, s15
 800349a:	2d00      	cmp	r5, #0
 800349c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034a0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80034a4:	ee17 9a90 	vmov	r9, s15
 80034a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034ac:	ee38 8a67 	vsub.f32	s16, s16, s15
 80034b0:	dd41      	ble.n	8003536 <__kernel_rem_pio2f+0x1a2>
 80034b2:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80034b6:	a908      	add	r1, sp, #32
 80034b8:	f1c5 0e08 	rsb	lr, r5, #8
 80034bc:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80034c0:	fa46 f00e 	asr.w	r0, r6, lr
 80034c4:	4481      	add	r9, r0
 80034c6:	fa00 f00e 	lsl.w	r0, r0, lr
 80034ca:	1a36      	subs	r6, r6, r0
 80034cc:	f1c5 0007 	rsb	r0, r5, #7
 80034d0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80034d4:	4106      	asrs	r6, r0
 80034d6:	2e00      	cmp	r6, #0
 80034d8:	dd3c      	ble.n	8003554 <__kernel_rem_pio2f+0x1c0>
 80034da:	f04f 0e00 	mov.w	lr, #0
 80034de:	f109 0901 	add.w	r9, r9, #1
 80034e2:	4670      	mov	r0, lr
 80034e4:	4574      	cmp	r4, lr
 80034e6:	dc68      	bgt.n	80035ba <__kernel_rem_pio2f+0x226>
 80034e8:	2d00      	cmp	r5, #0
 80034ea:	dd03      	ble.n	80034f4 <__kernel_rem_pio2f+0x160>
 80034ec:	2d01      	cmp	r5, #1
 80034ee:	d074      	beq.n	80035da <__kernel_rem_pio2f+0x246>
 80034f0:	2d02      	cmp	r5, #2
 80034f2:	d07d      	beq.n	80035f0 <__kernel_rem_pio2f+0x25c>
 80034f4:	2e02      	cmp	r6, #2
 80034f6:	d12d      	bne.n	8003554 <__kernel_rem_pio2f+0x1c0>
 80034f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80034fc:	ee30 8a48 	vsub.f32	s16, s0, s16
 8003500:	b340      	cbz	r0, 8003554 <__kernel_rem_pio2f+0x1c0>
 8003502:	4628      	mov	r0, r5
 8003504:	9306      	str	r3, [sp, #24]
 8003506:	f000 fa7b 	bl	8003a00 <scalbnf>
 800350a:	9b06      	ldr	r3, [sp, #24]
 800350c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8003510:	e020      	b.n	8003554 <__kernel_rem_pio2f+0x1c0>
 8003512:	ee60 7a28 	vmul.f32	s15, s0, s17
 8003516:	3e01      	subs	r6, #1
 8003518:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800351c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003520:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8003524:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003528:	ecac 0a01 	vstmia	ip!, {s0}
 800352c:	ed30 0a01 	vldmdb	r0!, {s0}
 8003530:	ee37 0a80 	vadd.f32	s0, s15, s0
 8003534:	e79e      	b.n	8003474 <__kernel_rem_pio2f+0xe0>
 8003536:	d105      	bne.n	8003544 <__kernel_rem_pio2f+0x1b0>
 8003538:	1e60      	subs	r0, r4, #1
 800353a:	a908      	add	r1, sp, #32
 800353c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8003540:	11f6      	asrs	r6, r6, #7
 8003542:	e7c8      	b.n	80034d6 <__kernel_rem_pio2f+0x142>
 8003544:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8003548:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800354c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003550:	da31      	bge.n	80035b6 <__kernel_rem_pio2f+0x222>
 8003552:	2600      	movs	r6, #0
 8003554:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355c:	f040 8098 	bne.w	8003690 <__kernel_rem_pio2f+0x2fc>
 8003560:	1e60      	subs	r0, r4, #1
 8003562:	2200      	movs	r2, #0
 8003564:	4550      	cmp	r0, sl
 8003566:	da4b      	bge.n	8003600 <__kernel_rem_pio2f+0x26c>
 8003568:	2a00      	cmp	r2, #0
 800356a:	d065      	beq.n	8003638 <__kernel_rem_pio2f+0x2a4>
 800356c:	3c01      	subs	r4, #1
 800356e:	ab08      	add	r3, sp, #32
 8003570:	3d08      	subs	r5, #8
 8003572:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0f8      	beq.n	800356c <__kernel_rem_pio2f+0x1d8>
 800357a:	4628      	mov	r0, r5
 800357c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003580:	f000 fa3e 	bl	8003a00 <scalbnf>
 8003584:	1c63      	adds	r3, r4, #1
 8003586:	aa44      	add	r2, sp, #272	@ 0x110
 8003588:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003688 <__kernel_rem_pio2f+0x2f4>
 800358c:	0099      	lsls	r1, r3, #2
 800358e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003592:	4623      	mov	r3, r4
 8003594:	2b00      	cmp	r3, #0
 8003596:	f280 80a9 	bge.w	80036ec <__kernel_rem_pio2f+0x358>
 800359a:	4623      	mov	r3, r4
 800359c:	2b00      	cmp	r3, #0
 800359e:	f2c0 80c7 	blt.w	8003730 <__kernel_rem_pio2f+0x39c>
 80035a2:	aa44      	add	r2, sp, #272	@ 0x110
 80035a4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80035a8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8003680 <__kernel_rem_pio2f+0x2ec>
 80035ac:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 80035b0:	2000      	movs	r0, #0
 80035b2:	1ae2      	subs	r2, r4, r3
 80035b4:	e0b1      	b.n	800371a <__kernel_rem_pio2f+0x386>
 80035b6:	2602      	movs	r6, #2
 80035b8:	e78f      	b.n	80034da <__kernel_rem_pio2f+0x146>
 80035ba:	f852 1b04 	ldr.w	r1, [r2], #4
 80035be:	b948      	cbnz	r0, 80035d4 <__kernel_rem_pio2f+0x240>
 80035c0:	b121      	cbz	r1, 80035cc <__kernel_rem_pio2f+0x238>
 80035c2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80035c6:	f842 1c04 	str.w	r1, [r2, #-4]
 80035ca:	2101      	movs	r1, #1
 80035cc:	f10e 0e01 	add.w	lr, lr, #1
 80035d0:	4608      	mov	r0, r1
 80035d2:	e787      	b.n	80034e4 <__kernel_rem_pio2f+0x150>
 80035d4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80035d8:	e7f5      	b.n	80035c6 <__kernel_rem_pio2f+0x232>
 80035da:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80035de:	aa08      	add	r2, sp, #32
 80035e0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80035e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035e8:	a908      	add	r1, sp, #32
 80035ea:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80035ee:	e781      	b.n	80034f4 <__kernel_rem_pio2f+0x160>
 80035f0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80035f4:	aa08      	add	r2, sp, #32
 80035f6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80035fa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80035fe:	e7f3      	b.n	80035e8 <__kernel_rem_pio2f+0x254>
 8003600:	a908      	add	r1, sp, #32
 8003602:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8003606:	3801      	subs	r0, #1
 8003608:	430a      	orrs	r2, r1
 800360a:	e7ab      	b.n	8003564 <__kernel_rem_pio2f+0x1d0>
 800360c:	3201      	adds	r2, #1
 800360e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8003612:	2e00      	cmp	r6, #0
 8003614:	d0fa      	beq.n	800360c <__kernel_rem_pio2f+0x278>
 8003616:	9905      	ldr	r1, [sp, #20]
 8003618:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800361c:	eb0d 0001 	add.w	r0, sp, r1
 8003620:	18e6      	adds	r6, r4, r3
 8003622:	a91c      	add	r1, sp, #112	@ 0x70
 8003624:	f104 0c01 	add.w	ip, r4, #1
 8003628:	384c      	subs	r0, #76	@ 0x4c
 800362a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800362e:	4422      	add	r2, r4
 8003630:	4562      	cmp	r2, ip
 8003632:	da04      	bge.n	800363e <__kernel_rem_pio2f+0x2aa>
 8003634:	4614      	mov	r4, r2
 8003636:	e710      	b.n	800345a <__kernel_rem_pio2f+0xc6>
 8003638:	9804      	ldr	r0, [sp, #16]
 800363a:	2201      	movs	r2, #1
 800363c:	e7e7      	b.n	800360e <__kernel_rem_pio2f+0x27a>
 800363e:	9903      	ldr	r1, [sp, #12]
 8003640:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003644:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8003648:	9105      	str	r1, [sp, #20]
 800364a:	ee07 1a90 	vmov	s15, r1
 800364e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003652:	2400      	movs	r4, #0
 8003654:	ece6 7a01 	vstmia	r6!, {s15}
 8003658:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 800365c:	46b1      	mov	r9, r6
 800365e:	455c      	cmp	r4, fp
 8003660:	dd04      	ble.n	800366c <__kernel_rem_pio2f+0x2d8>
 8003662:	ece0 7a01 	vstmia	r0!, {s15}
 8003666:	f10c 0c01 	add.w	ip, ip, #1
 800366a:	e7e1      	b.n	8003630 <__kernel_rem_pio2f+0x29c>
 800366c:	ecfe 6a01 	vldmia	lr!, {s13}
 8003670:	ed39 7a01 	vldmdb	r9!, {s14}
 8003674:	3401      	adds	r4, #1
 8003676:	eee6 7a87 	vfma.f32	s15, s13, s14
 800367a:	e7f0      	b.n	800365e <__kernel_rem_pio2f+0x2ca>
 800367c:	08003f70 	.word	0x08003f70
 8003680:	08003f44 	.word	0x08003f44
 8003684:	43800000 	.word	0x43800000
 8003688:	3b800000 	.word	0x3b800000
 800368c:	00000000 	.word	0x00000000
 8003690:	9b02      	ldr	r3, [sp, #8]
 8003692:	eeb0 0a48 	vmov.f32	s0, s16
 8003696:	eba3 0008 	sub.w	r0, r3, r8
 800369a:	f000 f9b1 	bl	8003a00 <scalbnf>
 800369e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8003684 <__kernel_rem_pio2f+0x2f0>
 80036a2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80036a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036aa:	db19      	blt.n	80036e0 <__kernel_rem_pio2f+0x34c>
 80036ac:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8003688 <__kernel_rem_pio2f+0x2f4>
 80036b0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80036b4:	aa08      	add	r2, sp, #32
 80036b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036ba:	3508      	adds	r5, #8
 80036bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036c0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80036c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80036cc:	ee10 3a10 	vmov	r3, s0
 80036d0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80036d4:	ee17 3a90 	vmov	r3, s15
 80036d8:	3401      	adds	r4, #1
 80036da:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80036de:	e74c      	b.n	800357a <__kernel_rem_pio2f+0x1e6>
 80036e0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80036e4:	aa08      	add	r2, sp, #32
 80036e6:	ee10 3a10 	vmov	r3, s0
 80036ea:	e7f6      	b.n	80036da <__kernel_rem_pio2f+0x346>
 80036ec:	a808      	add	r0, sp, #32
 80036ee:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80036f2:	9001      	str	r0, [sp, #4]
 80036f4:	ee07 0a90 	vmov	s15, r0
 80036f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036fc:	3b01      	subs	r3, #1
 80036fe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8003702:	ee20 0a07 	vmul.f32	s0, s0, s14
 8003706:	ed62 7a01 	vstmdb	r2!, {s15}
 800370a:	e743      	b.n	8003594 <__kernel_rem_pio2f+0x200>
 800370c:	ecfc 6a01 	vldmia	ip!, {s13}
 8003710:	ecb5 7a01 	vldmia	r5!, {s14}
 8003714:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003718:	3001      	adds	r0, #1
 800371a:	4550      	cmp	r0, sl
 800371c:	dc01      	bgt.n	8003722 <__kernel_rem_pio2f+0x38e>
 800371e:	4290      	cmp	r0, r2
 8003720:	ddf4      	ble.n	800370c <__kernel_rem_pio2f+0x378>
 8003722:	a858      	add	r0, sp, #352	@ 0x160
 8003724:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003728:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800372c:	3b01      	subs	r3, #1
 800372e:	e735      	b.n	800359c <__kernel_rem_pio2f+0x208>
 8003730:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8003732:	2b02      	cmp	r3, #2
 8003734:	dc09      	bgt.n	800374a <__kernel_rem_pio2f+0x3b6>
 8003736:	2b00      	cmp	r3, #0
 8003738:	dc27      	bgt.n	800378a <__kernel_rem_pio2f+0x3f6>
 800373a:	d040      	beq.n	80037be <__kernel_rem_pio2f+0x42a>
 800373c:	f009 0007 	and.w	r0, r9, #7
 8003740:	b059      	add	sp, #356	@ 0x164
 8003742:	ecbd 8b04 	vpop	{d8-d9}
 8003746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800374a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800374c:	2b03      	cmp	r3, #3
 800374e:	d1f5      	bne.n	800373c <__kernel_rem_pio2f+0x3a8>
 8003750:	aa30      	add	r2, sp, #192	@ 0xc0
 8003752:	1f0b      	subs	r3, r1, #4
 8003754:	4413      	add	r3, r2
 8003756:	461a      	mov	r2, r3
 8003758:	4620      	mov	r0, r4
 800375a:	2800      	cmp	r0, #0
 800375c:	dc50      	bgt.n	8003800 <__kernel_rem_pio2f+0x46c>
 800375e:	4622      	mov	r2, r4
 8003760:	2a01      	cmp	r2, #1
 8003762:	dc5d      	bgt.n	8003820 <__kernel_rem_pio2f+0x48c>
 8003764:	ab30      	add	r3, sp, #192	@ 0xc0
 8003766:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 800376a:	440b      	add	r3, r1
 800376c:	2c01      	cmp	r4, #1
 800376e:	dc67      	bgt.n	8003840 <__kernel_rem_pio2f+0x4ac>
 8003770:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8003774:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8003778:	2e00      	cmp	r6, #0
 800377a:	d167      	bne.n	800384c <__kernel_rem_pio2f+0x4b8>
 800377c:	edc7 6a00 	vstr	s13, [r7]
 8003780:	ed87 7a01 	vstr	s14, [r7, #4]
 8003784:	edc7 7a02 	vstr	s15, [r7, #8]
 8003788:	e7d8      	b.n	800373c <__kernel_rem_pio2f+0x3a8>
 800378a:	ab30      	add	r3, sp, #192	@ 0xc0
 800378c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 8003790:	440b      	add	r3, r1
 8003792:	4622      	mov	r2, r4
 8003794:	2a00      	cmp	r2, #0
 8003796:	da24      	bge.n	80037e2 <__kernel_rem_pio2f+0x44e>
 8003798:	b34e      	cbz	r6, 80037ee <__kernel_rem_pio2f+0x45a>
 800379a:	eef1 7a47 	vneg.f32	s15, s14
 800379e:	edc7 7a00 	vstr	s15, [r7]
 80037a2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80037a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037aa:	aa31      	add	r2, sp, #196	@ 0xc4
 80037ac:	2301      	movs	r3, #1
 80037ae:	429c      	cmp	r4, r3
 80037b0:	da20      	bge.n	80037f4 <__kernel_rem_pio2f+0x460>
 80037b2:	b10e      	cbz	r6, 80037b8 <__kernel_rem_pio2f+0x424>
 80037b4:	eef1 7a67 	vneg.f32	s15, s15
 80037b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80037bc:	e7be      	b.n	800373c <__kernel_rem_pio2f+0x3a8>
 80037be:	ab30      	add	r3, sp, #192	@ 0xc0
 80037c0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800368c <__kernel_rem_pio2f+0x2f8>
 80037c4:	440b      	add	r3, r1
 80037c6:	2c00      	cmp	r4, #0
 80037c8:	da05      	bge.n	80037d6 <__kernel_rem_pio2f+0x442>
 80037ca:	b10e      	cbz	r6, 80037d0 <__kernel_rem_pio2f+0x43c>
 80037cc:	eef1 7a67 	vneg.f32	s15, s15
 80037d0:	edc7 7a00 	vstr	s15, [r7]
 80037d4:	e7b2      	b.n	800373c <__kernel_rem_pio2f+0x3a8>
 80037d6:	ed33 7a01 	vldmdb	r3!, {s14}
 80037da:	3c01      	subs	r4, #1
 80037dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037e0:	e7f1      	b.n	80037c6 <__kernel_rem_pio2f+0x432>
 80037e2:	ed73 7a01 	vldmdb	r3!, {s15}
 80037e6:	3a01      	subs	r2, #1
 80037e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ec:	e7d2      	b.n	8003794 <__kernel_rem_pio2f+0x400>
 80037ee:	eef0 7a47 	vmov.f32	s15, s14
 80037f2:	e7d4      	b.n	800379e <__kernel_rem_pio2f+0x40a>
 80037f4:	ecb2 7a01 	vldmia	r2!, {s14}
 80037f8:	3301      	adds	r3, #1
 80037fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037fe:	e7d6      	b.n	80037ae <__kernel_rem_pio2f+0x41a>
 8003800:	ed72 7a01 	vldmdb	r2!, {s15}
 8003804:	edd2 6a01 	vldr	s13, [r2, #4]
 8003808:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800380c:	3801      	subs	r0, #1
 800380e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003812:	ed82 7a00 	vstr	s14, [r2]
 8003816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800381a:	edc2 7a01 	vstr	s15, [r2, #4]
 800381e:	e79c      	b.n	800375a <__kernel_rem_pio2f+0x3c6>
 8003820:	ed73 7a01 	vldmdb	r3!, {s15}
 8003824:	edd3 6a01 	vldr	s13, [r3, #4]
 8003828:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800382c:	3a01      	subs	r2, #1
 800382e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003832:	ed83 7a00 	vstr	s14, [r3]
 8003836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800383a:	edc3 7a01 	vstr	s15, [r3, #4]
 800383e:	e78f      	b.n	8003760 <__kernel_rem_pio2f+0x3cc>
 8003840:	ed33 7a01 	vldmdb	r3!, {s14}
 8003844:	3c01      	subs	r4, #1
 8003846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800384a:	e78f      	b.n	800376c <__kernel_rem_pio2f+0x3d8>
 800384c:	eef1 6a66 	vneg.f32	s13, s13
 8003850:	eeb1 7a47 	vneg.f32	s14, s14
 8003854:	edc7 6a00 	vstr	s13, [r7]
 8003858:	ed87 7a01 	vstr	s14, [r7, #4]
 800385c:	eef1 7a67 	vneg.f32	s15, s15
 8003860:	e790      	b.n	8003784 <__kernel_rem_pio2f+0x3f0>
 8003862:	bf00      	nop

08003864 <__ieee754_expf>:
 8003864:	ee10 2a10 	vmov	r2, s0
 8003868:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800386c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8003870:	d902      	bls.n	8003878 <__ieee754_expf+0x14>
 8003872:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003876:	4770      	bx	lr
 8003878:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800387c:	d106      	bne.n	800388c <__ieee754_expf+0x28>
 800387e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80039b8 <__ieee754_expf+0x154>
 8003882:	2900      	cmp	r1, #0
 8003884:	bf18      	it	ne
 8003886:	eeb0 0a67 	vmovne.f32	s0, s15
 800388a:	4770      	bx	lr
 800388c:	484b      	ldr	r0, [pc, #300]	@ (80039bc <__ieee754_expf+0x158>)
 800388e:	4282      	cmp	r2, r0
 8003890:	dd02      	ble.n	8003898 <__ieee754_expf+0x34>
 8003892:	2000      	movs	r0, #0
 8003894:	f7ff bd78 	b.w	8003388 <__math_oflowf>
 8003898:	2a00      	cmp	r2, #0
 800389a:	da05      	bge.n	80038a8 <__ieee754_expf+0x44>
 800389c:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <__ieee754_expf+0x15c>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d902      	bls.n	80038a8 <__ieee754_expf+0x44>
 80038a2:	2000      	movs	r0, #0
 80038a4:	f7ff bd6a 	b.w	800337c <__math_uflowf>
 80038a8:	4a46      	ldr	r2, [pc, #280]	@ (80039c4 <__ieee754_expf+0x160>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80038b0:	d952      	bls.n	8003958 <__ieee754_expf+0xf4>
 80038b2:	4a45      	ldr	r2, [pc, #276]	@ (80039c8 <__ieee754_expf+0x164>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80038ba:	d834      	bhi.n	8003926 <__ieee754_expf+0xc2>
 80038bc:	4b43      	ldr	r3, [pc, #268]	@ (80039cc <__ieee754_expf+0x168>)
 80038be:	4413      	add	r3, r2
 80038c0:	ed93 7a00 	vldr	s14, [r3]
 80038c4:	4b42      	ldr	r3, [pc, #264]	@ (80039d0 <__ieee754_expf+0x16c>)
 80038c6:	4413      	add	r3, r2
 80038c8:	ee30 7a47 	vsub.f32	s14, s0, s14
 80038cc:	f081 0201 	eor.w	r2, r1, #1
 80038d0:	edd3 7a00 	vldr	s15, [r3]
 80038d4:	1a52      	subs	r2, r2, r1
 80038d6:	ee37 0a67 	vsub.f32	s0, s14, s15
 80038da:	ee20 6a00 	vmul.f32	s12, s0, s0
 80038de:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 80039d4 <__ieee754_expf+0x170>
 80038e2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80039d8 <__ieee754_expf+0x174>
 80038e6:	eee6 6a05 	vfma.f32	s13, s12, s10
 80038ea:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80039dc <__ieee754_expf+0x178>
 80038ee:	eea6 5a86 	vfma.f32	s10, s13, s12
 80038f2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80039e0 <__ieee754_expf+0x17c>
 80038f6:	eee5 6a06 	vfma.f32	s13, s10, s12
 80038fa:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80039e4 <__ieee754_expf+0x180>
 80038fe:	eea6 5a86 	vfma.f32	s10, s13, s12
 8003902:	eef0 6a40 	vmov.f32	s13, s0
 8003906:	eee5 6a46 	vfms.f32	s13, s10, s12
 800390a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800390e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8003912:	bb92      	cbnz	r2, 800397a <__ieee754_expf+0x116>
 8003914:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8003918:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800391c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003920:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8003924:	4770      	bx	lr
 8003926:	4b30      	ldr	r3, [pc, #192]	@ (80039e8 <__ieee754_expf+0x184>)
 8003928:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80039ec <__ieee754_expf+0x188>
 800392c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80039f0 <__ieee754_expf+0x18c>
 8003930:	4413      	add	r3, r2
 8003932:	edd3 7a00 	vldr	s15, [r3]
 8003936:	eee0 7a07 	vfma.f32	s15, s0, s14
 800393a:	eeb0 7a40 	vmov.f32	s14, s0
 800393e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003942:	ee17 2a90 	vmov	r2, s15
 8003946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800394a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800394e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80039f4 <__ieee754_expf+0x190>
 8003952:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003956:	e7be      	b.n	80038d6 <__ieee754_expf+0x72>
 8003958:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800395c:	d20b      	bcs.n	8003976 <__ieee754_expf+0x112>
 800395e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80039f8 <__ieee754_expf+0x194>
 8003962:	ee70 6a26 	vadd.f32	s13, s0, s13
 8003966:	eef4 6ae5 	vcmpe.f32	s13, s11
 800396a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800396e:	dd02      	ble.n	8003976 <__ieee754_expf+0x112>
 8003970:	ee30 0a25 	vadd.f32	s0, s0, s11
 8003974:	4770      	bx	lr
 8003976:	2200      	movs	r2, #0
 8003978:	e7af      	b.n	80038da <__ieee754_expf+0x76>
 800397a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800397e:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8003982:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8003986:	bfb8      	it	lt
 8003988:	3264      	addlt	r2, #100	@ 0x64
 800398a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800398e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003992:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8003996:	ee17 3a90 	vmov	r3, s15
 800399a:	bfab      	itete	ge
 800399c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80039a0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80039a4:	ee00 3a10 	vmovge	s0, r3
 80039a8:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 80039fc <__ieee754_expf+0x198>
 80039ac:	bfbc      	itt	lt
 80039ae:	ee00 3a10 	vmovlt	s0, r3
 80039b2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80039b6:	4770      	bx	lr
 80039b8:	00000000 	.word	0x00000000
 80039bc:	42b17217 	.word	0x42b17217
 80039c0:	42cff1b5 	.word	0x42cff1b5
 80039c4:	3eb17218 	.word	0x3eb17218
 80039c8:	3f851591 	.word	0x3f851591
 80039cc:	08003f84 	.word	0x08003f84
 80039d0:	08003f7c 	.word	0x08003f7c
 80039d4:	3331bb4c 	.word	0x3331bb4c
 80039d8:	b5ddea0e 	.word	0xb5ddea0e
 80039dc:	388ab355 	.word	0x388ab355
 80039e0:	bb360b61 	.word	0xbb360b61
 80039e4:	3e2aaaab 	.word	0x3e2aaaab
 80039e8:	08003f8c 	.word	0x08003f8c
 80039ec:	3fb8aa3b 	.word	0x3fb8aa3b
 80039f0:	3f317180 	.word	0x3f317180
 80039f4:	3717f7d1 	.word	0x3717f7d1
 80039f8:	7149f2ca 	.word	0x7149f2ca
 80039fc:	0d800000 	.word	0x0d800000

08003a00 <scalbnf>:
 8003a00:	ee10 3a10 	vmov	r3, s0
 8003a04:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8003a08:	d02b      	beq.n	8003a62 <scalbnf+0x62>
 8003a0a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8003a0e:	d302      	bcc.n	8003a16 <scalbnf+0x16>
 8003a10:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003a14:	4770      	bx	lr
 8003a16:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8003a1a:	d123      	bne.n	8003a64 <scalbnf+0x64>
 8003a1c:	4b24      	ldr	r3, [pc, #144]	@ (8003ab0 <scalbnf+0xb0>)
 8003a1e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003ab4 <scalbnf+0xb4>
 8003a22:	4298      	cmp	r0, r3
 8003a24:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003a28:	db17      	blt.n	8003a5a <scalbnf+0x5a>
 8003a2a:	ee10 3a10 	vmov	r3, s0
 8003a2e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003a32:	3a19      	subs	r2, #25
 8003a34:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003a38:	4288      	cmp	r0, r1
 8003a3a:	dd15      	ble.n	8003a68 <scalbnf+0x68>
 8003a3c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8003ab8 <scalbnf+0xb8>
 8003a40:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8003abc <scalbnf+0xbc>
 8003a44:	ee10 3a10 	vmov	r3, s0
 8003a48:	eeb0 7a67 	vmov.f32	s14, s15
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	bfb8      	it	lt
 8003a50:	eef0 7a66 	vmovlt.f32	s15, s13
 8003a54:	ee27 0a87 	vmul.f32	s0, s15, s14
 8003a58:	4770      	bx	lr
 8003a5a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003ac0 <scalbnf+0xc0>
 8003a5e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003a62:	4770      	bx	lr
 8003a64:	0dd2      	lsrs	r2, r2, #23
 8003a66:	e7e5      	b.n	8003a34 <scalbnf+0x34>
 8003a68:	4410      	add	r0, r2
 8003a6a:	28fe      	cmp	r0, #254	@ 0xfe
 8003a6c:	dce6      	bgt.n	8003a3c <scalbnf+0x3c>
 8003a6e:	2800      	cmp	r0, #0
 8003a70:	dd06      	ble.n	8003a80 <scalbnf+0x80>
 8003a72:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003a76:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003a7a:	ee00 3a10 	vmov	s0, r3
 8003a7e:	4770      	bx	lr
 8003a80:	f110 0f16 	cmn.w	r0, #22
 8003a84:	da09      	bge.n	8003a9a <scalbnf+0x9a>
 8003a86:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8003ac0 <scalbnf+0xc0>
 8003a8a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003ac4 <scalbnf+0xc4>
 8003a8e:	ee10 3a10 	vmov	r3, s0
 8003a92:	eeb0 7a67 	vmov.f32	s14, s15
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	e7d9      	b.n	8003a4e <scalbnf+0x4e>
 8003a9a:	3019      	adds	r0, #25
 8003a9c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003aa0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8003aa4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8003ac8 <scalbnf+0xc8>
 8003aa8:	ee07 3a90 	vmov	s15, r3
 8003aac:	e7d7      	b.n	8003a5e <scalbnf+0x5e>
 8003aae:	bf00      	nop
 8003ab0:	ffff3cb0 	.word	0xffff3cb0
 8003ab4:	4c000000 	.word	0x4c000000
 8003ab8:	7149f2ca 	.word	0x7149f2ca
 8003abc:	f149f2ca 	.word	0xf149f2ca
 8003ac0:	0da24260 	.word	0x0da24260
 8003ac4:	8da24260 	.word	0x8da24260
 8003ac8:	33000000 	.word	0x33000000

08003acc <floorf>:
 8003acc:	ee10 3a10 	vmov	r3, s0
 8003ad0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003ad4:	3a7f      	subs	r2, #127	@ 0x7f
 8003ad6:	2a16      	cmp	r2, #22
 8003ad8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003adc:	dc2b      	bgt.n	8003b36 <floorf+0x6a>
 8003ade:	2a00      	cmp	r2, #0
 8003ae0:	da12      	bge.n	8003b08 <floorf+0x3c>
 8003ae2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8003b48 <floorf+0x7c>
 8003ae6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003aea:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af2:	dd06      	ble.n	8003b02 <floorf+0x36>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	da24      	bge.n	8003b42 <floorf+0x76>
 8003af8:	2900      	cmp	r1, #0
 8003afa:	4b14      	ldr	r3, [pc, #80]	@ (8003b4c <floorf+0x80>)
 8003afc:	bf08      	it	eq
 8003afe:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8003b02:	ee00 3a10 	vmov	s0, r3
 8003b06:	4770      	bx	lr
 8003b08:	4911      	ldr	r1, [pc, #68]	@ (8003b50 <floorf+0x84>)
 8003b0a:	4111      	asrs	r1, r2
 8003b0c:	420b      	tst	r3, r1
 8003b0e:	d0fa      	beq.n	8003b06 <floorf+0x3a>
 8003b10:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8003b48 <floorf+0x7c>
 8003b14:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003b18:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b20:	ddef      	ble.n	8003b02 <floorf+0x36>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	bfbe      	ittt	lt
 8003b26:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8003b2a:	fa40 f202 	asrlt.w	r2, r0, r2
 8003b2e:	189b      	addlt	r3, r3, r2
 8003b30:	ea23 0301 	bic.w	r3, r3, r1
 8003b34:	e7e5      	b.n	8003b02 <floorf+0x36>
 8003b36:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8003b3a:	d3e4      	bcc.n	8003b06 <floorf+0x3a>
 8003b3c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003b40:	4770      	bx	lr
 8003b42:	2300      	movs	r3, #0
 8003b44:	e7dd      	b.n	8003b02 <floorf+0x36>
 8003b46:	bf00      	nop
 8003b48:	7149f2ca 	.word	0x7149f2ca
 8003b4c:	bf800000 	.word	0xbf800000
 8003b50:	007fffff 	.word	0x007fffff

08003b54 <_init>:
 8003b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b56:	bf00      	nop
 8003b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b5a:	bc08      	pop	{r3}
 8003b5c:	469e      	mov	lr, r3
 8003b5e:	4770      	bx	lr

08003b60 <_fini>:
 8003b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b62:	bf00      	nop
 8003b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b66:	bc08      	pop	{r3}
 8003b68:	469e      	mov	lr, r3
 8003b6a:	4770      	bx	lr
