Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 16 07:49:36 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1271)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1271)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: M_testMode_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inputMachine/FSM_sequential_M_statemachine_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inputMachine/FSM_sequential_M_statemachine_q_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.668        0.000                      0                  267        0.194        0.000                      0                  267        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.668        0.000                      0                  267        0.194        0.000                      0                  267        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.104ns (18.894%)  route 4.739ns (81.106%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.657    10.992    inputMachine/M_a_d
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.438    14.843    inputMachine/CLK
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[12]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputMachine/M_a_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.104ns (18.894%)  route 4.739ns (81.106%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.657    10.992    inputMachine/M_a_d
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.438    14.843    inputMachine/CLK
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[13]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputMachine/M_a_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.104ns (18.894%)  route 4.739ns (81.106%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.657    10.992    inputMachine/M_a_d
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.438    14.843    inputMachine/CLK
    SLICE_X39Y33         FDRE                                         r  inputMachine/M_a_q_reg[6]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputMachine/M_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.104ns (18.921%)  route 4.731ns (81.079%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.649    10.984    inputMachine/M_a_d
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[10]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.104ns (18.921%)  route 4.731ns (81.079%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.649    10.984    inputMachine/M_a_d
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[14]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.104ns (18.921%)  route 4.731ns (81.079%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.649    10.984    inputMachine/M_a_d
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[15]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.104ns (18.921%)  route 4.731ns (81.079%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.649    10.984    inputMachine/M_a_d
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X37Y35         FDRE                                         r  inputMachine/M_a_q_reg[4]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.104ns (19.359%)  route 4.599ns (80.641%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.517    10.852    inputMachine/M_a_d
    SLICE_X39Y35         FDRE                                         r  inputMachine/M_a_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X39Y35         FDRE                                         r  inputMachine/M_a_q_reg[11]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X39Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.104ns (19.359%)  route 4.599ns (80.641%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.517    10.852    inputMachine/M_a_d
    SLICE_X39Y35         FDRE                                         r  inputMachine/M_a_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.440    14.845    inputMachine/CLK
    SLICE_X39Y35         FDRE                                         r  inputMachine/M_a_q_reg[9]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X39Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.662    inputMachine/M_a_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_a_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.104ns (19.313%)  route 4.612ns (80.687%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.565     5.149    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y41         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.685     6.291    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.415 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.585     7.000    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.124 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.560     7.684    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.808 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.426     8.234    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.358 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.825    10.183    inputMachine/M_inputMachine_enter_button
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.152    10.335 r  inputMachine/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.531    10.866    inputMachine/M_a_d
    SLICE_X38Y31         FDRE                                         r  inputMachine/M_a_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.435    14.840    inputMachine/CLK
    SLICE_X38Y31         FDRE                                         r  inputMachine/M_a_q_reg[0]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X38Y31         FDRE (Setup_fdre_C_CE)      -0.371    14.693    inputMachine/M_a_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  3.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X38Y28         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDSE (Prop_fdse_C_Q)         0.164     1.661 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.113     1.774    reset_cond/M_stage_d[3]
    SLICE_X39Y28         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.820     2.010    reset_cond/CLK
    SLICE_X39Y28         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X39Y28         FDSE (Hold_fdse_C_D)         0.070     1.580    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.562     1.506    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y40         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.764    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X37Y40         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     2.021    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y40         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.562     1.506    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y41         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.764    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X37Y41         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     2.021    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y41         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.562     1.506    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.117     1.764    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X37Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     2.021    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.562     1.506    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.764    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.872    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X41Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.611    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.504    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y37         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.870    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X41Y37         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.829     2.019    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y37         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.609    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.561     1.505    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.763    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X37Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.830     2.020    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y39         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.561     1.505    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.763    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X41Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     2.021    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.610    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.561     1.505    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y38         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.763    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X41Y38         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     2.021    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X41Y38         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.105     1.610    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.561     1.505    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.765    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X37Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.830     2.020    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X37Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.610    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   M_testMode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y31   inputMachine/M_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y31   inputMachine/M_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y31   inputMachine/M_a_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y31   inputMachine/M_a_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   inputMachine/M_alufn_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y30   inputMachine/M_alufn_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y31   slowclock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y31   slowclock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   slowclock/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y30   slowclock/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   M_testMode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   inputMachine/M_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   inputMachine/M_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   inputMachine/M_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   inputMachine/M_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   inputMachine/M_a_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   inputMachine/M_a_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   inputMachine/M_a_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y35   inputMachine/M_a_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   inputMachine/M_a_q_reg[5]/C



