
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1276.234 ; gain = 0.023 ; free physical = 3062 ; free virtual = 10113
Command: read_checkpoint -auto_incremental -incremental /home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.srcs/utils_1/imports/synth_1/circuito.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.srcs/utils_1/imports/synth_1/circuito.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1145883
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1992.918 ; gain = 378.801 ; free physical = 2018 ; free virtual = 9114
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:96]
INFO: [Synth 8-638] synthesizing module 'disp7' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/disp7.vhd:21]
INFO: [Synth 8-3491] module 'circuito' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd:9' bound to instance 'inst_circuito' of component 'circuito' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:105]
INFO: [Synth 8-638] synthesizing module 'circuito' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd:18]
INFO: [Synth 8-3491] module 'control' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/control.vhd:9' bound to instance 'inst_control' of component 'control' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd:41]
INFO: [Synth 8-638] synthesizing module 'control' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/control.vhd:17]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.srcs/sources_1/new/datapath.vhd:25' bound to instance 'inst_datapath' of component 'datapath' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd:49]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.srcs/sources_1/new/datapath.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.srcs/sources_1/new/datapath.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito.vhd:18]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:115]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (0#1) [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element btnCreg_reg was removed.  [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/fpga_basicIO.vhd:127]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2060.887 ; gain = 446.770 ; free physical = 1987 ; free virtual = 9069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.699 ; gain = 464.582 ; free physical = 1975 ; free virtual = 9056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.699 ; gain = 464.582 ; free physical = 1975 ; free virtual = 9056
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2078.699 ; gain = 0.000 ; free physical = 1975 ; free virtual = 9056
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Basys3_Master.xdc]
Finished Parsing XDC File [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.449 ; gain = 0.000 ; free physical = 1919 ; free virtual = 9013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2227.449 ; gain = 0.000 ; free physical = 1919 ; free virtual = 9013
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9019
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                              000 |                              000
                  s_load |                              001 |                              101
                   s_add |                              010 |                              011
                   s_sub |                              011 |                              010
                   s_and |                              100 |                              100
                   s_end |                              101 |                              001
                  iSTATE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1923 ; free virtual = 9018
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1928 ; free virtual = 9028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1895 ; free virtual = 9002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1887 ; free virtual = 8994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1887 ; free virtual = 8994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     5|
|4     |LUT2   |     6|
|5     |LUT3   |     2|
|6     |LUT4   |    23|
|7     |LUT5   |     4|
|8     |LUT6   |    28|
|9     |FDRE   |   143|
|10    |IBUF   |    21|
|11    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1896 ; free virtual = 9003
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2227.449 ; gain = 464.582 ; free physical = 1897 ; free virtual = 9003
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2227.449 ; gain = 613.332 ; free physical = 1897 ; free virtual = 9003
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2227.449 ; gain = 0.000 ; free physical = 1896 ; free virtual = 9003
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.449 ; gain = 0.000 ; free physical = 2178 ; free virtual = 9286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a933d2f4
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 2227.449 ; gain = 935.340 ; free physical = 2178 ; free virtual = 9286
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1916.713; main = 1605.005; forked = 423.342
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3154.387; main = 2227.453; forked = 958.949
INFO: [Common 17-1381] The checkpoint '/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 17:05:02 2023...
