SHCSR, ICSR, DEMCR, NVIC_IABR&lt;n&gt;, NVIC_ISPR&lt;n&gt;, NVIC_ISER&lt;n&gt;, and STIR
<P></P>
<P>SHCSR, System Handler Control and State Register, Provides access to the active and pending status of system exceptions.</P>
<P>ICSR, Interrupt Control and State Register, Controls and provides status information for NMI, PendSV, SysTick and interrupts.</P>
<P>DEMCR, Debug Exception and Monitor Control Register, Manages vector catch behavior and DebugMonitor handling when debugging.</P>
<P>NVIC_IABR&lt;n&gt;, Interrupt Active Bit Register, For each group of 32 interrupts, shows the active state of each interrupt.</P>
<P>NVIC_ISPR&lt;n&gt;, Interrupt Set Pending Register, Enables or reads the pending state of each group of 32 interrupts.</P>
<P>NVIC_ISER&lt;n&gt;, Interrupt Set Enable Register, Enables or reads the enabled state of each group of 32 interrupts.
<P>STIR, Software Triggered Interrupt Register, Provides a mechanism for software to generate an interrupt.