#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\IVerilog\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\IVerilog\iverilog\lib\ivl\va_math.vpi";
S_00000278e05eabf0 .scope module, "cpualu_tb" "cpualu_tb" 2 3;
 .timescale -9 -12;
L_00000278e0620890 .functor AND 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278e0620a50 .functor OR 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e06212a0 .functor XOR 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e0620cf0 .functor OR 32, L_00000278e0698ae0, L_00000278e06999e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e0621460 .functor BUFZ 32, L_00000278e0620cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278e06838e0_0 .net *"_ivl_13", 4 0, L_00000278e06993a0;  1 drivers
v00000278e0683660_0 .net *"_ivl_17", 0 0, L_00000278e0699940;  1 drivers
v00000278e0682580_0 .net *"_ivl_18", 31 0, L_00000278e0698cc0;  1 drivers
L_00000278e09e0598 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v00000278e0683160_0 .net/2u *"_ivl_20", 5 0, L_00000278e09e0598;  1 drivers
L_00000278e09e05e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e0683840_0 .net/2u *"_ivl_22", 0 0, L_00000278e09e05e0;  1 drivers
v00000278e0682620_0 .net *"_ivl_25", 4 0, L_00000278e0699580;  1 drivers
v00000278e06826c0_0 .net *"_ivl_26", 5 0, L_00000278e0697fa0;  1 drivers
v00000278e0683b60_0 .net *"_ivl_28", 5 0, L_00000278e0698c20;  1 drivers
v00000278e0683020_0 .net *"_ivl_30", 31 0, L_00000278e0698ae0;  1 drivers
v00000278e06828a0_0 .net *"_ivl_33", 4 0, L_00000278e0698f40;  1 drivers
v00000278e0683980_0 .net *"_ivl_34", 31 0, L_00000278e06999e0;  1 drivers
v00000278e06830c0_0 .net *"_ivl_9", 4 0, L_00000278e0699300;  1 drivers
v00000278e0682440_0 .net "expected_add", 31 0, L_00000278e06994e0;  1 drivers
v00000278e0683d40_0 .net "expected_and", 31 0, L_00000278e0620890;  1 drivers
v00000278e0683a20_0 .net "expected_or", 31 0, L_00000278e0620a50;  1 drivers
v00000278e0683200_0 .net "expected_sll", 31 0, L_00000278e0697f00;  1 drivers
v00000278e0682760_0 .net "expected_sra", 31 0, L_00000278e0621460;  1 drivers
v00000278e0683700_0 .net "expected_srai", 31 0, L_00000278e0620cf0;  1 drivers
v00000278e0682d00_0 .net "expected_srl", 31 0, L_00000278e0698b80;  1 drivers
v00000278e0683de0_0 .net "expected_xor", 31 0, L_00000278e06212a0;  1 drivers
v00000278e0682ee0_0 .var "ina", 31 0;
v00000278e0682800_0 .var "inb", 31 0;
v00000278e0683e80_0 .net "out", 31 0, v00000278e0681010_0;  1 drivers
v00000278e0682300_0 .var "sel", 3 0;
L_00000278e06994e0 .arith/sum 32, v00000278e0682ee0_0, v00000278e0682800_0;
L_00000278e0699300 .part v00000278e0682800_0, 0, 5;
L_00000278e0697f00 .shift/l 32, v00000278e0682ee0_0, L_00000278e0699300;
L_00000278e06993a0 .part v00000278e0682800_0, 0, 5;
L_00000278e0698b80 .shift/r 32, v00000278e0682ee0_0, L_00000278e06993a0;
L_00000278e0699940 .part v00000278e0682ee0_0, 31, 1;
LS_00000278e0698cc0_0_0 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_4 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_8 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_12 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_16 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_20 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_24 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_0_28 .concat [ 1 1 1 1], L_00000278e0699940, L_00000278e0699940, L_00000278e0699940, L_00000278e0699940;
LS_00000278e0698cc0_1_0 .concat [ 4 4 4 4], LS_00000278e0698cc0_0_0, LS_00000278e0698cc0_0_4, LS_00000278e0698cc0_0_8, LS_00000278e0698cc0_0_12;
LS_00000278e0698cc0_1_4 .concat [ 4 4 4 4], LS_00000278e0698cc0_0_16, LS_00000278e0698cc0_0_20, LS_00000278e0698cc0_0_24, LS_00000278e0698cc0_0_28;
L_00000278e0698cc0 .concat [ 16 16 0 0], LS_00000278e0698cc0_1_0, LS_00000278e0698cc0_1_4;
L_00000278e0699580 .part v00000278e0682800_0, 0, 5;
L_00000278e0697fa0 .concat [ 5 1 0 0], L_00000278e0699580, L_00000278e09e05e0;
L_00000278e0698c20 .arith/sub 6, L_00000278e09e0598, L_00000278e0697fa0;
L_00000278e0698ae0 .shift/l 32, L_00000278e0698cc0, L_00000278e0698c20;
L_00000278e0698f40 .part v00000278e0682800_0, 0, 5;
L_00000278e06999e0 .shift/r 32, v00000278e0682ee0_0, L_00000278e0698f40;
S_00000278e05ead80 .scope module, "uut" "cpualu" 2 11, 3 1 0, S_00000278e05eabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 4 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_00000278e0620ac0 .functor XOR 32, v00000278e0682800_0, L_00000278e0683f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e06213f0 .functor AND 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278e06209e0 .functor OR 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e0620f20 .functor XOR 32, v00000278e0682ee0_0, v00000278e0682800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e0620f90 .functor OR 32, L_00000278e0695ef0, L_00000278e0695bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278e0621230 .functor OR 32, L_00000278e0697430, L_00000278e0695950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278e06815b0_0 .net *"_ivl_1", 0 0, L_00000278e06821c0;  1 drivers
L_00000278e09e0478 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v00000278e0680610_0 .net/2u *"_ivl_101", 3 0, L_00000278e09e0478;  1 drivers
L_00000278e09e04c0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v00000278e0680930_0 .net/2u *"_ivl_103", 3 0, L_00000278e09e04c0;  1 drivers
L_00000278e09e0508 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00000278e0681290_0 .net/2u *"_ivl_105", 3 0, L_00000278e09e0508;  1 drivers
L_00000278e09e0550 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v00000278e0681a10_0 .net/2u *"_ivl_107", 3 0, L_00000278e09e0550;  1 drivers
L_00000278e09e0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e06810b0_0 .net *"_ivl_12", 0 0, L_00000278e09e0088;  1 drivers
v00000278e06813d0_0 .net *"_ivl_13", 32 0, L_00000278e0682b20;  1 drivers
L_00000278e09e00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e0681330_0 .net *"_ivl_16", 0 0, L_00000278e09e00d0;  1 drivers
v00000278e06809d0_0 .net *"_ivl_17", 32 0, L_00000278e0682bc0;  1 drivers
L_00000278e09e0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278e0681510_0 .net/2u *"_ivl_19", 30 0, L_00000278e09e0118;  1 drivers
v00000278e0680c50_0 .net *"_ivl_2", 31 0, L_00000278e0683f20;  1 drivers
v00000278e0680bb0_0 .net *"_ivl_22", 0 0, L_00000278e0682da0;  1 drivers
v00000278e0681bf0_0 .net *"_ivl_23", 31 0, L_00000278e0682e40;  1 drivers
v00000278e0680750_0 .net *"_ivl_25", 32 0, L_00000278e06974d0;  1 drivers
L_00000278e09e0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e06804d0_0 .net *"_ivl_28", 0 0, L_00000278e09e0160;  1 drivers
v00000278e0680f70_0 .net *"_ivl_29", 32 0, L_00000278e06959f0;  1 drivers
v00000278e0681650_0 .net *"_ivl_38", 4 0, L_00000278e0695e50;  1 drivers
v00000278e0680a70_0 .net *"_ivl_42", 4 0, L_00000278e0696990;  1 drivers
v00000278e0680430_0 .net *"_ivl_46", 0 0, L_00000278e0696850;  1 drivers
v00000278e06802f0_0 .net *"_ivl_47", 31 0, L_00000278e0696b70;  1 drivers
L_00000278e09e01a8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v00000278e06806b0_0 .net/2u *"_ivl_49", 5 0, L_00000278e09e01a8;  1 drivers
L_00000278e09e01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e0680b10_0 .net/2u *"_ivl_51", 0 0, L_00000278e09e01f0;  1 drivers
v00000278e0681970_0 .net *"_ivl_54", 4 0, L_00000278e0696170;  1 drivers
v00000278e0681150_0 .net *"_ivl_55", 5 0, L_00000278e06958b0;  1 drivers
v00000278e06818d0_0 .net *"_ivl_57", 5 0, L_00000278e06956d0;  1 drivers
v00000278e0681ab0_0 .net *"_ivl_59", 31 0, L_00000278e0695ef0;  1 drivers
v00000278e0680d90_0 .net *"_ivl_62", 4 0, L_00000278e06965d0;  1 drivers
v00000278e0681830_0 .net *"_ivl_63", 31 0, L_00000278e0695bd0;  1 drivers
v00000278e06811f0_0 .net *"_ivl_68", 0 0, L_00000278e0695c70;  1 drivers
v00000278e0681c90_0 .net *"_ivl_69", 31 0, L_00000278e06967b0;  1 drivers
L_00000278e09e0238 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v00000278e0680110_0 .net/2u *"_ivl_71", 5 0, L_00000278e09e0238;  1 drivers
L_00000278e09e0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000278e0680390_0 .net/2u *"_ivl_73", 0 0, L_00000278e09e0280;  1 drivers
v00000278e0680e30_0 .net *"_ivl_76", 4 0, L_00000278e0696530;  1 drivers
v00000278e06816f0_0 .net *"_ivl_77", 5 0, L_00000278e06972f0;  1 drivers
v00000278e0681b50_0 .net *"_ivl_79", 5 0, L_00000278e0696670;  1 drivers
v00000278e0681790_0 .net *"_ivl_81", 31 0, L_00000278e0697430;  1 drivers
v00000278e0681d30_0 .net *"_ivl_84", 4 0, L_00000278e0697570;  1 drivers
v00000278e0681dd0_0 .net *"_ivl_85", 31 0, L_00000278e0695950;  1 drivers
v00000278e0680ed0_0 .net *"_ivl_9", 32 0, L_00000278e06832a0;  1 drivers
L_00000278e09e0310 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000278e0681e70_0 .net/2u *"_ivl_91", 3 0, L_00000278e09e0310;  1 drivers
L_00000278e09e0358 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000278e0681f10_0 .net/2u *"_ivl_93", 3 0, L_00000278e09e0358;  1 drivers
L_00000278e09e03a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000278e0683c00_0 .net/2u *"_ivl_95", 3 0, L_00000278e09e03a0;  1 drivers
L_00000278e09e03e8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000278e0682a80_0 .net/2u *"_ivl_97", 3 0, L_00000278e09e03e8;  1 drivers
L_00000278e09e0430 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v00000278e06833e0_0 .net/2u *"_ivl_99", 3 0, L_00000278e09e0430;  1 drivers
v00000278e0682940_0 .net "addf", 31 0, L_00000278e06824e0;  1 drivers
v00000278e0683480_0 .net "andf", 31 0, L_00000278e06213f0;  1 drivers
v00000278e0682c60_0 .net "borrow", 0 0, L_00000278e0682120;  1 drivers
v00000278e06823a0_0 .net "ina", 31 0, v00000278e0682ee0_0;  1 drivers
v00000278e0683340_0 .net "inb", 31 0, v00000278e0682800_0;  1 drivers
v00000278e06835c0_0 .net "inb1", 31 0, L_00000278e0620ac0;  1 drivers
v00000278e0683520_0 .net "orf", 31 0, L_00000278e06209e0;  1 drivers
v00000278e0682080_0 .net "out", 31 0, v00000278e0681010_0;  alias, 1 drivers
v00000278e06829e0_0 .net "sel", 3 0, v00000278e0682300_0;  1 drivers
v00000278e0683ac0_0 .net "sll", 31 0, L_00000278e0697390;  1 drivers
v00000278e0682f80_0 .net "sra", 31 0, L_00000278e0621230;  1 drivers
v00000278e0682260_0 .net "srai", 31 0, L_00000278e0620f90;  1 drivers
v00000278e0683ca0_0 .net "srl", 31 0, L_00000278e0696490;  1 drivers
v00000278e06837a0_0 .net "xorf", 31 0, L_00000278e0620f20;  1 drivers
L_00000278e06821c0 .part v00000278e0682300_0, 0, 1;
LS_00000278e0683f20_0_0 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_4 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_8 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_12 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_16 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_20 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_24 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_0_28 .concat [ 1 1 1 1], L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0, L_00000278e06821c0;
LS_00000278e0683f20_1_0 .concat [ 4 4 4 4], LS_00000278e0683f20_0_0, LS_00000278e0683f20_0_4, LS_00000278e0683f20_0_8, LS_00000278e0683f20_0_12;
LS_00000278e0683f20_1_4 .concat [ 4 4 4 4], LS_00000278e0683f20_0_16, LS_00000278e0683f20_0_20, LS_00000278e0683f20_0_24, LS_00000278e0683f20_0_28;
L_00000278e0683f20 .concat [ 16 16 0 0], LS_00000278e0683f20_1_0, LS_00000278e0683f20_1_4;
L_00000278e0682120 .part L_00000278e06959f0, 32, 1;
L_00000278e06824e0 .part L_00000278e06959f0, 0, 32;
L_00000278e06832a0 .concat [ 32 1 0 0], v00000278e0682ee0_0, L_00000278e09e0088;
L_00000278e0682b20 .concat [ 32 1 0 0], L_00000278e0620ac0, L_00000278e09e00d0;
L_00000278e0682bc0 .arith/sum 33, L_00000278e06832a0, L_00000278e0682b20;
L_00000278e0682da0 .part v00000278e0682300_0, 0, 1;
L_00000278e0682e40 .concat [ 1 31 0 0], L_00000278e0682da0, L_00000278e09e0118;
L_00000278e06974d0 .concat [ 32 1 0 0], L_00000278e0682e40, L_00000278e09e0160;
L_00000278e06959f0 .arith/sum 33, L_00000278e0682bc0, L_00000278e06974d0;
L_00000278e0695e50 .part v00000278e0682800_0, 0, 5;
L_00000278e0697390 .shift/l 32, v00000278e0682ee0_0, L_00000278e0695e50;
L_00000278e0696990 .part v00000278e0682800_0, 0, 5;
L_00000278e0696490 .shift/r 32, v00000278e0682ee0_0, L_00000278e0696990;
L_00000278e0696850 .part v00000278e0682ee0_0, 31, 1;
LS_00000278e0696b70_0_0 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_4 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_8 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_12 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_16 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_20 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_24 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_0_28 .concat [ 1 1 1 1], L_00000278e0696850, L_00000278e0696850, L_00000278e0696850, L_00000278e0696850;
LS_00000278e0696b70_1_0 .concat [ 4 4 4 4], LS_00000278e0696b70_0_0, LS_00000278e0696b70_0_4, LS_00000278e0696b70_0_8, LS_00000278e0696b70_0_12;
LS_00000278e0696b70_1_4 .concat [ 4 4 4 4], LS_00000278e0696b70_0_16, LS_00000278e0696b70_0_20, LS_00000278e0696b70_0_24, LS_00000278e0696b70_0_28;
L_00000278e0696b70 .concat [ 16 16 0 0], LS_00000278e0696b70_1_0, LS_00000278e0696b70_1_4;
L_00000278e0696170 .part v00000278e0682800_0, 0, 5;
L_00000278e06958b0 .concat [ 5 1 0 0], L_00000278e0696170, L_00000278e09e01f0;
L_00000278e06956d0 .arith/sub 6, L_00000278e09e01a8, L_00000278e06958b0;
L_00000278e0695ef0 .shift/l 32, L_00000278e0696b70, L_00000278e06956d0;
L_00000278e06965d0 .part v00000278e0682800_0, 0, 5;
L_00000278e0695bd0 .shift/r 32, v00000278e0682ee0_0, L_00000278e06965d0;
L_00000278e0695c70 .part v00000278e0682ee0_0, 31, 1;
LS_00000278e06967b0_0_0 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_4 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_8 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_12 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_16 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_20 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_24 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_0_28 .concat [ 1 1 1 1], L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70, L_00000278e0695c70;
LS_00000278e06967b0_1_0 .concat [ 4 4 4 4], LS_00000278e06967b0_0_0, LS_00000278e06967b0_0_4, LS_00000278e06967b0_0_8, LS_00000278e06967b0_0_12;
LS_00000278e06967b0_1_4 .concat [ 4 4 4 4], LS_00000278e06967b0_0_16, LS_00000278e06967b0_0_20, LS_00000278e06967b0_0_24, LS_00000278e06967b0_0_28;
L_00000278e06967b0 .concat [ 16 16 0 0], LS_00000278e06967b0_1_0, LS_00000278e06967b0_1_4;
L_00000278e0696530 .part v00000278e0682800_0, 0, 5;
L_00000278e06972f0 .concat [ 5 1 0 0], L_00000278e0696530, L_00000278e09e0280;
L_00000278e0696670 .arith/sub 6, L_00000278e09e0238, L_00000278e06972f0;
L_00000278e0697430 .shift/l 32, L_00000278e06967b0, L_00000278e0696670;
L_00000278e0697570 .part v00000278e0682800_0, 0, 5;
L_00000278e0695950 .shift/r 32, v00000278e0682ee0_0, L_00000278e0697570;
LS_00000278e0697250_0_0 .concat [ 32 4 32 4], L_00000278e0621230, L_00000278e09e0550, L_00000278e0620f90, L_00000278e09e0508;
LS_00000278e0697250_0_4 .concat [ 32 4 32 4], L_00000278e0696490, L_00000278e09e04c0, L_00000278e0697390, L_00000278e09e0478;
LS_00000278e0697250_0_8 .concat [ 32 4 32 4], L_00000278e0620f20, L_00000278e09e0430, L_00000278e06209e0, L_00000278e09e03e8;
LS_00000278e0697250_0_12 .concat [ 32 4 32 4], L_00000278e06213f0, L_00000278e09e03a0, L_00000278e06824e0, L_00000278e09e0358;
LS_00000278e0697250_0_16 .concat [ 32 4 0 0], L_00000278e06824e0, L_00000278e09e0310;
LS_00000278e0697250_1_0 .concat [ 72 72 72 72], LS_00000278e0697250_0_0, LS_00000278e0697250_0_4, LS_00000278e0697250_0_8, LS_00000278e0697250_0_12;
LS_00000278e0697250_1_4 .concat [ 36 0 0 0], LS_00000278e0697250_0_16;
L_00000278e0697250 .concat [ 288 36 0 0], LS_00000278e0697250_1_0, LS_00000278e0697250_1_4;
S_00000278e05b2510 .scope module, "alu1" "MuxKeyWithDefault" 3 30, 4 37 0, S_00000278e05ead80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 4 "key";
    .port_info 2 /INPUT 32 "default_out";
    .port_info 3 /INPUT 324 "lut";
P_00000278e05f1040 .param/l "DATA_LEN" 0 4 37, +C4<00000000000000000000000000100000>;
P_00000278e05f1078 .param/l "KEY_LEN" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000278e05f10b0 .param/l "NR_KEY" 0 4 37, +C4<00000000000000000000000000001001>;
L_00000278e09e02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278e0680250_0 .net "default_out", 31 0, L_00000278e09e02c8;  1 drivers
v00000278e0680cf0_0 .net "key", 3 0, v00000278e0682300_0;  alias, 1 drivers
v00000278e0681470_0 .net "lut", 323 0, L_00000278e0697250;  1 drivers
v00000278e06801b0_0 .net "out", 31 0, v00000278e0681010_0;  alias, 1 drivers
S_00000278e05b26a0 .scope module, "i0" "MuxKeyInternal" 4 43, 4 1 0, S_00000278e05b2510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 4 "key";
    .port_info 2 /INPUT 32 "default_out";
    .port_info 3 /INPUT 324 "lut";
P_00000278e06154b0 .param/l "DATA_LEN" 0 4 1, +C4<00000000000000000000000000100000>;
P_00000278e06154e8 .param/l "HAS_DEFAULT" 0 4 1, +C4<00000000000000000000000000000001>;
P_00000278e0615520 .param/l "KEY_LEN" 0 4 1, +C4<00000000000000000000000000000100>;
P_00000278e0615558 .param/l "NR_KEY" 0 4 1, +C4<00000000000000000000000000001001>;
P_00000278e0615590 .param/l "PAIR_LEN" 1 4 8, +C4<000000000000000000000000000100100>;
v00000278e060f070 .array "data_list", 0 8;
v00000278e060f070_0 .net v00000278e060f070 0, 31 0, L_00000278e0695d10; 1 drivers
v00000278e060f070_1 .net v00000278e060f070 1, 31 0, L_00000278e0696df0; 1 drivers
v00000278e060f070_2 .net v00000278e060f070 2, 31 0, L_00000278e0695a90; 1 drivers
v00000278e060f070_3 .net v00000278e060f070 3, 31 0, L_00000278e0695770; 1 drivers
v00000278e060f070_4 .net v00000278e060f070 4, 31 0, L_00000278e0696cb0; 1 drivers
v00000278e060f070_5 .net v00000278e060f070 5, 31 0, L_00000278e0696d50; 1 drivers
v00000278e060f070_6 .net v00000278e060f070 6, 31 0, L_00000278e0695f90; 1 drivers
v00000278e060f070_7 .net v00000278e060f070 7, 31 0, L_00000278e0696e90; 1 drivers
v00000278e060f070_8 .net v00000278e060f070 8, 31 0, L_00000278e0697070; 1 drivers
v00000278e060e850_0 .net "default_out", 31 0, L_00000278e09e02c8;  alias, 1 drivers
v00000278e060f250_0 .var "hit", 0 0;
v00000278e060f430_0 .var/i "i", 31 0;
v00000278e060f4d0_0 .net "key", 3 0, v00000278e0682300_0;  alias, 1 drivers
v00000278e0680070 .array "key_list", 0 8;
v00000278e0680070_0 .net v00000278e0680070 0, 3 0, L_00000278e06968f0; 1 drivers
v00000278e0680070_1 .net v00000278e0680070 1, 3 0, L_00000278e0696a30; 1 drivers
v00000278e0680070_2 .net v00000278e0680070 2, 3 0, L_00000278e0695db0; 1 drivers
v00000278e0680070_3 .net v00000278e0680070 3, 3 0, L_00000278e0695810; 1 drivers
v00000278e0680070_4 .net v00000278e0680070 4, 3 0, L_00000278e06960d0; 1 drivers
v00000278e0680070_5 .net v00000278e0680070 5, 3 0, L_00000278e0696fd0; 1 drivers
v00000278e0680070_6 .net v00000278e0680070 6, 3 0, L_00000278e06963f0; 1 drivers
v00000278e0680070_7 .net v00000278e0680070 7, 3 0, L_00000278e0696350; 1 drivers
v00000278e0680070_8 .net v00000278e0680070 8, 3 0, L_00000278e0697110; 1 drivers
v00000278e06807f0_0 .net "lut", 323 0, L_00000278e0697250;  alias, 1 drivers
v00000278e0680570_0 .var "lut_out", 31 0;
v00000278e0681010_0 .var "out", 31 0;
v00000278e0680890 .array "pair_list", 0 8;
v00000278e0680890_0 .net v00000278e0680890 0, 35 0, L_00000278e0696030; 1 drivers
v00000278e0680890_1 .net v00000278e0680890 1, 35 0, L_00000278e0696710; 1 drivers
v00000278e0680890_2 .net v00000278e0680890 2, 35 0, L_00000278e0696ad0; 1 drivers
v00000278e0680890_3 .net v00000278e0680890 3, 35 0, L_00000278e0696c10; 1 drivers
v00000278e0680890_4 .net v00000278e0680890 4, 35 0, L_00000278e0696210; 1 drivers
v00000278e0680890_5 .net v00000278e0680890 5, 35 0, L_00000278e06962b0; 1 drivers
v00000278e0680890_6 .net v00000278e0680890 6, 35 0, L_00000278e06971b0; 1 drivers
v00000278e0680890_7 .net v00000278e0680890 7, 35 0, L_00000278e0695b30; 1 drivers
v00000278e0680890_8 .net v00000278e0680890 8, 35 0, L_00000278e0696f30; 1 drivers
E_00000278e0629380/0 .event anyedge, v00000278e0680570_0, v00000278e060f4d0_0, v00000278e0680070_0, v00000278e0680070_1;
E_00000278e0629380/1 .event anyedge, v00000278e0680070_2, v00000278e0680070_3, v00000278e0680070_4, v00000278e0680070_5;
E_00000278e0629380/2 .event anyedge, v00000278e0680070_6, v00000278e0680070_7, v00000278e0680070_8, v00000278e060f070_0;
E_00000278e0629380/3 .event anyedge, v00000278e060f070_1, v00000278e060f070_2, v00000278e060f070_3, v00000278e060f070_4;
E_00000278e0629380/4 .event anyedge, v00000278e060f070_5, v00000278e060f070_6, v00000278e060f070_7, v00000278e060f070_8;
E_00000278e0629380/5 .event anyedge, v00000278e060f250_0, v00000278e060e850_0;
E_00000278e0629380 .event/or E_00000278e0629380/0, E_00000278e0629380/1, E_00000278e0629380/2, E_00000278e0629380/3, E_00000278e0629380/4, E_00000278e0629380/5;
L_00000278e0696030 .part L_00000278e0697250, 0, 36;
L_00000278e0696710 .part L_00000278e0697250, 36, 36;
L_00000278e0696ad0 .part L_00000278e0697250, 72, 36;
L_00000278e0696c10 .part L_00000278e0697250, 108, 36;
L_00000278e0696210 .part L_00000278e0697250, 144, 36;
L_00000278e06962b0 .part L_00000278e0697250, 180, 36;
L_00000278e06971b0 .part L_00000278e0697250, 216, 36;
L_00000278e0695b30 .part L_00000278e0697250, 252, 36;
L_00000278e0696f30 .part L_00000278e0697250, 288, 36;
S_00000278e0604940 .scope generate, "genblk1[0]" "genblk1[0]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e06293c0 .param/l "n" 0 4 14, +C4<00>;
L_00000278e0695d10 .part L_00000278e0696030, 0, 32;
L_00000278e06968f0 .part L_00000278e0696030, 32, 4;
S_00000278e0604ad0 .scope generate, "genblk1[1]" "genblk1[1]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0628d00 .param/l "n" 0 4 14, +C4<01>;
L_00000278e0696df0 .part L_00000278e0696710, 0, 32;
L_00000278e0696a30 .part L_00000278e0696710, 32, 4;
S_00000278e05fb630 .scope generate, "genblk1[2]" "genblk1[2]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0628f80 .param/l "n" 0 4 14, +C4<010>;
L_00000278e0695a90 .part L_00000278e0696ad0, 0, 32;
L_00000278e0695db0 .part L_00000278e0696ad0, 32, 4;
S_00000278e05fb7c0 .scope generate, "genblk1[3]" "genblk1[3]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e06294c0 .param/l "n" 0 4 14, +C4<011>;
L_00000278e0695770 .part L_00000278e0696c10, 0, 32;
L_00000278e0695810 .part L_00000278e0696c10, 32, 4;
S_00000278e0623870 .scope generate, "genblk1[4]" "genblk1[4]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0628fc0 .param/l "n" 0 4 14, +C4<0100>;
L_00000278e0696cb0 .part L_00000278e0696210, 0, 32;
L_00000278e06960d0 .part L_00000278e0696210, 32, 4;
S_00000278e0623a00 .scope generate, "genblk1[5]" "genblk1[5]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0629300 .param/l "n" 0 4 14, +C4<0101>;
L_00000278e0696d50 .part L_00000278e06962b0, 0, 32;
L_00000278e0696fd0 .part L_00000278e06962b0, 32, 4;
S_00000278e0623b90 .scope generate, "genblk1[6]" "genblk1[6]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0628b40 .param/l "n" 0 4 14, +C4<0110>;
L_00000278e0695f90 .part L_00000278e06971b0, 0, 32;
L_00000278e06963f0 .part L_00000278e06971b0, 32, 4;
S_00000278e0623d20 .scope generate, "genblk1[7]" "genblk1[7]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0628840 .param/l "n" 0 4 14, +C4<0111>;
L_00000278e0696e90 .part L_00000278e0695b30, 0, 32;
L_00000278e0696350 .part L_00000278e0695b30, 32, 4;
S_00000278e0629730 .scope generate, "genblk1[8]" "genblk1[8]" 4 14, 4 14 0, S_00000278e05b26a0;
 .timescale -9 -12;
P_00000278e0629040 .param/l "n" 0 4 14, +C4<01000>;
L_00000278e0697070 .part L_00000278e0696f30, 0, 32;
L_00000278e0697110 .part L_00000278e0696f30, 32, 4;
    .scope S_00000278e05b26a0;
T_0 ;
    %wait E_00000278e0629380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278e0680570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278e060f250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278e060f430_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000278e060f430_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000278e0680570_0;
    %load/vec4 v00000278e060f4d0_0;
    %ix/getv/s 4, v00000278e060f430_0;
    %load/vec4a v00000278e0680070, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 32;
    %ix/getv/s 4, v00000278e060f430_0;
    %load/vec4a v00000278e060f070, 4;
    %and;
    %or;
    %store/vec4 v00000278e0680570_0, 0, 32;
    %load/vec4 v00000278e060f250_0;
    %load/vec4 v00000278e060f4d0_0;
    %ix/getv/s 4, v00000278e060f430_0;
    %load/vec4a v00000278e0680070, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v00000278e060f250_0, 0, 1;
    %load/vec4 v00000278e060f430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278e060f430_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v00000278e060f250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v00000278e0680570_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v00000278e060e850_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v00000278e0681010_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000278e05eabf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278e0682ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278e0682800_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000278e0682300_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_func 2 49 "$random" 32 {0 0 0};
    %store/vec4 v00000278e0682ee0_0, 0, 32;
    %vpi_func 2 50 "$random" 32 {0 0 0};
    %store/vec4 v00000278e0682800_0, 0, 32;
    %vpi_func 2 51 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v00000278e0682300_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v00000278e0682300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0682440_0;
    %cmp/ne;
    %jmp/0xz  T_1.13, 6;
    %vpi_call 2 57 "$display", "ADD mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.14;
T_1.13 ;
    %vpi_call 2 58 "$display", "ADD match" {0 0 0};
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0683d40_0;
    %cmp/ne;
    %jmp/0xz  T_1.15, 6;
    %vpi_call 2 67 "$display", "AND mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.16;
T_1.15 ;
    %vpi_call 2 68 "$display", "AND match" {0 0 0};
T_1.16 ;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0683a20_0;
    %cmp/ne;
    %jmp/0xz  T_1.17, 6;
    %vpi_call 2 72 "$display", "OR mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.18;
T_1.17 ;
    %vpi_call 2 73 "$display", "OR match" {0 0 0};
T_1.18 ;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0683de0_0;
    %cmp/ne;
    %jmp/0xz  T_1.19, 6;
    %vpi_call 2 77 "$display", "XOR mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.20;
T_1.19 ;
    %vpi_call 2 78 "$display", "XOR match" {0 0 0};
T_1.20 ;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0683200_0;
    %cmp/ne;
    %jmp/0xz  T_1.21, 6;
    %vpi_call 2 82 "$display", "SLL mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 2 83 "$display", "SLL match" {0 0 0};
T_1.22 ;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0682d00_0;
    %cmp/ne;
    %jmp/0xz  T_1.23, 6;
    %vpi_call 2 87 "$display", "SRL mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.24;
T_1.23 ;
    %vpi_call 2 88 "$display", "SRL match" {0 0 0};
T_1.24 ;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0683700_0;
    %cmp/ne;
    %jmp/0xz  T_1.25, 6;
    %vpi_call 2 92 "$display", "SRAI mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.26;
T_1.25 ;
    %vpi_call 2 93 "$display", "SRAI match" {0 0 0};
T_1.26 ;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v00000278e0683e80_0;
    %load/vec4 v00000278e0682760_0;
    %cmp/ne;
    %jmp/0xz  T_1.27, 6;
    %vpi_call 2 97 "$display", "SRA mismatch,Time = %t, ina = %h, inb = %h, sel = %h, out = %h", $time, v00000278e0682ee0_0, v00000278e0682800_0, v00000278e0682300_0, v00000278e0683e80_0 {0 0 0};
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 98 "$display", "SRA match" {0 0 0};
T_1.28 ;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Result\SPEC_test\cpualu\cpualu_test.v";
    "Result\SPEC_test\cpualu\cpualu_solve.v";
    "Result\SPEC_test\cpualu\subref.v";
