ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB42:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 3


  90:Core/Src/main.c ****   MX_ADC_Init();
  91:Core/Src/main.c ****   MX_I2C1_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   HAL_GPIO_WritePin(LED1_OUT_GPIO_Port,LED1_OUT_Pin,GPIO_PIN_SET);
  94:Core/Src/main.c ****   HAL_GPIO_WritePin(BAT_EN_OUT_GPIO_Port,BAT_EN_OUT_Pin,GPIO_PIN_SET);
  95:Core/Src/main.c ****   uint16_t address = 0b0001001<<1;
  96:Core/Src/main.c ****   uint8_t bufferCurrent[16];
  97:Core/Src/main.c ****   bufferCurrent[0] = 0x14;
  98:Core/Src/main.c ****   bufferCurrent[1] = 0x00;
  99:Core/Src/main.c ****   bufferCurrent[2] = 0b00001100;
 100:Core/Src/main.c ****   uint8_t bufferVoltage[16];
 101:Core/Src/main.c ****   bufferVoltage[0] = 0x15;
 102:Core/Src/main.c ****   bufferVoltage[1] = 0x00;
 103:Core/Src/main.c ****   bufferVoltage[2] = 0b00110000;
 104:Core/Src/main.c ****   uint8_t maxCurr[16];
 105:Core/Src/main.c ****   maxCurr[0] = 0x3F;
 106:Core/Src/main.c ****   maxCurr[1] = 0x00;
 107:Core/Src/main.c ****   maxCurr[2] = 0b00011000;
 108:Core/Src/main.c ****   HAL_StatusTypeDef status;
 109:Core/Src/main.c ****   /* USER CODE END 2 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Infinite loop */
 112:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 113:Core/Src/main.c ****   while (1)
 114:Core/Src/main.c ****   {
 115:Core/Src/main.c ****     /* USER CODE END WHILE */
 116:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(BUT1_INP_GPIO_Port,BUT1_INP_Pin) == GPIO_PIN_RESET)
 117:Core/Src/main.c ****     {      
 118:Core/Src/main.c ****       status = HAL_I2C_Master_Transmit(&hi2c1,address,bufferCurrent,3,5);
 119:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,bufferVoltage,3,5);
 120:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,maxCurr,3,5);
 121:Core/Src/main.c ****       if(status == HAL_OK)
 122:Core/Src/main.c ****       {
 123:Core/Src/main.c ****         HAL_GPIO_WritePin(LED2_OUT_GPIO_Port,LED2_OUT_Pin,GPIO_PIN_SET);
 124:Core/Src/main.c ****         HAL_Delay(500);
 125:Core/Src/main.c ****         HAL_GPIO_WritePin(LED2_OUT_GPIO_Port,LED2_OUT_Pin,GPIO_PIN_RESET);
 126:Core/Src/main.c ****       }
 127:Core/Src/main.c ****       
 128:Core/Src/main.c ****     }
 129:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c ****   /* USER CODE END 3 */
 132:Core/Src/main.c **** }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief System Clock Configuration
 136:Core/Src/main.c ****   * @retval None
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c **** void SystemClock_Config(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 145:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 146:Core/Src/main.c ****   */
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 4


 147:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 174:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 175:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c **** }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /* USER CODE END 4 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** void Error_Handler(void)
 190:Core/Src/main.c **** {
  27              		.loc 1 190 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 191:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 192:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 193:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 193 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 5


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 6


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 7


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax divided
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 194:Core/Src/main.c ****   while (1)
  49              		.loc 1 194 3 discriminator 1 view .LVU4
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****   }
  50              		.loc 1 196 3 discriminator 1 view .LVU5
 194:Core/Src/main.c ****   while (1)
  51              		.loc 1 194 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE42:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.code	16
  61              		.thumb_func
  63              	SystemClock_Config:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 8


  64              	.LFB41:
 139:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 139 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 96
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 10B5     		push	{r4, lr}
  70              		.cfi_def_cfa_offset 8
  71              		.cfi_offset 4, -8
  72              		.cfi_offset 14, -4
  73 0002 98B0     		sub	sp, sp, #96
  74              		.cfi_def_cfa_offset 104
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  75              		.loc 1 140 3 view .LVU8
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 140 22 is_stmt 0 view .LVU9
  77 0004 3422     		movs	r2, #52
  78 0006 0021     		movs	r1, #0
  79 0008 0BA8     		add	r0, sp, #44
  80 000a FFF7FEFF 		bl	memset
  81              	.LVL0:
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  82              		.loc 1 141 3 is_stmt 1 view .LVU10
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  83              		.loc 1 141 22 is_stmt 0 view .LVU11
  84 000e 1024     		movs	r4, #16
  85 0010 1022     		movs	r2, #16
  86 0012 0021     		movs	r1, #0
  87 0014 07A8     		add	r0, sp, #28
  88 0016 FFF7FEFF 		bl	memset
  89              	.LVL1:
 142:Core/Src/main.c **** 
  90              		.loc 1 142 3 is_stmt 1 view .LVU12
 142:Core/Src/main.c **** 
  91              		.loc 1 142 28 is_stmt 0 view .LVU13
  92 001a 1822     		movs	r2, #24
  93 001c 0021     		movs	r1, #0
  94 001e 01A8     		add	r0, sp, #4
  95 0020 FFF7FEFF 		bl	memset
  96              	.LVL2:
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  97              		.loc 1 147 3 is_stmt 1 view .LVU14
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  98              		.loc 1 147 36 is_stmt 0 view .LVU15
  99 0024 1223     		movs	r3, #18
 100 0026 0B93     		str	r3, [sp, #44]
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 101              		.loc 1 148 3 is_stmt 1 view .LVU16
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 102              		.loc 1 148 30 is_stmt 0 view .LVU17
 103 0028 113B     		subs	r3, r3, #17
 104 002a 0E93     		str	r3, [sp, #56]
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 105              		.loc 1 149 3 is_stmt 1 view .LVU18
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 106              		.loc 1 149 32 is_stmt 0 view .LVU19
 107 002c 1093     		str	r3, [sp, #64]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 9


 150:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 108              		.loc 1 150 3 is_stmt 1 view .LVU20
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSI14CalibrationValue = 16;
 109              		.loc 1 150 41 is_stmt 0 view .LVU21
 110 002e 0F94     		str	r4, [sp, #60]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 111              		.loc 1 151 3 is_stmt 1 view .LVU22
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 112              		.loc 1 151 43 is_stmt 0 view .LVU23
 113 0030 1194     		str	r4, [sp, #68]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 114              		.loc 1 152 3 is_stmt 1 view .LVU24
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 115              		.loc 1 152 34 is_stmt 0 view .LVU25
 116 0032 0133     		adds	r3, r3, #1
 117 0034 1493     		str	r3, [sp, #80]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 118              		.loc 1 153 3 is_stmt 1 view .LVU26
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 119              		.loc 1 153 35 is_stmt 0 view .LVU27
 120 0036 8023     		movs	r3, #128
 121 0038 1B02     		lsls	r3, r3, #8
 122 003a 1593     		str	r3, [sp, #84]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 123              		.loc 1 154 3 is_stmt 1 view .LVU28
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 124              		.loc 1 155 3 view .LVU29
 156:Core/Src/main.c ****   {
 125              		.loc 1 156 3 view .LVU30
 156:Core/Src/main.c ****   {
 126              		.loc 1 156 7 is_stmt 0 view .LVU31
 127 003c 0BA8     		add	r0, sp, #44
 128 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 129              	.LVL3:
 156:Core/Src/main.c ****   {
 130              		.loc 1 156 6 view .LVU32
 131 0042 0028     		cmp	r0, #0
 132 0044 18D1     		bne	.L7
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 133              		.loc 1 163 3 is_stmt 1 view .LVU33
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 134              		.loc 1 163 31 is_stmt 0 view .LVU34
 135 0046 0723     		movs	r3, #7
 136 0048 0793     		str	r3, [sp, #28]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 137              		.loc 1 165 3 is_stmt 1 view .LVU35
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 138              		.loc 1 165 34 is_stmt 0 view .LVU36
 139 004a 053B     		subs	r3, r3, #5
 140 004c 0893     		str	r3, [sp, #32]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 141              		.loc 1 166 3 is_stmt 1 view .LVU37
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 142              		.loc 1 166 35 is_stmt 0 view .LVU38
 143 004e 7E33     		adds	r3, r3, #126
 144 0050 0993     		str	r3, [sp, #36]
 167:Core/Src/main.c **** 
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 10


 145              		.loc 1 167 3 is_stmt 1 view .LVU39
 167:Core/Src/main.c **** 
 146              		.loc 1 167 36 is_stmt 0 view .LVU40
 147 0052 0023     		movs	r3, #0
 148 0054 0A93     		str	r3, [sp, #40]
 169:Core/Src/main.c ****   {
 149              		.loc 1 169 3 is_stmt 1 view .LVU41
 169:Core/Src/main.c ****   {
 150              		.loc 1 169 7 is_stmt 0 view .LVU42
 151 0056 0021     		movs	r1, #0
 152 0058 07A8     		add	r0, sp, #28
 153 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 154              	.LVL4:
 169:Core/Src/main.c ****   {
 155              		.loc 1 169 6 view .LVU43
 156 005e 0028     		cmp	r0, #0
 157 0060 0CD1     		bne	.L8
 173:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 158              		.loc 1 173 3 is_stmt 1 view .LVU44
 173:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 159              		.loc 1 173 38 is_stmt 0 view .LVU45
 160 0062 2023     		movs	r3, #32
 161 0064 0193     		str	r3, [sp, #4]
 174:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 162              		.loc 1 174 3 is_stmt 1 view .LVU46
 174:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 163              		.loc 1 174 36 is_stmt 0 view .LVU47
 164 0066 103B     		subs	r3, r3, #16
 165 0068 0493     		str	r3, [sp, #16]
 175:Core/Src/main.c ****   {
 166              		.loc 1 175 3 is_stmt 1 view .LVU48
 175:Core/Src/main.c ****   {
 167              		.loc 1 175 7 is_stmt 0 view .LVU49
 168 006a 01A8     		add	r0, sp, #4
 169 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 170              	.LVL5:
 175:Core/Src/main.c ****   {
 171              		.loc 1 175 6 view .LVU50
 172 0070 0028     		cmp	r0, #0
 173 0072 05D1     		bne	.L9
 179:Core/Src/main.c **** 
 174              		.loc 1 179 1 view .LVU51
 175 0074 18B0     		add	sp, sp, #96
 176              		@ sp needed
 177 0076 10BD     		pop	{r4, pc}
 178              	.L7:
 158:Core/Src/main.c ****   }
 179              		.loc 1 158 5 is_stmt 1 view .LVU52
 180 0078 FFF7FEFF 		bl	Error_Handler
 181              	.LVL6:
 182              	.L8:
 171:Core/Src/main.c ****   }
 183              		.loc 1 171 5 view .LVU53
 184 007c FFF7FEFF 		bl	Error_Handler
 185              	.LVL7:
 186              	.L9:
 177:Core/Src/main.c ****   }
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 11


 187              		.loc 1 177 5 view .LVU54
 188 0080 FFF7FEFF 		bl	Error_Handler
 189              	.LVL8:
 190              		.cfi_endproc
 191              	.LFE41:
 193              		.section	.text.main,"ax",%progbits
 194              		.align	1
 195              		.global	main
 196              		.syntax unified
 197              		.code	16
 198              		.thumb_func
 200              	main:
 201              	.LFB40:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 202              		.loc 1 67 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 48
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206 0000 70B5     		push	{r4, r5, r6, lr}
 207              		.cfi_def_cfa_offset 16
 208              		.cfi_offset 4, -16
 209              		.cfi_offset 5, -12
 210              		.cfi_offset 6, -8
 211              		.cfi_offset 14, -4
 212 0002 8EB0     		sub	sp, sp, #56
 213              		.cfi_def_cfa_offset 72
  75:Core/Src/main.c **** 
 214              		.loc 1 75 3 view .LVU56
 215 0004 FFF7FEFF 		bl	HAL_Init
 216              	.LVL9:
  82:Core/Src/main.c **** 
 217              		.loc 1 82 3 view .LVU57
 218 0008 FFF7FEFF 		bl	SystemClock_Config
 219              	.LVL10:
  89:Core/Src/main.c ****   MX_ADC_Init();
 220              		.loc 1 89 3 view .LVU58
 221 000c FFF7FEFF 		bl	MX_GPIO_Init
 222              	.LVL11:
  90:Core/Src/main.c ****   MX_I2C1_Init();
 223              		.loc 1 90 3 view .LVU59
 224 0010 FFF7FEFF 		bl	MX_ADC_Init
 225              	.LVL12:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 226              		.loc 1 91 3 view .LVU60
 227 0014 FFF7FEFF 		bl	MX_I2C1_Init
 228              	.LVL13:
  93:Core/Src/main.c ****   HAL_GPIO_WritePin(BAT_EN_OUT_GPIO_Port,BAT_EN_OUT_Pin,GPIO_PIN_SET);
 229              		.loc 1 93 3 view .LVU61
 230 0018 9024     		movs	r4, #144
 231 001a E405     		lsls	r4, r4, #23
 232 001c 0122     		movs	r2, #1
 233 001e 8021     		movs	r1, #128
 234 0020 2000     		movs	r0, r4
 235 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 236              	.LVL14:
  94:Core/Src/main.c ****   uint16_t address = 0b0001001<<1;
 237              		.loc 1 94 3 view .LVU62
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 12


 238 0026 0122     		movs	r2, #1
 239 0028 2021     		movs	r1, #32
 240 002a 2000     		movs	r0, r4
 241 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 242              	.LVL15:
  95:Core/Src/main.c ****   uint8_t bufferCurrent[16];
 243              		.loc 1 95 3 view .LVU63
  96:Core/Src/main.c ****   bufferCurrent[0] = 0x14;
 244              		.loc 1 96 3 view .LVU64
  97:Core/Src/main.c ****   bufferCurrent[1] = 0x00;
 245              		.loc 1 97 3 view .LVU65
  97:Core/Src/main.c ****   bufferCurrent[1] = 0x00;
 246              		.loc 1 97 20 is_stmt 0 view .LVU66
 247 0030 0AAB     		add	r3, sp, #40
 248 0032 1422     		movs	r2, #20
 249 0034 1A70     		strb	r2, [r3]
  98:Core/Src/main.c ****   bufferCurrent[2] = 0b00001100;
 250              		.loc 1 98 3 is_stmt 1 view .LVU67
  98:Core/Src/main.c ****   bufferCurrent[2] = 0b00001100;
 251              		.loc 1 98 20 is_stmt 0 view .LVU68
 252 0036 0022     		movs	r2, #0
 253 0038 5A70     		strb	r2, [r3, #1]
  99:Core/Src/main.c ****   uint8_t bufferVoltage[16];
 254              		.loc 1 99 3 is_stmt 1 view .LVU69
  99:Core/Src/main.c ****   uint8_t bufferVoltage[16];
 255              		.loc 1 99 20 is_stmt 0 view .LVU70
 256 003a 0C21     		movs	r1, #12
 257 003c 9970     		strb	r1, [r3, #2]
 100:Core/Src/main.c ****   bufferVoltage[0] = 0x15;
 258              		.loc 1 100 3 is_stmt 1 view .LVU71
 101:Core/Src/main.c ****   bufferVoltage[1] = 0x00;
 259              		.loc 1 101 3 view .LVU72
 101:Core/Src/main.c ****   bufferVoltage[1] = 0x00;
 260              		.loc 1 101 20 is_stmt 0 view .LVU73
 261 003e 06AB     		add	r3, sp, #24
 262 0040 0931     		adds	r1, r1, #9
 263 0042 1970     		strb	r1, [r3]
 102:Core/Src/main.c ****   bufferVoltage[2] = 0b00110000;
 264              		.loc 1 102 3 is_stmt 1 view .LVU74
 102:Core/Src/main.c ****   bufferVoltage[2] = 0b00110000;
 265              		.loc 1 102 20 is_stmt 0 view .LVU75
 266 0044 5A70     		strb	r2, [r3, #1]
 103:Core/Src/main.c ****   uint8_t maxCurr[16];
 267              		.loc 1 103 3 is_stmt 1 view .LVU76
 103:Core/Src/main.c ****   uint8_t maxCurr[16];
 268              		.loc 1 103 20 is_stmt 0 view .LVU77
 269 0046 1B31     		adds	r1, r1, #27
 270 0048 9970     		strb	r1, [r3, #2]
 104:Core/Src/main.c ****   maxCurr[0] = 0x3F;
 271              		.loc 1 104 3 is_stmt 1 view .LVU78
 105:Core/Src/main.c ****   maxCurr[1] = 0x00;
 272              		.loc 1 105 3 view .LVU79
 105:Core/Src/main.c ****   maxCurr[1] = 0x00;
 273              		.loc 1 105 14 is_stmt 0 view .LVU80
 274 004a 02AB     		add	r3, sp, #8
 275 004c 0F31     		adds	r1, r1, #15
 276 004e 1970     		strb	r1, [r3]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 13


 106:Core/Src/main.c ****   maxCurr[2] = 0b00011000;
 277              		.loc 1 106 3 is_stmt 1 view .LVU81
 106:Core/Src/main.c ****   maxCurr[2] = 0b00011000;
 278              		.loc 1 106 14 is_stmt 0 view .LVU82
 279 0050 5A70     		strb	r2, [r3, #1]
 107:Core/Src/main.c ****   HAL_StatusTypeDef status;
 280              		.loc 1 107 3 is_stmt 1 view .LVU83
 107:Core/Src/main.c ****   HAL_StatusTypeDef status;
 281              		.loc 1 107 14 is_stmt 0 view .LVU84
 282 0052 1832     		adds	r2, r2, #24
 283 0054 9A70     		strb	r2, [r3, #2]
 284              	.L11:
 108:Core/Src/main.c ****   /* USER CODE END 2 */
 285              		.loc 1 108 3 is_stmt 1 view .LVU85
 113:Core/Src/main.c ****   {
 286              		.loc 1 113 3 view .LVU86
 116:Core/Src/main.c ****     {      
 287              		.loc 1 116 5 view .LVU87
 116:Core/Src/main.c ****     {      
 288              		.loc 1 116 8 is_stmt 0 view .LVU88
 289 0056 0221     		movs	r1, #2
 290 0058 1948     		ldr	r0, .L14
 291 005a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 292              	.LVL16:
 116:Core/Src/main.c ****     {      
 293              		.loc 1 116 7 view .LVU89
 294 005e 0028     		cmp	r0, #0
 295 0060 F9D1     		bne	.L11
 118:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,bufferVoltage,3,5);
 296              		.loc 1 118 7 is_stmt 1 view .LVU90
 118:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,bufferVoltage,3,5);
 297              		.loc 1 118 16 is_stmt 0 view .LVU91
 298 0062 184D     		ldr	r5, .L14+4
 299 0064 0526     		movs	r6, #5
 300 0066 0096     		str	r6, [sp]
 301 0068 0323     		movs	r3, #3
 302 006a 0AAA     		add	r2, sp, #40
 303 006c 1221     		movs	r1, #18
 304 006e 2800     		movs	r0, r5
 305 0070 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 306              	.LVL17:
 307 0074 0400     		movs	r4, r0
 308              	.LVL18:
 119:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,maxCurr,3,5);
 309              		.loc 1 119 7 is_stmt 1 view .LVU92
 119:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,maxCurr,3,5);
 310              		.loc 1 119 17 is_stmt 0 view .LVU93
 311 0076 0096     		str	r6, [sp]
 312 0078 0323     		movs	r3, #3
 313 007a 06AA     		add	r2, sp, #24
 314 007c 1221     		movs	r1, #18
 315 007e 2800     		movs	r0, r5
 316 0080 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 317              	.LVL19:
 119:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,maxCurr,3,5);
 318              		.loc 1 119 14 view .LVU94
 319 0084 0443     		orrs	r4, r0
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 14


 320              	.LVL20:
 119:Core/Src/main.c ****       status |= HAL_I2C_Master_Transmit(&hi2c1,address,maxCurr,3,5);
 321              		.loc 1 119 14 view .LVU95
 322 0086 E4B2     		uxtb	r4, r4
 323              	.LVL21:
 120:Core/Src/main.c ****       if(status == HAL_OK)
 324              		.loc 1 120 7 is_stmt 1 view .LVU96
 120:Core/Src/main.c ****       if(status == HAL_OK)
 325              		.loc 1 120 17 is_stmt 0 view .LVU97
 326 0088 0096     		str	r6, [sp]
 327 008a 0323     		movs	r3, #3
 328 008c 02AA     		add	r2, sp, #8
 329 008e 1221     		movs	r1, #18
 330 0090 2800     		movs	r0, r5
 331 0092 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 332              	.LVL22:
 120:Core/Src/main.c ****       if(status == HAL_OK)
 333              		.loc 1 120 14 view .LVU98
 334 0096 0443     		orrs	r4, r0
 335              	.LVL23:
 120:Core/Src/main.c ****       if(status == HAL_OK)
 336              		.loc 1 120 14 view .LVU99
 337 0098 E4B2     		uxtb	r4, r4
 338              	.LVL24:
 121:Core/Src/main.c ****       {
 339              		.loc 1 121 7 is_stmt 1 view .LVU100
 121:Core/Src/main.c ****       {
 340              		.loc 1 121 9 is_stmt 0 view .LVU101
 341 009a 002C     		cmp	r4, #0
 342 009c DBD1     		bne	.L11
 123:Core/Src/main.c ****         HAL_Delay(500);
 343              		.loc 1 123 9 is_stmt 1 view .LVU102
 344 009e 9024     		movs	r4, #144
 345              	.LVL25:
 123:Core/Src/main.c ****         HAL_Delay(500);
 346              		.loc 1 123 9 is_stmt 0 view .LVU103
 347 00a0 E405     		lsls	r4, r4, #23
 348 00a2 0122     		movs	r2, #1
 349 00a4 4021     		movs	r1, #64
 350 00a6 2000     		movs	r0, r4
 351 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 352              	.LVL26:
 124:Core/Src/main.c ****         HAL_GPIO_WritePin(LED2_OUT_GPIO_Port,LED2_OUT_Pin,GPIO_PIN_RESET);
 353              		.loc 1 124 9 is_stmt 1 view .LVU104
 354 00ac FA20     		movs	r0, #250
 355 00ae 4000     		lsls	r0, r0, #1
 356 00b0 FFF7FEFF 		bl	HAL_Delay
 357              	.LVL27:
 125:Core/Src/main.c ****       }
 358              		.loc 1 125 9 view .LVU105
 359 00b4 0022     		movs	r2, #0
 360 00b6 4021     		movs	r1, #64
 361 00b8 2000     		movs	r0, r4
 362 00ba FFF7FEFF 		bl	HAL_GPIO_WritePin
 363              	.LVL28:
 364 00be CAE7     		b	.L11
 365              	.L15:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 15


 366              		.align	2
 367              	.L14:
 368 00c0 00040048 		.word	1207960576
 369 00c4 00000000 		.word	hi2c1
 370              		.cfi_endproc
 371              	.LFE40:
 373              		.text
 374              	.Letext0:
 375              		.file 3 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 376              		.file 4 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 377              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 378              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 379              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 380              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 381              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 382              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 383              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 384              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 385              		.file 13 "Core/Inc/i2c.h"
 386              		.file 14 "Core/Inc/adc.h"
 387              		.file 15 "Core/Inc/gpio.h"
 388              		.file 16 "<built-in>"
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:19     .text.Error_Handler:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:25     .text.Error_Handler:00000000 Error_Handler
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:57     .text.SystemClock_Config:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:194    .text.main:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:200    .text.main:00000000 main
C:\Users\Daniel\AppData\Local\Temp\ccddXYv9.s:368    .text.main:000000c0 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_ADC_Init
MX_I2C1_Init
HAL_GPIO_WritePin
HAL_GPIO_ReadPin
HAL_I2C_Master_Transmit
HAL_Delay
hi2c1
