SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 20.215737 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355793 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201696 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[15:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[14:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[3:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[7:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[11:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[9:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[5:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[1:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[10:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[13:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[2:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[19:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[31:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[27:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[25:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[30:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[21:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[23:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[29:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[17:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[22:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[26:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[18:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[12:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[28:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[20:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[4:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[8:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[24:0] SST Core: # Start time: 2018/03/25 at: 22:52:44
[16:0] SST Core: # Start time: 2018/03/25 at: 22:52:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.335000 seconds
Simulation time:                 115.707359 seconds
Total time:                      140.108607 seconds
Simulated time:                  19.65 ms

Simulation Resource Information:
Max Resident Set Size:           846.236 MB
Approx. Global Max RSS Size:     5.09202 GB
Max Local Page Faults:           30 faults
Global Page Faults:              491 faults
Max Output Blocks:               121448 blocks
Max Input Blocks:                1976 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.65 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.383045 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355802 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201616 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[13:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[9:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[14:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[11:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[12:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[27:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[17:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[30:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[29:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[18:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[23:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[22:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[25:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[19:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[31:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[26:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[2:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[4:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[20:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[28:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[8:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[24:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[10:0] SST Core: # Start time: 2018/03/25 at: 22:55:06
[16:0] SST Core: # Start time: 2018/03/25 at: 22:55:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.522650 seconds
Simulation time:                 115.323670 seconds
Total time:                      138.920556 seconds
Simulated time:                  19.787 ms

Simulation Resource Information:
Max Resident Set Size:           846.28 MB
Approx. Global Max RSS Size:     5.09271 GB
Max Local Page Faults:           4 faults
Global Page Faults:              56 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2048 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.787 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.527136 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.352626 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201636 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[7:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[14:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[15:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[3:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[2:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[1:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[5:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[6:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[13:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[9:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[10:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[31:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[12:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[17:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[18:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[19:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[29:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[21:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[22:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[23:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[30:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[25:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[26:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[27:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[4:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[28:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[20:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[24:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[8:0] SST Core: # Start time: 2018/03/25 at: 22:57:28
[16:0] SST Core: # Start time: 2018/03/25 at: 22:57:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.725411 seconds
Simulation time:                 110.416457 seconds
Total time:                      134.122442 seconds
Simulated time:                  19.498 ms

Simulation Resource Information:
Max Resident Set Size:           846.576 MB
Approx. Global Max RSS Size:     5.0934 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2072 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.498 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.293614 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.352613 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201748 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[5:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[2:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[15:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[1:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[3:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[14:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[6:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[13:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[7:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[9:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[23:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[18:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[31:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[17:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[30:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[19:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[21:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[22:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[29:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[25:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[26:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[27:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[12:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[20:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[4:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[28:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[10:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[8:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[24:0] SST Core: # Start time: 2018/03/25 at: 22:59:45
[16:0] SST Core: # Start time: 2018/03/25 at: 22:59:45


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.397740 seconds
Simulation time:                 107.075593 seconds
Total time:                      130.549592 seconds
Simulated time:                  19.697 ms

Simulation Resource Information:
Max Resident Set Size:           846.496 MB
Approx. Global Max RSS Size:     5.09042 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1928 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.697 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.379922 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.432175 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201640 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[3:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[21:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[20:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[30:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[18:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[19:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[22:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[17:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[27:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[29:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[25:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[31:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[26:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[21:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[28:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[20:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[12:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[4:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[8:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[24:0] SST Core: # Start time: 2018/03/25 at: 23:01:58
[16:0] SST Core: # Start time: 2018/03/25 at: 23:01:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.690123 seconds
Simulation time:                 97.718427 seconds
Total time:                      121.436665 seconds
Simulated time:                  19.948 ms

Simulation Resource Information:
Max Resident Set Size:           846.548 MB
Approx. Global Max RSS Size:     5.0917 GB
Max Local Page Faults:           5 faults
Global Page Faults:              64 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1952 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.948 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.555771 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355252 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201700 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[9:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[10:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[11:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[14:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[25:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[30:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[29:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[17:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[18:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[27:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[23:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[21:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[19:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[31:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[26:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[28:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[20:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[4:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[8:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[24:0] SST Core: # Start time: 2018/03/25 at: 23:04:02
[16:0] SST Core: # Start time: 2018/03/25 at: 23:04:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.813324 seconds
Simulation time:                 96.891597 seconds
Total time:                      120.720592 seconds
Simulated time:                  19.667 ms

Simulation Resource Information:
Max Resident Set Size:           846.448 MB
Approx. Global Max RSS Size:     5.09338 GB
Max Local Page Faults:           4 faults
Global Page Faults:              66 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.667 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.405303 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.38585 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201856 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[15:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[1:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[13:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[3:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[5:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[6:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[7:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[9:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[10:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[11:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[2:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[17:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[30:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[19:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[29:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[21:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[22:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[23:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[25:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[27:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[26:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[31:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[18:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[28:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[12:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[20:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[4:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[8:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[24:0] SST Core: # Start time: 2018/03/25 at: 23:06:06
[16:0] SST Core: # Start time: 2018/03/25 at: 23:06:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.653887 seconds
Simulation time:                 97.674022 seconds
Total time:                      121.327581 seconds
Simulated time:                  19.499 ms

Simulation Resource Information:
Max Resident Set Size:           846.256 MB
Approx. Global Max RSS Size:     5.09352 GB
Max Local Page Faults:           3 faults
Global Page Faults:              50 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2128 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.499 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.399715 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.356364 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201972 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[1:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[14:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[5:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[6:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[7:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[9:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[10:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[11:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[3:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[13:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[2:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[31:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[17:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[18:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[19:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[30:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[22:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[25:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[26:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[27:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[21:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[23:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[29:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[20:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[12:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[4:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[8:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[24:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[28:0] SST Core: # Start time: 2018/03/25 at: 23:08:10
[16:0] SST Core: # Start time: 2018/03/25 at: 23:08:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.609055 seconds
Simulation time:                 106.089251 seconds
Total time:                      129.708308 seconds
Simulated time:                  20.177 ms

Simulation Resource Information:
Max Resident Set Size:           846.624 MB
Approx. Global Max RSS Size:     5.0928 GB
Max Local Page Faults:           4 faults
Global Page Faults:              68 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2304 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.177 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.277612 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.390116 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201924 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[14:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[21:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[7:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[17:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[18:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[19:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[29:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[21:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[22:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[23:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[30:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[25:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[26:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[27:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[20:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[12:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[28:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[4:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[8:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[24:0] SST Core: # Start time: 2018/03/25 at: 23:10:23
[16:0] SST Core: # Start time: 2018/03/25 at: 23:10:23


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.418760 seconds
Simulation time:                 111.968450 seconds
Total time:                      135.452508 seconds
Simulated time:                  19.637 ms

Simulation Resource Information:
Max Resident Set Size:           846.152 MB
Approx. Global Max RSS Size:     5.09186 GB
Max Local Page Faults:           4 faults
Global Page Faults:              66 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2120 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.637 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.341465 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.426842 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201640 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[1:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[13:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[3:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[5:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[6:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[7:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[9:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[10:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[14:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[2:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[11:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[17:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[30:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[19:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[29:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[21:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[22:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[23:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[25:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[27:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[18:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[26:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[31:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[20:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[28:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[12:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[4:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[24:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[8:0] SST Core: # Start time: 2018/03/25 at: 23:12:41
[16:0] SST Core: # Start time: 2018/03/25 at: 23:12:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.550091 seconds
Simulation time:                 111.963844 seconds
Total time:                      135.541296 seconds
Simulated time:                  19.689 ms

Simulation Resource Information:
Max Resident Set Size:           846.276 MB
Approx. Global Max RSS Size:     5.09126 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1896 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.689 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 22.316159 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.42608 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201584 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[3:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[5:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[6:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[17:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[18:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[19:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[29:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[21:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[22:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[23:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[30:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[25:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[26:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[27:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[20:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[4:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[8:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[28:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[24:0] SST Core: # Start time: 2018/03/25 at: 23:15:02
[16:0] SST Core: # Start time: 2018/03/25 at: 23:15:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      27.529253 seconds
Simulation time:                 100.982236 seconds
Total time:                      127.766745 seconds
Simulated time:                  19.827 ms

Simulation Resource Information:
Max Resident Set Size:           846.344 MB
Approx. Global Max RSS Size:     5.09281 GB
Max Local Page Faults:           4 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2072 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.827 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.674060 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353499 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201528 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[2:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[23:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[31:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[17:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[18:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[19:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[21:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[22:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[30:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[26:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[29:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[12:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[25:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[4:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[20:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[28:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[8:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[24:0] SST Core: # Start time: 2018/03/25 at: 23:17:09
[16:0] SST Core: # Start time: 2018/03/25 at: 23:17:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.924059 seconds
Simulation time:                 98.663241 seconds
Total time:                      122.620258 seconds
Simulated time:                  19.474 ms

Simulation Resource Information:
Max Resident Set Size:           846.504 MB
Approx. Global Max RSS Size:     5.09166 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1800 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.474 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.322254 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.3573 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201640 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[9:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[10:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[11:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[7:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[14:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[15:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[6:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[3:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[5:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[1:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[2:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[12:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[4:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[28:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[8:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[24:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[20:0] SST Core: # Start time: 2018/03/25 at: 23:19:16
[16:0] SST Core: # Start time: 2018/03/25 at: 23:19:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.441597 seconds
Simulation time:                 88.580768 seconds
Total time:                      112.069595 seconds
Simulated time:                  19.957 ms

Simulation Resource Information:
Max Resident Set Size:           846.58 MB
Approx. Global Max RSS Size:     5.09264 GB
Max Local Page Faults:           4 faults
Global Page Faults:              56 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1968 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.957 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.823851 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354669 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201388 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[10:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[11:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[14:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[7:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[15:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[1:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[3:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[5:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[6:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[13:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[2:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[29:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[31:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[17:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[18:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[19:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[30:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[22:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[23:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[25:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[26:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[27:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[21:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[12:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[28:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[20:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[4:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[8:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[24:0] SST Core: # Start time: 2018/03/25 at: 23:21:11
[16:0] SST Core: # Start time: 2018/03/25 at: 23:21:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.956988 seconds
Simulation time:                 93.449283 seconds
Total time:                      117.428163 seconds
Simulated time:                  19.524 ms

Simulation Resource Information:
Max Resident Set Size:           846.628 MB
Approx. Global Max RSS Size:     5.0927 GB
Max Local Page Faults:           4 faults
Global Page Faults:              55 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1896 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.524 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.196127 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353753 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201484 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[4:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[20:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[12:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[28:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[8:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[24:0] SST Core: # Start time: 2018/03/25 at: 23:23:10
[16:0] SST Core: # Start time: 2018/03/25 at: 23:23:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.865242 seconds
Simulation time:                 91.463671 seconds
Total time:                      114.908058 seconds
Simulated time:                  20.233 ms

Simulation Resource Information:
Max Resident Set Size:           846.204 MB
Approx. Global Max RSS Size:     5.09247 GB
Max Local Page Faults:           4 faults
Global Page Faults:              63 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2232 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.233 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.247616 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.356786 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201932 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[1:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[3:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[5:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[6:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[7:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[9:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[10:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[11:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[13:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[14:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[2:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[27:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[17:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[12:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[21:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[31:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[29:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[18:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[19:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[22:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[23:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[25:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[26:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[30:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[28:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[4:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[20:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[8:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[24:0] SST Core: # Start time: 2018/03/25 at: 23:25:08
[16:0] SST Core: # Start time: 2018/03/25 at: 23:25:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.346393 seconds
Simulation time:                 106.152128 seconds
Total time:                      129.584878 seconds
Simulated time:                  19.748 ms

Simulation Resource Information:
Max Resident Set Size:           846.456 MB
Approx. Global Max RSS Size:     5.09352 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2136 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.748 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.461212 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.352902 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201544 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[15:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[3:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[5:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[6:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[7:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[9:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[10:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[14:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[13:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[11:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[2:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[23:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[17:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[31:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[30:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[18:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[19:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[21:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[22:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[29:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[25:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[26:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[27:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[20:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[12:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[4:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[28:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[8:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[24:0] SST Core: # Start time: 2018/03/25 at: 23:27:20
[16:0] SST Core: # Start time: 2018/03/25 at: 23:27:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.630369 seconds
Simulation time:                 105.557221 seconds
Total time:                      129.186124 seconds
Simulated time:                  19.721 ms

Simulation Resource Information:
Max Resident Set Size:           846.572 MB
Approx. Global Max RSS Size:     5.0931 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1888 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.721 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.206118 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.356014 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201628 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[3:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[6:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[7:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[9:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[10:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[14:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[12:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[13:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[11:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[5:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[15:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[2:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[23:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[18:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[31:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[17:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[30:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[19:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[21:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[22:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[29:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[25:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[26:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[27:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[20:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[28:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[4:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[8:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[24:0] SST Core: # Start time: 2018/03/25 at: 23:29:31
[16:0] SST Core: # Start time: 2018/03/25 at: 23:29:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.870806 seconds
Simulation time:                 87.504349 seconds
Total time:                      110.678593 seconds
Simulated time:                  19.635 ms

Simulation Resource Information:
Max Resident Set Size:           846.356 MB
Approx. Global Max RSS Size:     5.0929 GB
Max Local Page Faults:           3 faults
Global Page Faults:              49 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2040 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.635 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.576240 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.416851 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201572 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[11:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[7:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[15:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[1:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[2:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[3:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[5:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[6:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[13:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[9:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[14:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[17:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[31:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[18:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[19:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[29:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[21:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[22:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[23:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[12:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[30:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[25:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[26:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[27:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[20:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[4:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[28:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[8:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[24:0] SST Core: # Start time: 2018/03/25 at: 23:31:25
[16:0] SST Core: # Start time: 2018/03/25 at: 23:31:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.771494 seconds
Simulation time:                 83.740121 seconds
Total time:                      107.593384 seconds
Simulated time:                  19.466 ms

Simulation Resource Information:
Max Resident Set Size:           846.132 MB
Approx. Global Max RSS Size:     5.09233 GB
Max Local Page Faults:           4 faults
Global Page Faults:              60 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2224 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.466 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.328180 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355785 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201532 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[15:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[1:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[3:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[5:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[6:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[7:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[9:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[10:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[11:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[13:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[17:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[2:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[30:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[19:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[29:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[21:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[22:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[23:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[25:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[27:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[18:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[26:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[31:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[12:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[28:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[20:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[4:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[8:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[24:0] SST Core: # Start time: 2018/03/25 at: 23:33:15
[16:0] SST Core: # Start time: 2018/03/25 at: 23:33:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.440325 seconds
Simulation time:                 102.644195 seconds
Total time:                      126.164565 seconds
Simulated time:                  19.649 ms

Simulation Resource Information:
Max Resident Set Size:           846.54 MB
Approx. Global Max RSS Size:     5.09244 GB
Max Local Page Faults:           3 faults
Global Page Faults:              53 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2128 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.649 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.830470 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355842 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201396 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[11:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[3:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[15:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[13:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[2:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[5:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[6:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[7:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[9:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[14:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[31:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[17:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[19:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[29:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[21:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[22:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[23:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[25:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[26:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[27:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[28:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[18:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[10:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[30:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[12:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[8:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[24:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[20:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[4:0] SST Core: # Start time: 2018/03/25 at: 23:35:24
[16:0] SST Core: # Start time: 2018/03/25 at: 23:35:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.922811 seconds
Simulation time:                 85.169868 seconds
Total time:                      109.189108 seconds
Simulated time:                  19.681 ms

Simulation Resource Information:
Max Resident Set Size:           846.46 MB
Approx. Global Max RSS Size:     5.09307 GB
Max Local Page Faults:           4 faults
Global Page Faults:              69 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2056 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.681 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.470477 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354711 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201416 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[15:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[1:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[3:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[5:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[6:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[7:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[9:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[10:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[11:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[14:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[17:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[25:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[30:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[21:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[23:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[29:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[22:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[18:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[26:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[27:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[19:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[31:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[12:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[4:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[2:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[28:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[20:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[24:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[8:0] SST Core: # Start time: 2018/03/25 at: 23:37:15
[16:0] SST Core: # Start time: 2018/03/25 at: 23:37:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.655305 seconds
Simulation time:                 86.794525 seconds
Total time:                      110.528619 seconds
Simulated time:                  19.356 ms

Simulation Resource Information:
Max Resident Set Size:           846.232 MB
Approx. Global Max RSS Size:     5.09045 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1816 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.356 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.335897 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.389862 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201504 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[15:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[1:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[13:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[3:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[5:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[6:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[7:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[9:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[10:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[11:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[17:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[30:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[19:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[29:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[2:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[21:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[22:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[23:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[25:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[27:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[18:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[26:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[31:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[12:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[4:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[28:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[20:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[8:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[24:0] SST Core: # Start time: 2018/03/25 at: 23:39:08
[16:0] SST Core: # Start time: 2018/03/25 at: 23:39:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.574509 seconds
Simulation time:                 97.867492 seconds
Total time:                      121.471362 seconds
Simulated time:                  19.865 ms

Simulation Resource Information:
Max Resident Set Size:           846.132 MB
Approx. Global Max RSS Size:     5.09162 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2024 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.865 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.231830 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.388273 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201464 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[10:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[11:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[14:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[7:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[15:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[1:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[2:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[3:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[5:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[6:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[13:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[22:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[31:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[17:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[18:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[19:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[29:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[21:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[23:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[30:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[25:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[26:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[27:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[12:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[20:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[28:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[4:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[24:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[8:0] SST Core: # Start time: 2018/03/25 at: 23:41:12
[16:0] SST Core: # Start time: 2018/03/25 at: 23:41:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.419405 seconds
Simulation time:                 103.268372 seconds
Total time:                      126.675524 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           846.588 MB
Approx. Global Max RSS Size:     5.09252 GB
Max Local Page Faults:           3 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2032 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.436865 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354197 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201692 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[2:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[14:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[5:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[6:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[7:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[9:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[10:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[11:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[3:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[13:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[15:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[12:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[4:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[31:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[19:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[23:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[29:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[25:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[27:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[17:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[30:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[18:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[20:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[21:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[22:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[26:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[28:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[8:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[24:0] SST Core: # Start time: 2018/03/25 at: 23:43:22
[16:0] SST Core: # Start time: 2018/03/25 at: 23:43:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.566283 seconds
Simulation time:                 84.782305 seconds
Total time:                      108.422653 seconds
Simulated time:                  19.548 ms

Simulation Resource Information:
Max Resident Set Size:           846.648 MB
Approx. Global Max RSS Size:     5.09341 GB
Max Local Page Faults:           4 faults
Global Page Faults:              70 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2088 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.548 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.391436 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353453 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201684 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[9:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[11:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[26:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[14:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[7:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[1:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[13:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[3:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[15:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[6:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[27:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[30:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[31:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[17:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[12:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[29:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[19:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[21:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[23:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[25:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[26:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[20:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[4:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[28:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[18:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[8:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[24:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[22:0] SST Core: # Start time: 2018/03/25 at: 23:45:12
[16:0] SST Core: # Start time: 2018/03/25 at: 23:45:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.559321 seconds
Simulation time:                 83.663165 seconds
Total time:                      107.216979 seconds
Simulated time:                  19.949 ms

Simulation Resource Information:
Max Resident Set Size:           846.552 MB
Approx. Global Max RSS Size:     5.09386 GB
Max Local Page Faults:           5 faults
Global Page Faults:              59 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2000 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.949 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.648122 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354537 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201464 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[13:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[15:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[1:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[3:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[5:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[6:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[7:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[9:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[10:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[14:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[2:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[31:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[17:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[18:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[19:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[29:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[21:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[22:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[23:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[30:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[25:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[26:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[27:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[12:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[28:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[4:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[8:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[24:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[20:0] SST Core: # Start time: 2018/03/25 at: 23:47:02
[16:0] SST Core: # Start time: 2018/03/25 at: 23:47:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.416513 seconds
Simulation time:                 103.029269 seconds
Total time:                      126.654832 seconds
Simulated time:                  19.498 ms

Simulation Resource Information:
Max Resident Set Size:           846.644 MB
Approx. Global Max RSS Size:     5.09299 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1920 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.498 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.513906 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353525 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201520 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[27:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[26:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[17:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[30:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[19:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[31:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[22:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[23:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[4:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[29:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[18:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[21:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[28:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[12:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[20:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[8:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[24:0] SST Core: # Start time: 2018/03/25 at: 23:49:11
[16:0] SST Core: # Start time: 2018/03/25 at: 23:49:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.750983 seconds
Simulation time:                 102.998625 seconds
Total time:                      126.776393 seconds
Simulated time:                  19.547 ms

Simulation Resource Information:
Max Resident Set Size:           846.4 MB
Approx. Global Max RSS Size:     5.09853 GB
Max Local Page Faults:           4 faults
Global Page Faults:              69 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2144 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.547 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.457143 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.368909 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201336 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[14:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[15:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[1:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[13:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[3:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[5:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[6:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[7:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[9:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[10:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[11:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[12:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[18:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[31:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[30:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[17:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[19:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[21:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[22:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[23:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[29:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[25:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[26:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[27:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[20:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[28:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[4:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[24:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[8:0] SST Core: # Start time: 2018/03/25 at: 23:51:20
[16:0] SST Core: # Start time: 2018/03/25 at: 23:51:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.188852 seconds
Simulation time:                 96.314855 seconds
Total time:                      119.755063 seconds
Simulated time:                  19.822 ms

Simulation Resource Information:
Max Resident Set Size:           846.476 MB
Approx. Global Max RSS Size:     5.09344 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1968 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.822 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 20.322541 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.380059 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201572 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[14:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[15:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[1:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[13:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[3:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[5:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[6:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[7:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[9:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[10:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[11:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[12:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[23:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[18:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[31:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[17:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[30:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[19:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[21:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[22:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[29:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[25:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[26:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[27:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[4:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[20:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[28:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[8:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[24:0] SST Core: # Start time: 2018/03/25 at: 23:53:24
[16:0] SST Core: # Start time: 2018/03/25 at: 23:53:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.444528 seconds
Simulation time:                 86.164874 seconds
Total time:                      110.726111 seconds
Simulated time:                  19.737 ms

Simulation Resource Information:
Max Resident Set Size:           846.344 MB
Approx. Global Max RSS Size:     5.09121 GB
Max Local Page Faults:           3 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2160 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.737 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.274930 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354842 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201684 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[3:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[14:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[6:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[1:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[15:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[5:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[13:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[7:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[9:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[10:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[2:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[21:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[19:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[17:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[29:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[23:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[30:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[18:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[27:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[31:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[25:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[26:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[22:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[12:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[4:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[20:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[28:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[8:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[24:0] SST Core: # Start time: 2018/03/25 at: 23:55:16
[16:0] SST Core: # Start time: 2018/03/25 at: 23:55:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.652771 seconds
Simulation time:                 87.413876 seconds
Total time:                      111.032751 seconds
Simulated time:                  19.901 ms

Simulation Resource Information:
Max Resident Set Size:           846.576 MB
Approx. Global Max RSS Size:     5.09264 GB
Max Local Page Faults:           4 faults
Global Page Faults:              59 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1896 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.901 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.295733 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354798 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201576 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[7:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[15:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[1:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[3:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[5:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[6:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[13:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[9:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[10:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[2:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[17:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[30:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[19:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[29:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[21:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[22:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[23:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[25:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[27:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[18:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[31:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[26:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[12:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[4:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[20:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[28:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[8:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[24:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[14:0] SST Core: # Start time: 2018/03/25 at: 23:57:09
[16:0] SST Core: # Start time: 2018/03/25 at: 23:57:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.978118 seconds
Simulation time:                 103.900340 seconds
Total time:                      127.122801 seconds
Simulated time:                  19.905 ms

Simulation Resource Information:
Max Resident Set Size:           846.552 MB
Approx. Global Max RSS Size:     5.09211 GB
Max Local Page Faults:           4 faults
Global Page Faults:              66 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2088 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.905 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.540112 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353723 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201584 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[14:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[7:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[15:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[3:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[1:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[5:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[6:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[13:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[9:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[10:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[17:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[30:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[19:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[29:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[21:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[22:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[23:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[25:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[27:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[18:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[26:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[31:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[2:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[12:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[4:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[28:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[20:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[8:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[24:0] SST Core: # Start time: 2018/03/25 at: 23:59:20
[16:0] SST Core: # Start time: 2018/03/25 at: 23:59:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.766694 seconds
Simulation time:                 108.448228 seconds
Total time:                      132.209859 seconds
Simulated time:                  19.395 ms

Simulation Resource Information:
Max Resident Set Size:           846.512 MB
Approx. Global Max RSS Size:     5.09284 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2016 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.395 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.389807 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.388915 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201636 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[15:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[1:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[13:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[3:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[5:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[6:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[7:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[9:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[10:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[11:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[2:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[27:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[26:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[17:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[30:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[29:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[31:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[19:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[21:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[22:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[23:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[25:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[18:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[20:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[28:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[12:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[4:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[8:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[24:0] SST Core: # Start time: 2018/03/26 at: 00:01:34
[16:0] SST Core: # Start time: 2018/03/26 at: 00:01:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.646777 seconds
Simulation time:                 110.813725 seconds
Total time:                      134.432436 seconds
Simulated time:                  19.979 ms

Simulation Resource Information:
Max Resident Set Size:           846.46 MB
Approx. Global Max RSS Size:     5.09226 GB
Max Local Page Faults:           4 faults
Global Page Faults:              56 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1880 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.979 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.357088 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.352789 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201804 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[6:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[7:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[9:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[10:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[11:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[13:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[3:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[15:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[1:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[14:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[2:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[27:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[23:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[29:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[19:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[18:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[25:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[17:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[22:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[31:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[26:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[30:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[21:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[28:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[12:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[4:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[20:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[8:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[24:0] SST Core: # Start time: 2018/03/26 at: 00:03:52
[16:0] SST Core: # Start time: 2018/03/26 at: 00:03:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.570700 seconds
Simulation time:                 106.123128 seconds
Total time:                      129.714302 seconds
Simulated time:                  19.551 ms

Simulation Resource Information:
Max Resident Set Size:           846.544 MB
Approx. Global Max RSS Size:     5.0927 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2176 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.551 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.835150 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.372863 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201436 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[1:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[13:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[15:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[5:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[6:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[7:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[9:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[10:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[14:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[2:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[11:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[26:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[22:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[29:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[30:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[31:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[27:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[17:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[18:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[19:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[21:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[23:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[25:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[4:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[20:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[28:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[12:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[8:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[24:0] SST Core: # Start time: 2018/03/26 at: 00:06:05
[16:0] SST Core: # Start time: 2018/03/26 at: 00:06:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.031876 seconds
Simulation time:                 104.249432 seconds
Total time:                      128.304166 seconds
Simulated time:                  19.738 ms

Simulation Resource Information:
Max Resident Set Size:           846.388 MB
Approx. Global Max RSS Size:     5.09282 GB
Max Local Page Faults:           4 faults
Global Page Faults:              68 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2048 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.738 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.583898 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353166 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201424 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[27:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[19:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[26:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[23:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[18:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[29:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[22:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[17:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[21:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[30:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[31:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[20:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[4:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[12:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[28:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[8:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[24:0] SST Core: # Start time: 2018/03/26 at: 00:08:15
[16:0] SST Core: # Start time: 2018/03/26 at: 00:08:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.781077 seconds
Simulation time:                 87.443088 seconds
Total time:                      111.325605 seconds
Simulated time:                  19.463 ms

Simulation Resource Information:
Max Resident Set Size:           846.444 MB
Approx. Global Max RSS Size:     5.09198 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2040 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.463 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.873083 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.405501 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201752 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[10:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[11:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[14:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[7:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[15:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[1:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[3:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[5:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[6:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[13:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[23:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[18:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[31:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[17:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[30:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[19:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[21:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[22:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[29:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[25:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[26:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[27:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[4:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[2:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[28:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[20:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[8:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[12:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[24:0] SST Core: # Start time: 2018/03/26 at: 00:10:09
[16:0] SST Core: # Start time: 2018/03/26 at: 00:10:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.045338 seconds
Simulation time:                 85.287061 seconds
Total time:                      109.344986 seconds
Simulated time:                  19.641 ms

Simulation Resource Information:
Max Resident Set Size:           846.332 MB
Approx. Global Max RSS Size:     5.09262 GB
Max Local Page Faults:           4 faults
Global Page Faults:              65 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1800 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.641 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.529388 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.43635 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201536 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[18:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[31:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[17:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[29:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[21:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[22:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[30:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[25:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[26:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[27:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[19:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[12:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[28:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[14:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[20:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[4:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[24:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[8:0] SST Core: # Start time: 2018/03/26 at: 00:12:01
[16:0] SST Core: # Start time: 2018/03/26 at: 00:12:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.761496 seconds
Simulation time:                 102.301297 seconds
Total time:                      126.157304 seconds
Simulated time:                  19.511 ms

Simulation Resource Information:
Max Resident Set Size:           846.388 MB
Approx. Global Max RSS Size:     5.09408 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1928 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.511 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.568676 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.360956 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1202080 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[1:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[13:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[3:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[5:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[6:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[7:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[9:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[10:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[11:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[14:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[30:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[29:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[31:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[17:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[18:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[19:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[21:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[22:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[23:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[25:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[27:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[2:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[28:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[12:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[20:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[4:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[26:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[8:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[24:0] SST Core: # Start time: 2018/03/26 at: 00:14:10
[16:0] SST Core: # Start time: 2018/03/26 at: 00:14:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.682975 seconds
Simulation time:                 110.189528 seconds
Total time:                      133.951700 seconds
Simulated time:                  19.629 ms

Simulation Resource Information:
Max Resident Set Size:           846.48 MB
Approx. Global Max RSS Size:     5.09505 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1928 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.629 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.773480 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355072 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201752 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[15:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[1:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[2:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[3:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[5:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[6:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[7:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[9:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[10:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[11:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[13:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[20:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[12:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[4:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[28:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[8:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[24:0] SST Core: # Start time: 2018/03/26 at: 00:16:26
[16:0] SST Core: # Start time: 2018/03/26 at: 00:16:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.555171 seconds
Simulation time:                 113.897074 seconds
Total time:                      137.720934 seconds
Simulated time:                  19.741 ms

Simulation Resource Information:
Max Resident Set Size:           846.576 MB
Approx. Global Max RSS Size:     5.09394 GB
Max Local Page Faults:           3 faults
Global Page Faults:              54 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1856 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.741 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.201120 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353479 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201604 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[15:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[1:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[3:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[5:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[6:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[7:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[9:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[10:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[11:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[13:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[12:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[2:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[22:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[28:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[20:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[30:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[8:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[24:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[4:0] SST Core: # Start time: 2018/03/26 at: 00:18:46
[16:0] SST Core: # Start time: 2018/03/26 at: 00:18:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.291390 seconds
Simulation time:                 112.440955 seconds
Total time:                      135.837447 seconds
Simulated time:                  19.505 ms

Simulation Resource Information:
Max Resident Set Size:           846.496 MB
Approx. Global Max RSS Size:     5.09286 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2240 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.505 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.912038 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.368513 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201512 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[7:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[15:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[1:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[3:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[5:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[6:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[13:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[9:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[10:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[14:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[2:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[27:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[23:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[30:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[29:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[31:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[17:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[18:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[19:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[21:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[22:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[25:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[26:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[12:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[28:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[4:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[20:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[8:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[24:0] SST Core: # Start time: 2018/03/26 at: 00:21:05
[16:0] SST Core: # Start time: 2018/03/26 at: 00:21:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.115447 seconds
Simulation time:                 112.065270 seconds
Total time:                      136.182198 seconds
Simulated time:                  19.402 ms

Simulation Resource Information:
Max Resident Set Size:           846.568 MB
Approx. Global Max RSS Size:     5.09193 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1888 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.402 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.759821 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354876 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201336 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[15:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[1:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[13:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[3:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[5:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[6:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[7:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[14:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[10:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[11:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[23:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[17:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[30:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[22:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[12:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[26:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[2:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[29:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[31:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[19:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[27:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[18:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[21:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[25:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[28:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[20:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[4:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[8:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[24:0] SST Core: # Start time: 2018/03/26 at: 00:23:24
[16:0] SST Core: # Start time: 2018/03/26 at: 00:23:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.054462 seconds
Simulation time:                 110.615835 seconds
Total time:                      134.606162 seconds
Simulated time:                  19.466 ms

Simulation Resource Information:
Max Resident Set Size:           846.352 MB
Approx. Global Max RSS Size:     5.09244 GB
Max Local Page Faults:           5 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2112 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.466 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.278271 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.360569 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201532 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[26:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[17:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[23:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[30:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[21:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[22:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[25:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[12:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[18:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[4:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[27:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[31:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[29:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[20:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[28:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[24:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[8:0] SST Core: # Start time: 2018/03/26 at: 00:25:41
[16:0] SST Core: # Start time: 2018/03/26 at: 00:25:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.639765 seconds
Simulation time:                 111.182383 seconds
Total time:                      134.793250 seconds
Simulated time:                  19.746 ms

Simulation Resource Information:
Max Resident Set Size:           846.6 MB
Approx. Global Max RSS Size:     5.09264 GB
Max Local Page Faults:           3 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1960 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.746 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.629316 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355473 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201496 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[7:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[14:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[15:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[1:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[3:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[5:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[6:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[13:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[9:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[10:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[2:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[31:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[17:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[18:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[19:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[29:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[21:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[22:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[23:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[30:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[25:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[26:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[27:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[12:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[4:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[28:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[20:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[8:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[24:0] SST Core: # Start time: 2018/03/26 at: 00:27:59
[16:0] SST Core: # Start time: 2018/03/26 at: 00:27:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.855737 seconds
Simulation time:                 107.558724 seconds
Total time:                      131.373650 seconds
Simulated time:                  19.943 ms

Simulation Resource Information:
Max Resident Set Size:           846.336 MB
Approx. Global Max RSS Size:     5.09199 GB
Max Local Page Faults:           4 faults
Global Page Faults:              61 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2032 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.943 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.461383 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355526 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201520 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[1:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[3:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[5:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[6:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[7:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[9:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[10:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[11:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[13:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[14:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[2:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[17:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[30:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[18:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[29:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[21:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[22:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[23:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[25:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[27:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[19:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[26:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[31:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[12:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[4:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[28:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[20:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[24:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[8:0] SST Core: # Start time: 2018/03/26 at: 00:30:12
[16:0] SST Core: # Start time: 2018/03/26 at: 00:30:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.597348 seconds
Simulation time:                 111.270572 seconds
Total time:                      134.942010 seconds
Simulated time:                  19.693 ms

Simulation Resource Information:
Max Resident Set Size:           846.236 MB
Approx. Global Max RSS Size:     5.09179 GB
Max Local Page Faults:           3 faults
Global Page Faults:              53 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2040 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.693 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.422607 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353134 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201576 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[12:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[20:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[31:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[17:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[18:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[19:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[29:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[21:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[22:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[4:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[23:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[30:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[25:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[26:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[27:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[28:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[24:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[8:0] SST Core: # Start time: 2018/03/26 at: 00:32:29
[16:0] SST Core: # Start time: 2018/03/26 at: 00:32:29


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.103869 seconds
Simulation time:                 112.536416 seconds
Total time:                      135.907366 seconds
Simulated time:                  19.911 ms

Simulation Resource Information:
Max Resident Set Size:           846.124 MB
Approx. Global Max RSS Size:     5.09305 GB
Max Local Page Faults:           4 faults
Global Page Faults:              53 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2152 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.911 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.486943 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353753 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201504 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[15:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[6:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[7:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[9:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[10:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[11:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[15:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[3:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[13:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[1:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[14:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[2:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[25:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[12:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[26:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[21:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[31:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[19:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[29:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[30:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[23:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[27:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[18:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[17:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[22:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[4:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[28:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[20:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[8:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[24:0] SST Core: # Start time: 2018/03/26 at: 00:34:48
[16:0] SST Core: # Start time: 2018/03/26 at: 00:34:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.665490 seconds
Simulation time:                 109.127333 seconds
Total time:                      132.809775 seconds
Simulated time:                  19.529 ms

Simulation Resource Information:
Max Resident Set Size:           846.6 MB
Approx. Global Max RSS Size:     5.09299 GB
Max Local Page Faults:           4 faults
Global Page Faults:              67 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1920 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.529 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.257077 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.35426 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201548 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[14:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[15:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[1:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[3:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[5:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[6:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[13:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[9:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[10:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[11:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[19:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[31:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[17:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[18:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[29:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[21:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[22:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[23:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[30:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[25:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[26:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[27:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[2:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[12:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[28:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[4:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[24:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[8:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[20:0] SST Core: # Start time: 2018/03/26 at: 00:37:03
[16:0] SST Core: # Start time: 2018/03/26 at: 00:37:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.413716 seconds
Simulation time:                 115.174848 seconds
Total time:                      138.577400 seconds
Simulated time:                  19.412 ms

Simulation Resource Information:
Max Resident Set Size:           846.548 MB
Approx. Global Max RSS Size:     5.09283 GB
Max Local Page Faults:           4 faults
Global Page Faults:              64 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1920 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.412 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.156210 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354345 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1202104 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[15:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[1:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[13:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[3:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[5:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[6:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[7:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[9:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[10:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[14:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[2:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[23:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[17:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[18:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[31:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[30:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[19:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[21:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[22:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[29:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[25:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[26:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[27:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[20:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[28:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[4:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[24:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[8:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[12:0] SST Core: # Start time: 2018/03/26 at: 00:39:24
[16:0] SST Core: # Start time: 2018/03/26 at: 00:39:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.914763 seconds
Simulation time:                 102.979824 seconds
Total time:                      126.405545 seconds
Simulated time:                  19.741 ms

Simulation Resource Information:
Max Resident Set Size:           846.512 MB
Approx. Global Max RSS Size:     5.09337 GB
Max Local Page Faults:           3 faults
Global Page Faults:              50 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2200 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.741 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.557208 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.356957 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201700 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[5:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[6:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[7:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[9:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[10:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[11:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[3:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[13:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[15:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[1:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[2:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[12:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[20:0] SST Core: # Starting main event loop
[20:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[28:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[8:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[24:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[4:0] SST Core: # Start time: 2018/03/26 at: 00:41:34
[16:0] SST Core: # Start time: 2018/03/26 at: 00:41:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.746991 seconds
Simulation time:                 112.235670 seconds
Total time:                      135.960460 seconds
Simulated time:                  19.805 ms

Simulation Resource Information:
Max Resident Set Size:           846.62 MB
Approx. Global Max RSS Size:     5.09256 GB
Max Local Page Faults:           3 faults
Global Page Faults:              50 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2176 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.805 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.569442 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.417871 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201484 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[15:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[1:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[2:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[3:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[5:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[6:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[7:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[9:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[10:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[11:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[13:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[27:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[18:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[31:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[17:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[29:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[19:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[21:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[22:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[23:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[25:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[26:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[30:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[12:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[4:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[28:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[20:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[8:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[24:0] SST Core: # Start time: 2018/03/26 at: 00:43:52
[16:0] SST Core: # Start time: 2018/03/26 at: 00:43:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.755541 seconds
Simulation time:                 110.608899 seconds
Total time:                      134.414431 seconds
Simulated time:                  19.669 ms

Simulation Resource Information:
Max Resident Set Size:           846.596 MB
Approx. Global Max RSS Size:     5.09275 GB
Max Local Page Faults:           4 faults
Global Page Faults:              69 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1960 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.669 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.443624 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355785 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201600 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[15:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[1:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[13:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[3:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[5:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[6:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[7:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[9:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[10:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[11:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[23:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[17:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[18:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[31:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[30:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[19:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[21:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[2:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[22:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[29:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[25:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[26:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[27:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[28:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[12:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[20:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[4:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[24:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[8:0] SST Core: # Start time: 2018/03/26 at: 00:46:09
[16:0] SST Core: # Start time: 2018/03/26 at: 00:46:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.687223 seconds
Simulation time:                 112.156140 seconds
Total time:                      135.851155 seconds
Simulated time:                  19.736 ms

Simulation Resource Information:
Max Resident Set Size:           846.464 MB
Approx. Global Max RSS Size:     5.09192 GB
Max Local Page Faults:           4 faults
Global Page Faults:              56 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2088 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.736 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.365489 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355103 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201424 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[10:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[11:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[9:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[5:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[13:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[1:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[3:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[15:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[6:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[14:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[2:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[23:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[18:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[22:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[31:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[17:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[30:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[19:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[21:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[29:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[25:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[26:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[27:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[12:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[20:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[28:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[4:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[8:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[24:0] SST Core: # Start time: 2018/03/26 at: 00:48:27
[16:0] SST Core: # Start time: 2018/03/26 at: 00:48:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.507264 seconds
Simulation time:                 110.308475 seconds
Total time:                      133.898796 seconds
Simulated time:                  19.599 ms

Simulation Resource Information:
Max Resident Set Size:           846.156 MB
Approx. Global Max RSS Size:     5.09117 GB
Max Local Page Faults:           4 faults
Global Page Faults:              56 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2048 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.599 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.551277 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355659 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201376 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[1:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[2:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[3:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[14:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[6:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[7:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[9:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[10:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[11:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[13:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[5:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[28:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[4:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[28:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[20:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[24:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[8:0] SST Core: # Start time: 2018/03/26 at: 00:50:44
[16:0] SST Core: # Start time: 2018/03/26 at: 00:50:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.655530 seconds
Simulation time:                 104.430445 seconds
Total time:                      128.101448 seconds
Simulated time:                  20.045 ms

Simulation Resource Information:
Max Resident Set Size:           846.572 MB
Approx. Global Max RSS Size:     5.0935 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1960 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.045 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.253379 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.431557 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201480 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[13:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[15:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[3:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[1:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[5:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[6:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[7:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[9:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[10:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[14:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[2:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[17:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[31:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[30:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[18:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[19:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[21:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[22:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[23:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[29:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[25:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[26:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[27:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[20:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[28:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[12:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[4:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[8:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[16:0] SST Core: # Start time: 2018/03/26 at: 00:52:55
[24:0] SST Core: # Start time: 2018/03/26 at: 00:52:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.060821 seconds
Simulation time:                 100.141742 seconds
Total time:                      123.536222 seconds
Simulated time:                  19.518 ms

Simulation Resource Information:
Max Resident Set Size:           846.58 MB
Approx. Global Max RSS Size:     5.09244 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2064 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.518 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.364732 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.361304 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201552 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[15:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[1:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[13:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[3:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[5:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[6:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[7:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[9:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[10:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[11:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[23:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[2:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[17:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[12:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[31:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[30:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[19:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[21:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[22:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[29:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[25:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[26:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[27:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[18:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[28:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[20:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[4:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[24:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[8:0] SST Core: # Start time: 2018/03/26 at: 00:55:02
[16:0] SST Core: # Start time: 2018/03/26 at: 00:55:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.472271 seconds
Simulation time:                 109.691181 seconds
Total time:                      133.214784 seconds
Simulated time:                  19.99 ms

Simulation Resource Information:
Max Resident Set Size:           846.384 MB
Approx. Global Max RSS Size:     5.093 GB
Max Local Page Faults:           3 faults
Global Page Faults:              49 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1888 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.99 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.266905 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.351501 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201936 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[15:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[1:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[2:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[3:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[5:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[6:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[7:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[9:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[10:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[11:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[13:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[31:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[17:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[18:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[19:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[29:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[21:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[22:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[23:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[12:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[30:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[25:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[26:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[27:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[28:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[8:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[20:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[24:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[4:0] SST Core: # Start time: 2018/03/26 at: 00:57:17
[16:0] SST Core: # Start time: 2018/03/26 at: 00:57:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.945240 seconds
Simulation time:                 86.104739 seconds
Total time:                      109.274316 seconds
Simulated time:                  19.649 ms

Simulation Resource Information:
Max Resident Set Size:           846.56 MB
Approx. Global Max RSS Size:     5.09355 GB
Max Local Page Faults:           3 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1856 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.649 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.615566 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.35706 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201392 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[9:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[10:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[11:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[13:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[14:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[15:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[1:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[3:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[5:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[6:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[19:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[21:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[22:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[18:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[26:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[25:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[23:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[29:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[17:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[31:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[27:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[4:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[12:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[30:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[20:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[28:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[24:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[2:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[8:0] SST Core: # Start time: 2018/03/26 at: 00:59:10
[16:0] SST Core: # Start time: 2018/03/26 at: 00:59:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.947015 seconds
Simulation time:                 85.082748 seconds
Total time:                      108.975176 seconds
Simulated time:                  19.478 ms

Simulation Resource Information:
Max Resident Set Size:           846.544 MB
Approx. Global Max RSS Size:     5.09175 GB
Max Local Page Faults:           4 faults
Global Page Faults:              68 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2096 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.478 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.232350 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.428246 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201656 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[9:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[10:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[11:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[7:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[14:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[15:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[1:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[2:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[3:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[5:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[6:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[20:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[12:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[4:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[28:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[24:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[8:0] SST Core: # Start time: 2018/03/26 at: 01:01:01
[16:0] SST Core: # Start time: 2018/03/26 at: 01:01:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.432753 seconds
Simulation time:                 102.953754 seconds
Total time:                      126.431704 seconds
Simulated time:                  19.484 ms

Simulation Resource Information:
Max Resident Set Size:           846.648 MB
Approx. Global Max RSS Size:     5.09446 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1912 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.484 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.867820 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.401071 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201580 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[9:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[10:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[14:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[11:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[21:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[15:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[5:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[1:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[2:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[3:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[6:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[22:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[31:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[18:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[17:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[29:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[21:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[22:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[23:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[30:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[25:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[26:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[27:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[20:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[4:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[28:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[24:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[8:0] SST Core: # Start time: 2018/03/26 at: 01:03:10
[16:0] SST Core: # Start time: 2018/03/26 at: 01:03:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      25.078234 seconds
Simulation time:                 111.732697 seconds
Total time:                      135.826285 seconds
Simulated time:                  19.688 ms

Simulation Resource Information:
Max Resident Set Size:           846.624 MB
Approx. Global Max RSS Size:     5.09237 GB
Max Local Page Faults:           4 faults
Global Page Faults:              54 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2160 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.688 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.659081 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354447 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201548 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[15:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[1:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[3:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[5:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[6:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[7:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[9:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[10:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[11:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[13:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[2:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[29:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[31:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[17:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[18:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[19:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[30:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[22:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[23:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[12:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[25:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[26:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[27:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[21:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[4:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[28:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[20:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[24:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[8:0] SST Core: # Start time: 2018/03/26 at: 01:05:30
[16:0] SST Core: # Start time: 2018/03/26 at: 01:05:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.750269 seconds
Simulation time:                 103.834112 seconds
Total time:                      127.681267 seconds
Simulated time:                  19.515 ms

Simulation Resource Information:
Max Resident Set Size:           846.496 MB
Approx. Global Max RSS Size:     5.09369 GB
Max Local Page Faults:           3 faults
Global Page Faults:              49 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2048 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.515 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.538899 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.354512 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201348 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[11:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[13:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[5:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[15:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[1:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[3:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[14:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[6:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[7:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[9:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[2:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[30:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[29:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[31:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[17:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[18:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[19:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[21:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[22:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[23:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[25:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[26:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[27:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[28:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[12:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[8:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[20:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[24:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[4:0] SST Core: # Start time: 2018/03/26 at: 01:07:40
[16:0] SST Core: # Start time: 2018/03/26 at: 01:07:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.610418 seconds
Simulation time:                 94.169146 seconds
Total time:                      117.869758 seconds
Simulated time:                  19.797 ms

Simulation Resource Information:
Max Resident Set Size:           846.548 MB
Approx. Global Max RSS Size:     5.0924 GB
Max Local Page Faults:           4 faults
Global Page Faults:              59 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1856 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.797 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.459516 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355389 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201576 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[3:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[5:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[6:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[7:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[13:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[9:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[10:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[11:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[15:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[14:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[21:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[22:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[23:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[25:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[26:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[27:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[29:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[30:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[31:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[17:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[18:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[12:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[19:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[2:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[28:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[20:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[4:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[8:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[24:0] SST Core: # Start time: 2018/03/26 at: 01:09:41
[16:0] SST Core: # Start time: 2018/03/26 at: 01:09:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.558503 seconds
Simulation time:                 85.066486 seconds
Total time:                      108.789001 seconds
Simulated time:                  19.484 ms

Simulation Resource Information:
Max Resident Set Size:           846.224 MB
Approx. Global Max RSS Size:     5.09261 GB
Max Local Page Faults:           4 faults
Global Page Faults:              66 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2064 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.484 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.540363 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.383653 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201628 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[1:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[13:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[3:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[5:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[6:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[7:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[9:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[10:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[11:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[14:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[2:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[23:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[17:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[18:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[31:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[30:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[19:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[21:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[22:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[29:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[25:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[26:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[27:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[12:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[28:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[4:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[20:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[8:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[24:0] SST Core: # Start time: 2018/03/26 at: 01:11:32
[16:0] SST Core: # Start time: 2018/03/26 at: 01:11:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.798411 seconds
Simulation time:                 90.058695 seconds
Total time:                      113.816897 seconds
Simulated time:                  19.464 ms

Simulation Resource Information:
Max Resident Set Size:           846.628 MB
Approx. Global Max RSS Size:     5.09289 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1832 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.464 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.296197 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.428909 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201660 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[30:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[29:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[31:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[17:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[18:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[19:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[21:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[22:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[23:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[25:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[26:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[27:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[20:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[28:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[4:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[24:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[8:0] SST Core: # Start time: 2018/03/26 at: 01:13:28
[16:0] SST Core: # Start time: 2018/03/26 at: 01:13:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.489915 seconds
Simulation time:                 72.956563 seconds
Total time:                      96.477284 seconds
Simulated time:                  19.471 ms

Simulation Resource Information:
Max Resident Set Size:           846.656 MB
Approx. Global Max RSS Size:     5.09319 GB
Max Local Page Faults:           3 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1776 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.471 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.588265 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.380288 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201448 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[31:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[12:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[30:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[31:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[17:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[18:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[19:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[21:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[22:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[23:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[25:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[26:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[27:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[20:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[28:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[4:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[8:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[24:0] SST Core: # Start time: 2018/03/26 at: 01:15:07
[16:0] SST Core: # Start time: 2018/03/26 at: 01:15:07


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.373476 seconds
Simulation time:                 74.531393 seconds
Total time:                      98.156415 seconds
Simulated time:                  19.852 ms

Simulation Resource Information:
Max Resident Set Size:           846.568 MB
Approx. Global Max RSS Size:     5.0927 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.852 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.423943 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353768 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201480 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[3:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[15:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[1:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[2:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[14:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[5:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[6:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[7:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[9:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[10:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[13:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[29:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[22:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[18:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[26:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[19:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[25:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[21:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[30:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[23:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[31:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[17:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[27:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[4:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[24:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[12:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[8:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[20:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[28:0] SST Core: # Start time: 2018/03/26 at: 01:16:48
[16:0] SST Core: # Start time: 2018/03/26 at: 01:16:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.169483 seconds
Simulation time:                 74.020007 seconds
Total time:                      97.443504 seconds
Simulated time:                  19.393 ms

Simulation Resource Information:
Max Resident Set Size:           846.308 MB
Approx. Global Max RSS Size:     5.09216 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.393 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.782894 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.369042 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1202188 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[14:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[15:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[1:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[13:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[3:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[5:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[6:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[7:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[9:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[11:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[26:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[30:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[31:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[18:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[19:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[21:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[22:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[23:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[25:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[29:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[27:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[17:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[28:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[12:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[20:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[10:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[4:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[8:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[24:0] SST Core: # Start time: 2018/03/26 at: 01:18:28
[16:0] SST Core: # Start time: 2018/03/26 at: 01:18:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.694407 seconds
Simulation time:                 76.165927 seconds
Total time:                      99.983103 seconds
Simulated time:                  19.772 ms

Simulation Resource Information:
Max Resident Set Size:           846.352 MB
Approx. Global Max RSS Size:     5.09346 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1936 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.772 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.331890 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355049 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201696 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[14:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[15:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[1:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[13:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[3:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[5:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[6:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[7:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[9:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[10:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[11:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[27:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[18:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[31:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[17:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[29:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[12:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[4:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[19:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[21:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[22:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[23:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[25:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[30:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[20:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[28:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[26:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[8:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[24:0] SST Core: # Start time: 2018/03/26 at: 01:20:10
[16:0] SST Core: # Start time: 2018/03/26 at: 01:20:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.446862 seconds
Simulation time:                 73.182673 seconds
Total time:                      96.701004 seconds
Simulated time:                  19.703 ms

Simulation Resource Information:
Max Resident Set Size:           846.556 MB
Approx. Global Max RSS Size:     5.09336 GB
Max Local Page Faults:           4 faults
Global Page Faults:              68 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1952 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.703 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.480660 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.35369 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201572 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[15:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[1:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[3:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[5:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[6:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[7:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[9:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[10:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[11:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[13:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[2:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[4:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[28:0] SST Core: # Starting main event loop
[28:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[20:0] SST Core: # Starting main event loop
[20:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[8:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[12:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[24:0] SST Core: # Start time: 2018/03/26 at: 01:21:50
[16:0] SST Core: # Start time: 2018/03/26 at: 01:21:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.759101 seconds
Simulation time:                 78.916108 seconds
Total time:                      102.645564 seconds
Simulated time:                  20.424 ms

Simulation Resource Information:
Max Resident Set Size:           846.532 MB
Approx. Global Max RSS Size:     5.09398 GB
Max Local Page Faults:           4 faults
Global Page Faults:              52 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1792 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.424 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.620775 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.360212 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201628 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[2:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[14:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[15:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[1:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[13:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[3:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[5:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[6:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[7:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[9:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[10:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[17:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[30:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[19:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[29:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[21:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[22:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[23:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[25:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[27:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[12:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[18:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[26:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[31:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[20:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[4:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[8:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[28:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[24:0] SST Core: # Start time: 2018/03/26 at: 01:23:35
[16:0] SST Core: # Start time: 2018/03/26 at: 01:23:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.731438 seconds
Simulation time:                 74.973617 seconds
Total time:                      98.761751 seconds
Simulated time:                  19.715 ms

Simulation Resource Information:
Max Resident Set Size:           846.456 MB
Approx. Global Max RSS Size:     5.09104 GB
Max Local Page Faults:           4 faults
Global Page Faults:              55 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1832 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.715 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.268569 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.355188 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201468 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[11:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[13:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[3:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[15:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[1:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[2:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[14:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[5:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[6:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[7:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[9:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[23:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[17:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[31:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[18:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[29:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[21:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[22:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[30:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[25:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[26:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[27:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[19:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[28:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[20:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[12:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[4:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[8:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[24:0] SST Core: # Start time: 2018/03/26 at: 01:25:16
[16:0] SST Core: # Start time: 2018/03/26 at: 01:25:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.503859 seconds
Simulation time:                 77.881678 seconds
Total time:                      101.382373 seconds
Simulated time:                  19.491 ms

Simulation Resource Information:
Max Resident Set Size:           846.552 MB
Approx. Global Max RSS Size:     5.09358 GB
Max Local Page Faults:           4 faults
Global Page Faults:              59 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2128 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.491 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.330292 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353568 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201612 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[15:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[1:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[13:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[3:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[5:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[6:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[7:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[9:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[10:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[11:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[2:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[20:0] SST Core: # Starting main event loop
[20:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[12:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[4:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[28:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[24:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[8:0] SST Core: # Start time: 2018/03/26 at: 01:27:00
[16:0] SST Core: # Start time: 2018/03/26 at: 01:27:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.491543 seconds
Simulation time:                 74.700144 seconds
Total time:                      98.197103 seconds
Simulated time:                  19.874 ms

Simulation Resource Information:
Max Resident Set Size:           846.616 MB
Approx. Global Max RSS Size:     5.09319 GB
Max Local Page Faults:           3 faults
Global Page Faults:              47 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1928 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.874 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.396243 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.35282 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201624 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[11:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[7:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[5:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[15:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[1:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[3:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[14:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[6:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[13:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[9:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[2:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[23:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[31:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[17:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[30:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[18:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[19:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[21:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[22:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[29:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[25:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[26:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[12:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[4:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[28:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[20:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[8:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[27:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[24:0] SST Core: # Start time: 2018/03/26 at: 01:28:40
[16:0] SST Core: # Start time: 2018/03/26 at: 01:28:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.444653 seconds
Simulation time:                 77.057848 seconds
Total time:                      100.623765 seconds
Simulated time:                  19.533 ms

Simulation Resource Information:
Max Resident Set Size:           846.28 MB
Approx. Global Max RSS Size:     5.09211 GB
Max Local Page Faults:           4 faults
Global Page Faults:              70 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2056 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.533 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.481574 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353753 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201516 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[7:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[14:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[15:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[1:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[3:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[5:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[6:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[13:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[9:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[10:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[2:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[31:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[17:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[18:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[19:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[29:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[21:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[22:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[23:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[30:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[25:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[26:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[27:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[12:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[20:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[4:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[28:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[8:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[24:0] SST Core: # Start time: 2018/03/26 at: 01:30:24
[16:0] SST Core: # Start time: 2018/03/26 at: 01:30:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.591594 seconds
Simulation time:                 75.907112 seconds
Total time:                      99.820118 seconds
Simulated time:                  19.742 ms

Simulation Resource Information:
Max Resident Set Size:           846.284 MB
Approx. Global Max RSS Size:     5.09192 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.742 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 21.775787 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353828 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201428 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[14:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[2:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[9:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[27:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[17:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[31:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[18:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[29:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[21:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[19:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[22:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[30:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[25:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[26:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[12:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[28:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[20:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[8:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[4:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[24:0] SST Core: # Start time: 2018/03/26 at: 01:32:09
[16:0] SST Core: # Start time: 2018/03/26 at: 01:32:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      26.958318 seconds
Simulation time:                 75.402099 seconds
Total time:                      101.403948 seconds
Simulated time:                  19.687 ms

Simulation Resource Information:
Max Resident Set Size:           846.556 MB
Approx. Global Max RSS Size:     5.09222 GB
Max Local Page Faults:           4 faults
Global Page Faults:              60 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1848 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.687 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.325752 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.38959 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201436 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[10:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[11:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[7:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[3:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[15:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[1:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[5:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[6:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[13:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[2:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[23:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[18:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[31:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[17:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[30:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[19:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[21:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[22:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[29:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[25:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[26:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[27:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[28:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[14:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[12:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[4:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[24:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[8:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[20:0] SST Core: # Start time: 2018/03/26 at: 01:33:50
[16:0] SST Core: # Start time: 2018/03/26 at: 01:33:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.030553 seconds
Simulation time:                 73.465939 seconds
Total time:                      96.780839 seconds
Simulated time:                  19.408 ms

Simulation Resource Information:
Max Resident Set Size:           846.416 MB
Approx. Global Max RSS Size:     5.09214 GB
Max Local Page Faults:           4 faults
Global Page Faults:              55 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1944 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.408 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.529698 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353819 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201600 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[10:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[11:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[3:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[13:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[15:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[1:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[2:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[14:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[5:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[6:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[7:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[19:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[27:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[31:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[17:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[22:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[23:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[18:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[21:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[25:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[29:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[30:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[26:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[12:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[20:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[28:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[4:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[8:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[24:0] SST Core: # Start time: 2018/03/26 at: 01:35:30
[16:0] SST Core: # Start time: 2018/03/26 at: 01:35:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.263144 seconds
Simulation time:                 78.841603 seconds
Total time:                      102.425141 seconds
Simulated time:                  19.758 ms

Simulation Resource Information:
Max Resident Set Size:           846.396 MB
Approx. Global Max RSS Size:     5.09286 GB
Max Local Page Faults:           5 faults
Global Page Faults:              59 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1888 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.758 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.259261 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.352974 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201496 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[13:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[15:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[1:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[3:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[5:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[6:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[7:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[9:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[10:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[11:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[2:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[12:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[4:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[28:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[20:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[8:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[24:0] SST Core: # Start time: 2018/03/26 at: 01:37:15
[16:0] SST Core: # Start time: 2018/03/26 at: 01:37:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.356982 seconds
Simulation time:                 71.682302 seconds
Total time:                      95.115093 seconds
Simulated time:                  19.799 ms

Simulation Resource Information:
Max Resident Set Size:           846.532 MB
Approx. Global Max RSS Size:     5.09263 GB
Max Local Page Faults:           4 faults
Global Page Faults:              54 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1920 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.799 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.156145 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.353397 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201588 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[15:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[1:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[13:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[3:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[5:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[6:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[7:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[9:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[10:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[11:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[2:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[30:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[19:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[29:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[21:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[22:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[23:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[25:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[27:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[17:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[31:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[26:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[18:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[12:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[28:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[20:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[4:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[8:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[24:0] SST Core: # Start time: 2018/03/26 at: 01:38:52
[16:0] SST Core: # Start time: 2018/03/26 at: 01:38:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.343391 seconds
Simulation time:                 70.159039 seconds
Total time:                      93.515236 seconds
Simulated time:                  19.67 ms

Simulation Resource Information:
Max Resident Set Size:           846.176 MB
Approx. Global Max RSS Size:     5.0934 GB
Max Local Page Faults:           4 faults
Global Page Faults:              71 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2000 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.67 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 21.958100 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.429347 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201452 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[9:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[2:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[5:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[6:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[14:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[1:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[13:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[18:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[12:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[19:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[4:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[31:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[30:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[17:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[21:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[29:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[25:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[26:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[27:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[20:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[10:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[22:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[8:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[28:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[24:0] SST Core: # Start time: 2018/03/26 at: 01:40:31
[16:0] SST Core: # Start time: 2018/03/26 at: 01:40:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      27.128806 seconds
Simulation time:                 92.917656 seconds
Total time:                      119.357512 seconds
Simulated time:                  19.903 ms

Simulation Resource Information:
Max Resident Set Size:           846.448 MB
Approx. Global Max RSS Size:     5.09281 GB
Max Local Page Faults:           4 faults
Global Page Faults:              58 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2368 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.903 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.169142 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.35405 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201492 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[1:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[14:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[5:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[6:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[7:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[9:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[10:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[11:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[3:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[13:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[15:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[2:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[4:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[12:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[28:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[20:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[24:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[8:0] SST Core: # Start time: 2018/03/26 at: 01:42:30
[16:0] SST Core: # Start time: 2018/03/26 at: 01:42:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      23.840571 seconds
Simulation time:                 77.584720 seconds
Total time:                      100.725231 seconds
Simulated time:                  19.496 ms

Simulation Resource Information:
Max Resident Set Size:           846.224 MB
Approx. Global Max RSS Size:     5.09199 GB
Max Local Page Faults:           4 faults
Global Page Faults:              62 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.496 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.289251 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.360029 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201560 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[11:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[7:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[14:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[15:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[1:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[2:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[3:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[5:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[6:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[13:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[9:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[21:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[22:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[23:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[25:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[26:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[27:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[30:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[29:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[31:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[17:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[18:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[19:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[12:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[28:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[4:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[24:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[20:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[8:0] SST Core: # Start time: 2018/03/26 at: 01:44:14
[16:0] SST Core: # Start time: 2018/03/26 at: 01:44:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.461623 seconds
Simulation time:                 74.661295 seconds
Total time:                      98.133916 seconds
Simulated time:                  19.842 ms

Simulation Resource Information:
Max Resident Set Size:           846.268 MB
Approx. Global Max RSS Size:     5.09297 GB
Max Local Page Faults:           4 faults
Global Page Faults:              68 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1856 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.842 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.295216 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.359486 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201420 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[6:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[13:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[1:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[15:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[3:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[5:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[14:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[7:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[9:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[10:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[2:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[26:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[27:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[31:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[23:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[18:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[17:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[30:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[21:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[29:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[19:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[22:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[25:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[28:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[4:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[20:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[8:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[24:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[12:0] SST Core: # Start time: 2018/03/26 at: 01:45:54
[16:0] SST Core: # Start time: 2018/03/26 at: 01:45:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.466650 seconds
Simulation time:                 75.622851 seconds
Total time:                      99.200342 seconds
Simulated time:                  19.577 ms

Simulation Resource Information:
Max Resident Set Size:           846.46 MB
Approx. Global Max RSS Size:     5.09267 GB
Max Local Page Faults:           4 faults
Global Page Faults:              57 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2056 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.577 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.627250 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.415602 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201464 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[11:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[6:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[3:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[15:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[1:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[14:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[5:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[13:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[7:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[9:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[17:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[18:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[31:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[19:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[21:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[22:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[23:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[29:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[25:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[26:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[27:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[2:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[4:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[12:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[28:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[20:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[30:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[8:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[24:0] SST Core: # Start time: 2018/03/26 at: 01:47:36
[16:0] SST Core: # Start time: 2018/03/26 at: 01:47:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.838708 seconds
Simulation time:                 71.449152 seconds
Total time:                      95.334059 seconds
Simulated time:                  19.636 ms

Simulation Resource Information:
Max Resident Set Size:           846.616 MB
Approx. Global Max RSS Size:     5.09398 GB
Max Local Page Faults:           4 faults
Global Page Faults:              70 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2000 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.636 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.253498 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.43031 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201572 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[11:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[14:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[7:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[15:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[3:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[1:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[2:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[5:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[6:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[13:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[9:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[12:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[23:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[31:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[17:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[18:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[29:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[21:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[30:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[25:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[26:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[27:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[28:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[19:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[20:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[4:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[8:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[24:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[22:0] SST Core: # Start time: 2018/03/26 at: 01:49:14
[16:0] SST Core: # Start time: 2018/03/26 at: 01:49:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.474592 seconds
Simulation time:                 85.982517 seconds
Total time:                      109.524873 seconds
Simulated time:                  19.768 ms

Simulation Resource Information:
Max Resident Set Size:           846.388 MB
Approx. Global Max RSS Size:     5.09261 GB
Max Local Page Faults:           4 faults
Global Page Faults:              67 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                2040 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.768 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  16384 
2) Links:  81920 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 19.599233 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       98305
LinearPartition - Approx. Components per Rank:            3072
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.380659 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 1201732 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[15:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[1:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[13:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[3:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[5:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[6:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[7:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[9:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[10:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[11:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[2:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[31:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[17:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[18:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[19:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[29:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[21:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[22:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[23:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[30:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[25:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[26:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[27:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[28:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[12:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[20:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[4:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[8:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[24:0] SST Core: # Start time: 2018/03/26 at: 01:51:06
[16:0] SST Core: # Start time: 2018/03/26 at: 01:51:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      24.862207 seconds
Simulation time:                 73.264580 seconds
Total time:                      97.079018 seconds
Simulated time:                  19.729 ms

Simulation Resource Information:
Max Resident Set Size:           846.656 MB
Approx. Global Max RSS Size:     5.09356 GB
Max Local Page Faults:           3 faults
Global Page Faults:              54 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            3075 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.729 ms
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
--------------------------------------------------------------------------
An ORTE daemon has unexpectedly failed after launch and before
communicating back to mpirun. This could be caused by a number
of factors, including an inability to create a connection back
to mpirun due to a lack of common network interfaces and/or no
route found between them. Please check network connectivity
(including firewalls and network routing requirements).
--------------------------------------------------------------------------
