module
endmodule
input
output
wire
reg
integer
initial
always
begin
end
if
else if
else
case
for
while
and
or
xor
not
~
&
|
^
*
!
&&
||
+
-
/
>
<
=
>=
<=
==
!=
>>
<<


