<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>rtl.rtl_iofile &mdash; TheSyDeKick 1.8_RC documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> TheSyDeKick
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../introduction.html">Introduction to TheSyDeKick template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../thesdk/sections.html">Thesdk core classes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rtl/sections.html">RTL interface classes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../spice/sections.html">Spice simulator interface classess</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../inverter/sections.html">Inverter class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../inverter_testbench/sections.html">Inverter testbench class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../inverter_tests/sections.html">Inverter tests class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ads/sections.html">ADS interface</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ads_template/sections.html">ADS template class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../documentation_instructions.html">Documentation instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../indices_and_tables.html">Indices and tables</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">TheSyDeKick</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../index.html">Module code</a> &raquo;</li>
          <li><a href="../rtl.html">rtl</a> &raquo;</li>
      <li>rtl.rtl_iofile</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for rtl.rtl_iofile</h1><div class="highlight"><pre>
<span></span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">======================</span>
<span class="sd">RTL IOfile module </span>
<span class="sd">======================</span>

<span class="sd">Provides verilog- file-io related attributes and methods </span>
<span class="sd">for TheSyDeKick RTL intereface.</span>

<span class="sd">Initially written by Marko Kosunen, marko.kosunen@aalto.fi,</span>
<span class="sd">Yue Dai, 2018</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">sys</span>
<span class="kn">from</span> <span class="nn">abc</span> <span class="kn">import</span> <span class="o">*</span> 
<span class="kn">from</span> <span class="nn">thesdk</span> <span class="kn">import</span> <span class="o">*</span>
<span class="kn">from</span> <span class="nn">thesdk.iofile</span> <span class="kn">import</span> <span class="n">iofile</span>
<span class="kn">import</span> <span class="nn">numpy</span> <span class="k">as</span> <span class="nn">np</span>
<span class="kn">import</span> <span class="nn">pandas</span> <span class="k">as</span> <span class="nn">pd</span>
<span class="kn">import</span> <span class="nn">sortedcontainers</span> <span class="k">as</span> <span class="nn">sc</span>
<span class="kn">from</span> <span class="nn">rtl.connector</span> <span class="kn">import</span> <span class="n">intend</span>

<div class="viewcode-block" id="rtl_iofile"><a class="viewcode-back" href="../../rtl/sections.html#rtl.rtl_iofile.rtl_iofile">[docs]</a><span class="k">class</span> <span class="nc">rtl_iofile</span><span class="p">(</span><span class="n">iofile</span><span class="p">):</span>
    <span class="sd">&#39;&#39;&#39;</span>
<span class="sd">    Class to provide file IO for verilog simulations. When created, </span>
<span class="sd">    adds a rtl_iofile object to the parents iofile_bundle attribute.</span>
<span class="sd">    Accessible as self.iofile_bundle.Members[&#39;name&#39;].</span>

<span class="sd">    Provides methods and attributes that can be used to construct sections</span>
<span class="sd">    in Verilog testbenches, like file io routines, file open and close routines,</span>
<span class="sd">    file io routines, file io format strings and read/write conditions.</span>


<span class="sd">    Example</span>
<span class="sd">    -------</span>
<span class="sd">    Initiated in parent as: </span>
<span class="sd">        _=rtl_iofile(self,name=&#39;foobar&#39;)</span>
<span class="sd">    </span>
<span class="sd">                </span>
<span class="sd">    &#39;&#39;&#39;</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">parent</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Parameters</span>
<span class="sd">        -----------</span>
<span class="sd">        parent : object </span>
<span class="sd">            The parent object initializing the </span>
<span class="sd">            rtl_iofile instance. Default None</span>
<span class="sd">        </span>
<span class="sd">        **kwargs :  </span>
<span class="sd">                name : str  </span>
<span class="sd">                    Name of the file. Appended with </span>
<span class="sd">                    random string during the simulation.</span>
<span class="sd">                param : str,  -g `&#39;g_file_&#39;`</span>
<span class="sd">                    The string defining the testbench parameter to be be </span>
<span class="sd">                    passed to the simulator at command line. Sets the paramname attribute.</span>
<span class="sd">                ioformat : str, %d</span>
<span class="sd">                   sets the ioformat attribute.</span>
<span class="sd">        &#39;&#39;&#39;</span>
        <span class="c1">#This is a redundant check, but doens not hurt.to have it here too.</span>
        <span class="k">if</span> <span class="n">parent</span><span class="o">==</span><span class="kc">None</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;F&#39;</span><span class="p">,</span> <span class="n">msg</span><span class="o">=</span><span class="s2">&quot;Parent of Verilog input file not given&quot;</span><span class="p">)</span>
        <span class="k">try</span><span class="p">:</span>  
            <span class="nb">super</span><span class="p">(</span><span class="n">rtl_iofile</span><span class="p">,</span><span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">parent</span><span class="o">=</span><span class="n">parent</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">paramname</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;param&#39;</span><span class="p">,</span><span class="s1">&#39;-g g_file_&#39;</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">_ioformat</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;ioformat&#39;</span><span class="p">,</span><span class="s1">&#39;</span><span class="si">%d</span><span class="s1">&#39;</span><span class="p">)</span> <span class="c1">#by default, the io values are decimal integer numbers</span>

        <span class="k">except</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;F&#39;</span><span class="p">,</span> <span class="n">msg</span><span class="o">=</span><span class="s2">&quot;Verilog IO file definition failed&quot;</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_DictData</span> <span class="o">=</span> <span class="kc">None</span>  <span class="c1"># data structure for event-based IO data</span>


    <span class="c1">#Overload from iofile package</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">file</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39; Name of the IO file to be read or written.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_file&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_file</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">parent</span><span class="o">.</span><span class="n">simpath</span> <span class="o">+</span><span class="s1">&#39;/&#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span> \
                    <span class="o">+</span> <span class="s1">&#39;_&#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">rndpart</span> <span class="o">+</span><span class="s1">&#39;.txt&#39;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_file</span>


    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">ioformat</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Formatting string for verilog file reading</span>
<span class="sd">           Default %d, i.e. content of the file is single column of</span>
<span class="sd">           integers.</span>
<span class="sd">           </span>
<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_ioformat&#39;</span><span class="p">):</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_ioformat</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_ioformat</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%d</span><span class="s1">&#39;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_ioformat</span>
    
    <span class="nd">@ioformat</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">ioformat</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">velue</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_ioformat</span><span class="o">=</span><span class="n">value</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">simparam</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39; String definition for parameter to be passed to the simulator</span>
<span class="sd">        as a command line argument</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_simparam</span><span class="o">=</span><span class="bp">self</span><span class="o">.</span><span class="n">paramname</span> \
            <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">+</span> <span class="s1">&#39;=&#39;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">file</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_simparam</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">rtlparam</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Extracts the parameter name and value from simparam attribute. </span>
<span class="sd">        Used to construct the parameter definitions for Verilog testbench. </span>

<span class="sd">        Default {&#39;g_file_&lt;self.name&gt;&#39;, self.file }</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_rtlparam&#39;</span><span class="p">):</span>
            <span class="n">key</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="sa">r</span><span class="s2">&quot;-g &quot;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">,</span><span class="bp">self</span><span class="o">.</span><span class="n">simparam</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;=&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span>
            <span class="n">val</span><span class="o">=</span><span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="sa">r</span><span class="s2">&quot;-g &quot;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">,</span><span class="bp">self</span><span class="o">.</span><span class="n">simparam</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;=&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_rtlparam</span><span class="o">=</span><span class="p">{</span><span class="n">key</span><span class="p">:</span><span class="s1">&#39;</span><span class="se">\&quot;</span><span class="si">%s</span><span class="se">\&quot;</span><span class="s1">&#39;</span><span class="o">%</span><span class="p">(</span><span class="n">val</span><span class="p">)}</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_rtlparam</span>
    
    <span class="c1"># Status parameter</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_stat</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Status variable name to be used in verilog testbench.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_stat&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_stat</span><span class="o">=</span><span class="s1">&#39;status_</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_stat</span>

    <span class="nd">@verilog_stat</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">verilog_stat</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">value</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_stat</span><span class="o">=</span><span class="n">value</span>

    <span class="c1">#Timestamp integers for control files</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_ctstamp</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Current time stamp variable name to be used in verilog testbench.</span>
<span class="sd">        Used in event type file IO.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_ctstamp&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_ctstamp</span><span class="o">=</span><span class="s1">&#39;ctstamp_</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_ctstamp</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_ptstamp</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Past time stamp variable for verilog testbench. Used in event type file IO.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_ptstamp&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_ptstamp</span><span class="o">=</span><span class="s1">&#39;ptstamp_</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_ptstamp</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_tdiff</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog time differencec variable. Used in event based file IO.</span>
<span class="sd">        &#39;</span>
<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_diff&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_tdiff</span><span class="o">=</span><span class="s1">&#39;tdiff_</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_tdiff</span>
    

    <span class="c1"># Status integer verilog definitions</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_statdef</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog file read status integer variable definitions and initializations strings.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;sample&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">=</span><span class="s1">&#39;integer </span><span class="si">%s</span><span class="s1">, </span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_stat</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;event&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">=</span><span class="s1">&#39;integer </span><span class="si">%s</span><span class="s1">, </span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_stat</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">+=</span><span class="s1">&#39;time </span><span class="si">%s</span><span class="s1">, </span><span class="si">%s</span><span class="s1">, </span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_tdiff</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">+=</span><span class="s1">&#39;initial </span><span class="si">%s</span><span class="s1">=0;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">)</span> 
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">+=</span><span class="s1">&#39;initial </span><span class="si">%s</span><span class="s1">=0;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">)</span> 
            <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span><span class="o">+=</span><span class="s1">&#39;integer buffer_</span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_statdef</span>

    <span class="c1"># File pointer</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_fptr</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog file pointer name.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fptr</span><span class="o">=</span><span class="s1">&#39;f_</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fptr</span>

    <span class="nd">@verilog_fptr</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">verilog_fptr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">value</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fptr</span><span class="o">=</span><span class="n">value</span>

    <span class="c1"># File opening, direction dependent </span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_fopen</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog file open routine string.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;in&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fopen</span><span class="o">=</span><span class="s1">&#39;initial </span><span class="si">%s</span><span class="s1"> = $fopen(</span><span class="si">%s</span><span class="s1">,</span><span class="se">\&quot;</span><span class="s1">r</span><span class="se">\&quot;</span><span class="s1">);</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">,</span><span class="nb">next</span><span class="p">(</span><span class="nb">iter</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rtlparam</span><span class="p">)))</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;out&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fopen</span><span class="o">=</span><span class="s1">&#39;initial </span><span class="si">%s</span><span class="s1"> = $fopen(</span><span class="si">%s</span><span class="s1">,</span><span class="se">\&quot;</span><span class="s1">w</span><span class="se">\&quot;</span><span class="s1">);</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">,</span><span class="nb">next</span><span class="p">(</span><span class="nb">iter</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">rtlparam</span><span class="p">)))</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fopen</span>

    <span class="c1"># File close</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_fclose</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog file close routine sting.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fclose</span><span class="o">=</span><span class="s1">&#39;$fclose(</span><span class="si">%s</span><span class="s1">);</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_fclose</span>
    
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_connectors</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39; List for verilog connectors.</span>
<span class="sd">        These are the verilog signals/regs associated with this file</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_connectors&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="o">=</span><span class="p">[]</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span>

    <span class="nd">@verilog_connectors</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">verilog_connectors</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">value</span><span class="p">):</span>
        <span class="c1">#Ordered list.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="o">=</span><span class="n">value</span>

<div class="viewcode-block" id="rtl_iofile.connector_datamap"><a class="viewcode-back" href="../../rtl/sections.html#rtl.rtl_iofile.rtl_iofile.connector_datamap">[docs]</a>    <span class="k">def</span> <span class="nf">connector_datamap</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog_connectors is an ordered list. Order defines the assumed order of columns in the </span>
<span class="sd">        file to be read or written. </span>
<span class="sd">        This datamap provides {&#39;name&#39; : index } dictionary to assing data to </span>
<span class="sd">        correct columns. Less use for data files, more for controls</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="n">name</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;name&#39;</span><span class="p">)</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;F&#39;</span><span class="p">,</span> <span class="n">msg</span><span class="o">=</span><span class="s1">&#39;Connector undefined, can</span><span class="se">\&#39;</span><span class="s1">t access.&#39;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;sample&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connector_datamap</span><span class="o">=</span><span class="nb">dict</span><span class="p">()</span>
            <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;event&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connector_datamap</span><span class="o">=</span><span class="p">{</span><span class="s1">&#39;time&#39;</span><span class="p">:</span><span class="mi">0</span><span class="p">}</span>
            <span class="n">index</span><span class="o">=</span><span class="mi">0</span>
            <span class="k">for</span> <span class="n">val</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                <span class="n">index</span><span class="o">+=</span><span class="mi">1</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connector_datamap</span><span class="o">.</span><span class="n">update</span><span class="p">({</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">val</span><span class="o">.</span><span class="n">name</span><span class="p">):</span> <span class="n">index</span><span class="p">})</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connector_datamap</span><span class="p">[</span><span class="n">name</span><span class="p">]</span></div>

<div class="viewcode-block" id="rtl_iofile.set_control_data"><a class="viewcode-back" href="../../rtl/sections.html#rtl.rtl_iofile.rtl_iofile.set_control_data">[docs]</a>    <span class="k">def</span> <span class="nf">set_control_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Method to define event based data value with name, time, and value.</span>
<span class="sd">        Uses a python dictionary instead of a numpy array for more efficient insertions.</span>
<span class="sd">        The &#39;time&#39; column acts as the dictionary key, the remaining columns are stored as the value.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        **kwargs :</span>
<span class="sd">            time: int, 0</span>
<span class="sd">            name: str</span>
<span class="sd">            val: type undefined</span>
<span class="sd">            init: int, 0</span>
<span class="sd">            vector of values to initialize the data. lenght should correpond to `self.verilog_connectors+1`</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="n">time</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;time&#39;</span><span class="p">,</span><span class="nb">int</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="n">name</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;name&#39;</span><span class="p">)</span>
        <span class="n">val</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;val&#39;</span><span class="p">)</span>
        <span class="n">init</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;init&#39;</span><span class="p">,</span><span class="nb">int</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>

        <span class="c1"># sanity checks</span>
        <span class="k">assert</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">time</span><span class="p">,</span> <span class="nb">int</span><span class="p">),</span> <span class="s2">&quot;Argument &#39;time&#39; should have the type &#39;int&#39;&quot;</span>

        <span class="c1"># Init Data and add first element</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span> <span class="o">=</span> <span class="n">sc</span><span class="o">.</span><span class="n">SortedDict</span><span class="p">()</span>
            <span class="k">if</span> <span class="n">np</span><span class="o">.</span><span class="n">isscalar</span><span class="p">(</span><span class="n">init</span><span class="p">):</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">np</span><span class="o">.</span><span class="n">ones</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="p">))</span><span class="o">*</span><span class="n">init</span><span class="p">)</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="nb">int</span><span class="p">)</span>
            <span class="k">elif</span> <span class="n">init</span><span class="o">.</span><span class="n">shape</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="p">)</span><span class="o">+</span><span class="mi">1</span><span class="p">:</span>
                <span class="n">init_array</span> <span class="o">=</span> <span class="n">init</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="nb">int</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">row</span> <span class="ow">in</span> <span class="n">init_array</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">[</span><span class="n">row</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">row</span><span class="p">[</span><span class="mi">1</span><span class="p">:]</span>
        <span class="c1"># Add subsequent elements as diffs as follows:</span>
        <span class="c1"># None -- no change</span>
        <span class="c1"># int -- change signal to the given value</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1"># add a new row if the time is not yet in the dictionary</span>
            <span class="k">if</span> <span class="n">time</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">:</span>
                <span class="c1"># init diff as no change</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">[</span><span class="n">time</span><span class="p">]</span> <span class="o">=</span> <span class="p">[</span><span class="kc">None</span> <span class="k">for</span> <span class="n">_</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_verilog_connectors</span><span class="p">))]</span>

            <span class="c1"># change corresponding value</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">[</span><span class="n">time</span><span class="p">][</span><span class="bp">self</span><span class="o">.</span><span class="n">connector_datamap</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="n">name</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span></div>

    <span class="c1"># Overload self.Data accessors to keep them consistent with the assumption of using numpy arrays</span>
    <span class="c1"># To hold IO data. These methods convert to and from the diff-based data structure used in this</span>
    <span class="c1"># module. I.e. the self.Data property will look like an numpy array as seen from external modules</span>
    <span class="c1"># while in reality it&#39;s using the more efficient SortedDict implementation internally.</span>

    <span class="c1"># Getter - This takes the difference based format stored in DictData and converts it to a numpy array</span>
    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">Data</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="s1">&#39;_Data&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_Data</span><span class="o">=</span><span class="kc">None</span>

        <span class="k">else</span><span class="p">:</span> 
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;event&#39;</span> <span class="ow">and</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="s1">&#39;_DictData&#39;</span><span class="p">):</span>
                <span class="n">diff_array</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">([</span><span class="n">np</span><span class="o">.</span><span class="n">insert</span><span class="p">(</span><span class="n">signals</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">time</span><span class="p">)</span> <span class="k">for</span> <span class="p">(</span><span class="n">time</span><span class="p">,</span> <span class="n">signals</span><span class="p">)</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="o">.</span><span class="n">items</span><span class="p">()])</span>

                <span class="c1"># populate None values from previous timestamps</span>
                <span class="n">transposed</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">transpose</span><span class="p">(</span><span class="n">diff_array</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">transposed</span><span class="o">.</span><span class="n">shape</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
                    <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">transposed</span><span class="o">.</span><span class="n">shape</span><span class="p">[</span><span class="mi">1</span><span class="p">]):</span>
                        <span class="k">if</span> <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span><span class="n">j</span><span class="p">]</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                            <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_Data</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">transpose</span><span class="p">(</span><span class="n">transposed</span><span class="p">)</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="nb">int</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_Data</span>

    <span class="c1"># Setter - Takes a numpy array and converts it to the diff-based SortedDict</span>
    <span class="nd">@Data</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">Data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">value</span><span class="p">):</span>
        <span class="c1"># convert value to equivalent SortedDict representation</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;event&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span> <span class="o">==</span> <span class="kc">None</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_DictData</span> <span class="o">=</span> <span class="n">sc</span><span class="o">.</span><span class="n">SortedDict</span><span class="p">()</span>
            <span class="k">for</span> <span class="n">row</span> <span class="ow">in</span> <span class="n">value</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="p">[</span><span class="n">row</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">row</span><span class="p">[</span><span class="mi">1</span><span class="p">:]</span>
            <span class="c1"># build a numpy array from the dict and sort it by time column</span>
            <span class="n">diff_array</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">([</span><span class="n">np</span><span class="o">.</span><span class="n">insert</span><span class="p">(</span><span class="n">signals</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">time</span><span class="p">)</span> <span class="k">for</span> <span class="p">(</span><span class="n">time</span><span class="p">,</span> <span class="n">signals</span><span class="p">)</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">DictData</span><span class="o">.</span><span class="n">items</span><span class="p">()])</span>

            <span class="c1"># populate None values from previous timestamps</span>
            <span class="n">transposed</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">transpose</span><span class="p">(</span><span class="n">diff_array</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">transposed</span><span class="o">.</span><span class="n">shape</span><span class="p">[</span><span class="mi">0</span><span class="p">]):</span>
                <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">transposed</span><span class="o">.</span><span class="n">shape</span><span class="p">[</span><span class="mi">1</span><span class="p">]):</span>
                    <span class="k">if</span> <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span><span class="n">j</span><span class="p">]</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                        <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">transposed</span><span class="p">[</span><span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_Data</span> <span class="o">=</span> <span class="n">np</span><span class="o">.</span><span class="n">transpose</span><span class="p">(</span><span class="n">transposed</span><span class="p">)</span><span class="o">.</span><span class="n">astype</span><span class="p">(</span><span class="nb">int</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_Data</span><span class="o">=</span><span class="n">value</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">DictData</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="s1">&#39;_DictData&#39;</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_DictData</span><span class="o">=</span><span class="kc">None</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_DictData</span>

    <span class="nd">@DictData</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">DictData</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">value</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_DictData</span> <span class="o">=</span> <span class="n">value</span>

    <span class="c1"># Condition string for monitoring if the signals are unknown</span>
    <span class="nd">@property</span> 
    <span class="k">def</span> <span class="nf">verilog_io_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog condition string that must be true in ordedr to file IO read/write to occur.</span>

<span class="sd">        Default for output file: `~$isunknown(connector.name)` for all connectors of the file.</span>
<span class="sd">        Default for input file: `&#39;1&#39;` </span>
<span class="sd">        file is always read with rising edge of the clock or in the time of an event defined in the file.</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_io_condition&#39;</span><span class="p">):</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;out&#39;</span><span class="p">:</span>
                <span class="n">first</span><span class="o">=</span><span class="kc">True</span>
                <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">first</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="o">=</span><span class="s1">&#39;~$isunknown(</span><span class="si">%s</span><span class="s1">)&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                        <span class="n">first</span><span class="o">=</span><span class="kc">False</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1"> </span><span class="se">\n</span><span class="s1">&amp;&amp; ~$isunknown(</span><span class="si">%s</span><span class="s1">)&#39;</span> \
                                <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;in&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="o">=</span> <span class="s1">&#39; 1 &#39;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span>

    <span class="nd">@verilog_io_condition</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">verilog_io_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">value</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="o">=</span><span class="n">value</span>

    <span class="nd">@property</span> 
    <span class="k">def</span> <span class="nf">verilog_io_sync</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;File io synchronization condition for sample type input.</span>
<span class="sd">        Default: `@(posedge clock)`</span>

<span class="sd">        &#39;&#39;&#39;</span>

        <span class="k">if</span> <span class="ow">not</span> <span class="nb">hasattr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="s1">&#39;_verilog_io_sync&#39;</span><span class="p">):</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;sample&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_sync</span><span class="o">=</span> <span class="s1">&#39;@(posedge clock)</span><span class="se">\n</span><span class="s1">&#39;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_sync</span>

    <span class="nd">@verilog_io_sync</span><span class="o">.</span><span class="n">setter</span>
    <span class="k">def</span> <span class="nf">verilog_io_sync</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="n">value</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_sync</span><span class="o">=</span><span class="n">value</span>

<div class="viewcode-block" id="rtl_iofile.verilog_io_condition_append"><a class="viewcode-back" href="../../rtl/sections.html#rtl.rtl_iofile.rtl_iofile.verilog_io_condition_append">[docs]</a>    <span class="k">def</span> <span class="nf">verilog_io_condition_append</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span> <span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Append new condition string to `verilog_io_condition`</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        **kwargs :</span>
<span class="sd">           cond : str</span>

<span class="sd">        &#39;&#39;&#39;</span>
        <span class="n">cond</span><span class="o">=</span><span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s1">&#39;cond&#39;</span><span class="p">,</span> <span class="s1">&#39;&#39;</span><span class="p">)</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="p">(</span><span class="ow">not</span> <span class="n">cond</span> <span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io_condition</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1"> </span><span class="se">\n</span><span class="si">%s</span><span class="s1">&#39;</span> \
            <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_io_condition</span><span class="p">,</span><span class="n">cond</span><span class="p">)</span></div>


    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">verilog_io</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span><span class="o">**</span><span class="n">kwargs</span><span class="p">):</span>
        <span class="sd">&#39;&#39;&#39;Verilog  write/read construct for file IO depending on the direction and file type (event/sample).</span>

<span class="sd">        Returns </span>
<span class="sd">        _______</span>
<span class="sd">        str</span>
<span class="sd">            Verilog code for file IO to read/write the IO file.</span>


<span class="sd">        &#39;&#39;&#39;</span>
        <span class="n">first</span><span class="o">=</span><span class="kc">True</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;sample&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;out&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">=</span><span class="s1">&#39; always &#39;</span><span class="o">+</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_io_sync</span> <span class="o">+</span><span class="s1">&#39;begin</span><span class="se">\n</span><span class="s1">&#39;</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;if ( </span><span class="si">%s</span><span class="s1"> ) begin</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_io_condition</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;$fwrite(</span><span class="si">%s</span><span class="s1">, &#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
            <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;in&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">=</span><span class="s1">&#39;while (!$feof(f_</span><span class="si">%s</span><span class="s1">)) begin</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;   </span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_io_sync</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;        if ( </span><span class="si">%s</span><span class="s1"> ) begin</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_io_condition</span>      
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;        </span><span class="si">%s</span><span class="s1"> = $fscanf(</span><span class="si">%s</span><span class="s1">, &#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_stat</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">first</span><span class="p">:</span>
                    <span class="n">iolines</span><span class="o">=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="nb">format</span><span class="o">=</span><span class="s1">&#39;</span><span class="se">\&quot;</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">ioformat</span><span class="p">)</span>
                    <span class="n">first</span><span class="o">=</span><span class="kc">False</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">iolines</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1">,</span><span class="se">\n</span><span class="s1">    </span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="n">iolines</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                    <span class="nb">format</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="se">\\</span><span class="s1">t</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="nb">format</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">ioformat</span><span class="p">)</span>

            <span class="nb">format</span><span class="o">=</span><span class="nb">format</span><span class="o">+</span><span class="s1">&#39;</span><span class="se">\\</span><span class="s1">n</span><span class="se">\&quot;</span><span class="s1">,</span><span class="se">\n</span><span class="s1">&#39;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="nb">format</span><span class="o">+</span><span class="n">iolines</span><span class="o">+</span><span class="s1">&#39;</span><span class="se">\n</span><span class="s1">);</span><span class="se">\n</span><span class="s1">        end</span><span class="se">\n</span><span class="s1">    end</span><span class="se">\n</span><span class="s1">&#39;</span>

        <span class="c1">#Control files are handled differently</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">iotype</span><span class="o">==</span><span class="s1">&#39;event&#39;</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;out&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;F&#39;</span><span class="p">,</span> <span class="n">msg</span><span class="o">=</span><span class="s1">&#39;Output writing for control files not supported&#39;</span><span class="p">)</span>
            <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">dir</span><span class="o">==</span><span class="s1">&#39;in&#39;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">=</span><span class="s1">&#39;begin</span><span class="se">\n</span><span class="s1">while(!$feof(</span><span class="si">%s</span><span class="s1">)) begin</span><span class="se">\n</span><span class="s1">    &#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1"> = </span><span class="si">%s</span><span class="s1">-</span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">    #</span><span class="si">%s</span><span class="s1"> begin</span><span class="se">\n</span><span class="s1">    &#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_tdiff</span><span class="p">,</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">,</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">verilog_tdiff</span><span class="p">)</span>    

                <span class="c1"># Every control file requires status, diff, current_timestamp </span>
                <span class="c1"># and past timestamp</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1"> = </span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">    &#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">)</span>

                <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1"> = buffer_</span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">    &#39;</span> \
                            <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1"> = $fscanf(</span><span class="si">%s</span><span class="s1">, &#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_stat</span><span class="p">,</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_fptr</span><span class="p">)</span>

            <span class="c1">#The first column is timestap</span>
            <span class="n">iolines</span><span class="o">=</span><span class="s1">&#39;            </span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">)</span> 
            <span class="nb">format</span><span class="o">=</span><span class="s1">&#39;</span><span class="se">\&quot;</span><span class="si">%d</span><span class="s1">&#39;</span>
            <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                <span class="n">iolines</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1">,</span><span class="se">\n</span><span class="s1">            buffer_</span><span class="si">%s</span><span class="s1">&#39;</span> \
                        <span class="o">%</span><span class="p">(</span><span class="n">iolines</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                <span class="nb">format</span><span class="o">=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="se">\\</span><span class="s1">t</span><span class="si">%s</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="nb">format</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">ioformat</span><span class="p">)</span>
            <span class="nb">format</span><span class="o">=</span><span class="nb">format</span><span class="o">+</span><span class="s1">&#39;</span><span class="se">\\</span><span class="s1">n</span><span class="se">\&quot;</span><span class="s1">,</span><span class="se">\n</span><span class="s1">&#39;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="nb">format</span><span class="o">+</span><span class="n">iolines</span><span class="o">+</span><span class="s1">&#39;</span><span class="se">\n</span><span class="s1">        );</span><span class="se">\n</span><span class="s1">    end</span><span class="se">\n</span><span class="s1">end</span><span class="se">\n</span><span class="s1">&#39;</span>

            <span class="c1">#Repeat the last assignment outside the loop</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;</span><span class="si">%s</span><span class="s1"> = </span><span class="si">%s</span><span class="s1">-</span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">#</span><span class="si">%s</span><span class="s1"> begin</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_tdiff</span><span class="p">,</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">,</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_tdiff</span><span class="p">)</span>    
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1"> = </span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> <span class="o">%</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">verilog_ptstamp</span><span class="p">,</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">verilog_ctstamp</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">connector</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">verilog_connectors</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;    </span><span class="si">%s</span><span class="s1"> = buffer_</span><span class="si">%s</span><span class="s1">;</span><span class="se">\n</span><span class="s1">&#39;</span> \
                <span class="o">%</span><span class="p">(</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">,</span><span class="n">connector</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span><span class="o">+=</span><span class="s1">&#39;end</span><span class="se">\n</span><span class="s1">end</span><span class="se">\n</span><span class="s1">&#39;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">print_log</span><span class="p">(</span><span class="nb">type</span><span class="o">=</span><span class="s1">&#39;F&#39;</span><span class="p">,</span> <span class="n">msg</span><span class="o">=</span><span class="s1">&#39;Iotype not defined&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">_verilog_io</span></div>

</pre></div>

           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019 TheSyDeKick Community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>