# ðŸ‘‹ Hi, I'm Enoch Wong

ðŸŽ“ Electrical Engineering @ University of Florida (Class of 2027)  
ðŸ”¬ Passionate about **digital design, hardware systems, and embedded firmware**  
ðŸ’» Currently an intern at **NVIDIA** (GPU/CPU/SoC Power Performance)

---

## ðŸš€ Featured Projects
- **[RISC-V 3-Stage CPU](https://github.com/EnochWong521/riscv-3stage-cpu)**  
  SystemVerilog implementation of a pipelined RV32I CPU with hazard handling and testbenches.

- **[Systolic Array Accelerator](https://github.com/EnochWong521/systolic-array-accelerator)**  
  Parameterized 4Ã—4 systolic array for matrix multiplication â€” aligned with GPU/ML workloads.

- **[SystemVerilog Modules Library](https://github.com/EnochWong521/sv-modules-library)**  
  A collection of smaller modules (ALU, LFSR, SRAM, comparators) with self-checking testbenches.

- **[Embedded Firmware Projects](https://github.com/EnochWong521/embedded-firmware-projects)**  
  NRF24L01 RF communication, ESP32 Wi-Fi modules, and other C/embedded projects.

- **[Battery Cell Modeling](https://github.com/EnochWong521/battery-cell-modeling)**  
  High-voltage battery simulation and modeling in Python/Matlab.

---

## ðŸ›  Skills & Tools
**Hardware / RTL**: SystemVerilog, Verilog, Vivado, ModelSim, Cadence Virtuoso  
**Embedded / Software**: C, Python, MATLAB, Git, microcontrollers (ESP32, ATxmega)  
**Concepts**: Pipelining, FSMs, Hazard Detection, Embedded Communication, Power/Performance Analysis

---

## ðŸ“« Connect
- ðŸ“§ [Email](mailto:enoch3d14@gmail.com)  
- ðŸ’¼ [LinkedIn](https://linkedin.com/in/enoch-wong)  
