// Seed: 603461483
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2,
    input tri   id_3
);
  final id_5 = 1 == id_2.id_3;
  assign id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
);
  always id_1 <= 1'o0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_2 (
    output wand id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  wire id_3, id_4;
  wire id_5;
  supply0 id_6, id_7 = 1, id_8;
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_1 = 0;
endmodule
