ARM GAS  /tmp/cc159iz1.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_SPI1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/cc159iz1.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 1048     		ldr	r0, .L5
  40 0004 104B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 23 is_stmt 0 view .LVU8
  52 0012 4FF4E062 		mov	r2, #1792
  53 0016 C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0018 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 001a 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 001c 4FF40072 		mov	r2, #512
  63 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 0022 1822     		movs	r2, #24
  67 0024 C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/cc159iz1.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 23 is_stmt 0 view .LVU18
  70 0026 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 21 is_stmt 0 view .LVU20
  73 0028 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 29 is_stmt 0 view .LVU22
  76 002a 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 28 is_stmt 0 view .LVU24
  79 002c 0722     		movs	r2, #7
  80 002e C262     		str	r2, [r0, #44]
  52:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  81              		.loc 1 52 3 is_stmt 1 view .LVU25
  82              		.loc 1 52 24 is_stmt 0 view .LVU26
  83 0030 0363     		str	r3, [r0, #48]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  84              		.loc 1 53 3 is_stmt 1 view .LVU27
  85              		.loc 1 53 23 is_stmt 0 view .LVU28
  86 0032 0823     		movs	r3, #8
  87 0034 4363     		str	r3, [r0, #52]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  88              		.loc 1 54 3 is_stmt 1 view .LVU29
  89              		.loc 1 54 7 is_stmt 0 view .LVU30
  90 0036 FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92              		.loc 1 54 6 view .LVU31
  93 003a 00B9     		cbnz	r0, .L4
  94              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  95              		.loc 1 62 1 view .LVU32
  96 003c 08BD     		pop	{r3, pc}
  97              	.L4:
  56:Core/Src/spi.c ****   }
  98              		.loc 1 56 5 is_stmt 1 view .LVU33
  99 003e FFF7FEFF 		bl	Error_Handler
 100              	.LVL1:
 101              		.loc 1 62 1 is_stmt 0 view .LVU34
 102 0042 FBE7     		b	.L1
 103              	.L6:
 104              		.align	2
 105              	.L5:
 106 0044 00000000 		.word	.LANCHOR0
 107 0048 00300140 		.word	1073819648
 108              		.cfi_endproc
 109              	.LFE130:
ARM GAS  /tmp/cc159iz1.s 			page 4


 111              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 112              		.align	1
 113              		.global	HAL_SPI_MspInit
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	HAL_SPI_MspInit:
 120              	.LVL2:
 121              	.LFB131:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 122              		.loc 1 65 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		.loc 1 65 1 is_stmt 0 view .LVU36
 127 0000 00B5     		push	{lr}
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 14, -4
 130 0002 89B0     		sub	sp, sp, #36
 131              		.cfi_def_cfa_offset 40
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 132              		.loc 1 67 3 is_stmt 1 view .LVU37
 133              		.loc 1 67 20 is_stmt 0 view .LVU38
 134 0004 0023     		movs	r3, #0
 135 0006 0393     		str	r3, [sp, #12]
 136 0008 0493     		str	r3, [sp, #16]
 137 000a 0593     		str	r3, [sp, #20]
 138 000c 0693     		str	r3, [sp, #24]
 139 000e 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 140              		.loc 1 68 3 is_stmt 1 view .LVU39
 141              		.loc 1 68 15 is_stmt 0 view .LVU40
 142 0010 0268     		ldr	r2, [r0]
 143              		.loc 1 68 5 view .LVU41
 144 0012 144B     		ldr	r3, .L11
 145 0014 9A42     		cmp	r2, r3
 146 0016 02D0     		beq	.L10
 147              	.LVL3:
 148              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  79:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
ARM GAS  /tmp/cc159iz1.s 			page 5


  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  92:Core/Src/spi.c ****   }
  93:Core/Src/spi.c **** }
 149              		.loc 1 93 1 view .LVU42
 150 0018 09B0     		add	sp, sp, #36
 151              		.cfi_remember_state
 152              		.cfi_def_cfa_offset 4
 153              		@ sp needed
 154 001a 5DF804FB 		ldr	pc, [sp], #4
 155              	.LVL4:
 156              	.L10:
 157              		.cfi_restore_state
  74:Core/Src/spi.c **** 
 158              		.loc 1 74 5 is_stmt 1 view .LVU43
 159              	.LBB2:
  74:Core/Src/spi.c **** 
 160              		.loc 1 74 5 view .LVU44
  74:Core/Src/spi.c **** 
 161              		.loc 1 74 5 view .LVU45
 162 001e 03F56043 		add	r3, r3, #57344
 163 0022 9A69     		ldr	r2, [r3, #24]
 164 0024 42F48052 		orr	r2, r2, #4096
 165 0028 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c **** 
 166              		.loc 1 74 5 view .LVU46
 167 002a 9A69     		ldr	r2, [r3, #24]
 168 002c 02F48052 		and	r2, r2, #4096
 169 0030 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c **** 
 170              		.loc 1 74 5 view .LVU47
 171 0032 019A     		ldr	r2, [sp, #4]
 172              	.LBE2:
  74:Core/Src/spi.c **** 
 173              		.loc 1 74 5 view .LVU48
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 174              		.loc 1 76 5 view .LVU49
 175              	.LBB3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 76 5 view .LVU50
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 177              		.loc 1 76 5 view .LVU51
 178 0034 5A69     		ldr	r2, [r3, #20]
 179 0036 42F40032 		orr	r2, r2, #131072
 180 003a 5A61     		str	r2, [r3, #20]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 76 5 view .LVU52
 182 003c 5B69     		ldr	r3, [r3, #20]
 183 003e 03F40033 		and	r3, r3, #131072
 184 0042 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc159iz1.s 			page 6


  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 185              		.loc 1 76 5 view .LVU53
 186 0044 029B     		ldr	r3, [sp, #8]
 187              	.LBE3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 188              		.loc 1 76 5 view .LVU54
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 82 5 view .LVU55
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 82 25 is_stmt 0 view .LVU56
 191 0046 E023     		movs	r3, #224
 192 0048 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 83 5 is_stmt 1 view .LVU57
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 83 26 is_stmt 0 view .LVU58
 195 004a 0223     		movs	r3, #2
 196 004c 0493     		str	r3, [sp, #16]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 197              		.loc 1 84 5 is_stmt 1 view .LVU59
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 198              		.loc 1 85 5 view .LVU60
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 199              		.loc 1 85 27 is_stmt 0 view .LVU61
 200 004e 0323     		movs	r3, #3
 201 0050 0693     		str	r3, [sp, #24]
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202              		.loc 1 86 5 is_stmt 1 view .LVU62
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 86 31 is_stmt 0 view .LVU63
 204 0052 0523     		movs	r3, #5
 205 0054 0793     		str	r3, [sp, #28]
  87:Core/Src/spi.c **** 
 206              		.loc 1 87 5 is_stmt 1 view .LVU64
 207 0056 03A9     		add	r1, sp, #12
 208 0058 4FF09040 		mov	r0, #1207959552
 209              	.LVL5:
  87:Core/Src/spi.c **** 
 210              		.loc 1 87 5 is_stmt 0 view .LVU65
 211 005c FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL6:
 213              		.loc 1 93 1 view .LVU66
 214 0060 DAE7     		b	.L7
 215              	.L12:
 216 0062 00BF     		.align	2
 217              	.L11:
 218 0064 00300140 		.word	1073819648
 219              		.cfi_endproc
 220              	.LFE131:
 222              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_SPI_MspDeInit
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	HAL_SPI_MspDeInit:
ARM GAS  /tmp/cc159iz1.s 			page 7


 231              	.LVL7:
 232              	.LFB132:
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  96:Core/Src/spi.c **** {
 233              		.loc 1 96 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 96 1 is_stmt 0 view .LVU68
 238 0000 08B5     		push	{r3, lr}
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 242              		.loc 1 98 3 is_stmt 1 view .LVU69
 243              		.loc 1 98 15 is_stmt 0 view .LVU70
 244 0002 0268     		ldr	r2, [r0]
 245              		.loc 1 98 5 view .LVU71
 246 0004 074B     		ldr	r3, .L17
 247 0006 9A42     		cmp	r2, r3
 248 0008 00D0     		beq	.L16
 249              	.LVL8:
 250              	.L13:
  99:Core/Src/spi.c ****   {
 100:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 103:Core/Src/spi.c ****     /* Peripheral clock disable */
 104:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 107:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 108:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 109:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 110:Core/Src/spi.c ****     */
 111:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 116:Core/Src/spi.c ****   }
 117:Core/Src/spi.c **** }
 251              		.loc 1 117 1 view .LVU72
 252 000a 08BD     		pop	{r3, pc}
 253              	.LVL9:
 254              	.L16:
 104:Core/Src/spi.c **** 
 255              		.loc 1 104 5 is_stmt 1 view .LVU73
 256 000c 064A     		ldr	r2, .L17+4
 257 000e 9369     		ldr	r3, [r2, #24]
 258 0010 23F48053 		bic	r3, r3, #4096
 259 0014 9361     		str	r3, [r2, #24]
 111:Core/Src/spi.c **** 
 260              		.loc 1 111 5 view .LVU74
 261 0016 E021     		movs	r1, #224
ARM GAS  /tmp/cc159iz1.s 			page 8


 262 0018 4FF09040 		mov	r0, #1207959552
 263              	.LVL10:
 111:Core/Src/spi.c **** 
 264              		.loc 1 111 5 is_stmt 0 view .LVU75
 265 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 266              	.LVL11:
 267              		.loc 1 117 1 view .LVU76
 268 0020 F3E7     		b	.L13
 269              	.L18:
 270 0022 00BF     		.align	2
 271              	.L17:
 272 0024 00300140 		.word	1073819648
 273 0028 00100240 		.word	1073876992
 274              		.cfi_endproc
 275              	.LFE132:
 277              		.global	hspi1
 278              		.section	.bss.hspi1,"aw",%nobits
 279              		.align	2
 280              		.set	.LANCHOR0,. + 0
 283              	hspi1:
 284 0000 00000000 		.space	100
 284      00000000 
 284      00000000 
 284      00000000 
 284      00000000 
 285              		.text
 286              	.Letext0:
 287              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 288              		.file 3 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 289              		.file 4 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 290              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 291              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 292              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 293              		.file 8 "Core/Inc/main.h"
 294              		.file 9 "Core/Inc/spi.h"
ARM GAS  /tmp/cc159iz1.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cc159iz1.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc159iz1.s:26     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc159iz1.s:106    .text.MX_SPI1_Init:0000000000000044 $d
     /tmp/cc159iz1.s:112    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc159iz1.s:119    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc159iz1.s:218    .text.HAL_SPI_MspInit:0000000000000064 $d
     /tmp/cc159iz1.s:223    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc159iz1.s:230    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc159iz1.s:272    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/cc159iz1.s:283    .bss.hspi1:0000000000000000 hspi1
     /tmp/cc159iz1.s:279    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
