Date: Sat, 28 Apr 2007 14:28:55 -0400
From: Dave Jones <>
Subject: Re: [PATCH] [16/35] i386: Add an option for the VIA C7 which sets appropriate L1 cache
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2007/4/28/309

On Sat, Apr 28, 2007 at 02:08:58PM -0400, Jeff Garzik wrote:
 > Andi Kleen wrote:
 > > From: Simon Arlott <simon@arlott.org>
 > > 
 > > The VIA C7 is a 686 (with TSC) that supports MMX, SSE and SSE2, it also has
 > > a cache line length of 64 according to
 > > 
http://www.digit-life.com/articles2/cpu/rmma-via-c7.html.
  This patch sets
 > > gcc to -march=686 and select s the correct cache shift.
 > > 
 > > Signed-off-by: Simon Arlott <simon@fire.lp0.eu>
 > > Signed-off-by: Andi Kleen <ak@suse.de>
 > > Cc: Andi Kleen <ak@suse.de>
 > > Cc: Dave Jones <davej@codemonkey.org.uk>
 > > Cc: Alan Cox <alan@lxorguk.ukuu.org.uk>
 > > Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
 > 
 > Has it been verified in the field that this CPU supports CMOV?
Yes. All their CPUs for some time now have done so.
	Dave
-- 
http://www.codemonkey.org.uk
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/