
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1

# Written on Fri Sep 27 16:13:29 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                               Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                      
0 -       PLL0|clkout_inferred_clock          74.1 MHz      13.494        inferred     Autoconstr_clkgroup_2     164  
                                                                                                                      
0 -       PLL0|clkoutd_inferred_clock         70.7 MHz      14.152        inferred     Autoconstr_clkgroup_0     77   
                                                                                                                      
0 -       GATED_CLK|clkout_inferred_clock     556.0 MHz     1.799         inferred     Autoconstr_clkgroup_1     16   
======================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                                     Clock Pin                  Non-clock Pin     Non-clock Pin         
Clock                               Load      Pin                                        Seq Example                Seq Example       Comb Example          
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              0         -                                          -                          -                 -                     
                                                                                                                                                            
PLL0|clkout_inferred_clock          164       pll0.pll_inst.CLKOUT(PLL)                  lcd0.psram_ctrl.C          -                 lcd0.un1_clk.I[0](inv)
                                                                                                                                                            
PLL0|clkoutd_inferred_clock         77        pll0.pll_inst.CLKOUTD(PLL)                 LCD_DEN.C                  -                 -                     
                                                                                                                                                            
GATED_CLK|clkout_inferred_clock     16        lcd0.sclk_gated.dqce_inst.CLKOUT(DQCE)     lcd0.spi_buf_in[7:0].C     -                 -                     
============================================================================================================================================================
