<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0fccfd3a0a18267ed270ee7186913792"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a880bcac5e8728f483d272e8677ef6073"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aab39ba154d5fd3739ae71becb30f476b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:aab39ba154d5fd3739ae71becb30f476b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061544105d8bfc9ce820e207f0338f6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a061544105d8bfc9ce820e207f0338f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a061544105d8bfc9ce820e207f0338f6b">More...</a><br /></td></tr>
<tr class="separator:a061544105d8bfc9ce820e207f0338f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e7967082b8adc4495473a9f2ae9196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a37e7967082b8adc4495473a9f2ae9196"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a37e7967082b8adc4495473a9f2ae9196">More...</a><br /></td></tr>
<tr class="separator:a37e7967082b8adc4495473a9f2ae9196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e21a91d2b84c8078530737bb329e98f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a3e21a91d2b84c8078530737bb329e98f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a3e21a91d2b84c8078530737bb329e98f">More...</a><br /></td></tr>
<tr class="separator:a3e21a91d2b84c8078530737bb329e98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a6f413013c7dbee451f38946614440"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a88a6f413013c7dbee451f38946614440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a88a6f413013c7dbee451f38946614440">More...</a><br /></td></tr>
<tr class="separator:a88a6f413013c7dbee451f38946614440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d340945918b6bb0ac1bafc78fe860f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a3d340945918b6bb0ac1bafc78fe860f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a3d340945918b6bb0ac1bafc78fe860f4">More...</a><br /></td></tr>
<tr class="separator:a3d340945918b6bb0ac1bafc78fe860f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba7e814afbfac9d16b3e3b7712db1af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a4ba7e814afbfac9d16b3e3b7712db1af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a4ba7e814afbfac9d16b3e3b7712db1af">More...</a><br /></td></tr>
<tr class="separator:a4ba7e814afbfac9d16b3e3b7712db1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9dda0b055aa9c833cbb045a4f9eabb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ab9dda0b055aa9c833cbb045a4f9eabb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#ab9dda0b055aa9c833cbb045a4f9eabb9">More...</a><br /></td></tr>
<tr class="separator:ab9dda0b055aa9c833cbb045a4f9eabb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd10dd18e316a246b5233dbc9c14340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a7fd10dd18e316a246b5233dbc9c14340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a7fd10dd18e316a246b5233dbc9c14340">More...</a><br /></td></tr>
<tr class="separator:a7fd10dd18e316a246b5233dbc9c14340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff253ead5c97f5335c59e5c4193b241c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:aff253ead5c97f5335c59e5c4193b241c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#aff253ead5c97f5335c59e5c4193b241c">More...</a><br /></td></tr>
<tr class="separator:aff253ead5c97f5335c59e5c4193b241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cc93f27b7c44b091f01b8bcd4dd439"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ad0cc93f27b7c44b091f01b8bcd4dd439"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#ad0cc93f27b7c44b091f01b8bcd4dd439">More...</a><br /></td></tr>
<tr class="separator:ad0cc93f27b7c44b091f01b8bcd4dd439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10b138ed9919250b438954b6131694b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:aa10b138ed9919250b438954b6131694b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#aa10b138ed9919250b438954b6131694b">More...</a><br /></td></tr>
<tr class="separator:aa10b138ed9919250b438954b6131694b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1eebe817b24dc4b2db53b0a0a9776fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ab1eebe817b24dc4b2db53b0a0a9776fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#ab1eebe817b24dc4b2db53b0a0a9776fb">More...</a><br /></td></tr>
<tr class="separator:ab1eebe817b24dc4b2db53b0a0a9776fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8656d9214cc230a8b01ad7937042b8cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a8656d9214cc230a8b01ad7937042b8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a8656d9214cc230a8b01ad7937042b8cc">More...</a><br /></td></tr>
<tr class="separator:a8656d9214cc230a8b01ad7937042b8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff9b1acad3ce8500e811071ef2f4e20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:abff9b1acad3ce8500e811071ef2f4e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#abff9b1acad3ce8500e811071ef2f4e20">More...</a><br /></td></tr>
<tr class="separator:abff9b1acad3ce8500e811071ef2f4e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952a66b0a1c6e0379f351e21f47b27fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a952a66b0a1c6e0379f351e21f47b27fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a952a66b0a1c6e0379f351e21f47b27fa">More...</a><br /></td></tr>
<tr class="separator:a952a66b0a1c6e0379f351e21f47b27fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe20d46bffccbb5b4477c64edf809092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:abe20d46bffccbb5b4477c64edf809092"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#abe20d46bffccbb5b4477c64edf809092">More...</a><br /></td></tr>
<tr class="separator:abe20d46bffccbb5b4477c64edf809092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eec25eeaf9c64be7e04c7c4004016b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a2eec25eeaf9c64be7e04c7c4004016b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a2eec25eeaf9c64be7e04c7c4004016b7">More...</a><br /></td></tr>
<tr class="separator:a2eec25eeaf9c64be7e04c7c4004016b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d38068c0cc7092a61bc1fb3d6f2675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a22d38068c0cc7092a61bc1fb3d6f2675"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> IFMA instructions.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a22d38068c0cc7092a61bc1fb3d6f2675">More...</a><br /></td></tr>
<tr class="separator:a22d38068c0cc7092a61bc1fb3d6f2675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41920a514e961b4641f85f72cf516f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a41920a514e961b4641f85f72cf516f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#a41920a514e961b4641f85f72cf516f9e">More...</a><br /></td></tr>
<tr class="separator:a41920a514e961b4641f85f72cf516f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ffad219979be53855b921b4b978e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ab9ffad219979be53855b921b4b978e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#ab9ffad219979be53855b921b4b978e57">More...</a><br /></td></tr>
<tr class="separator:ab9ffad219979be53855b921b4b978e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31a0adbe14c049f71a5c916acc03824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ab31a0adbe14c049f71a5c916acc03824"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../db/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d622_1_1_0d626.html#ab31a0adbe14c049f71a5c916acc03824">More...</a><br /></td></tr>
<tr class="separator:ab31a0adbe14c049f71a5c916acc03824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880bcac5e8728f483d272e8677ef6073"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a880bcac5e8728f483d272e8677ef6073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d91abfb1e96094cfeac770ef1503ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0d91abfb1e96094cfeac770ef1503ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fccfd3a0a18267ed270ee7186913792"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0fccfd3a0a18267ed270ee7186913792">EAX</a></td></tr>
<tr class="separator:a0fccfd3a0a18267ed270ee7186913792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c26a5bacb1e9b8dc6ec0c911c495159"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a600fc8db2536b2c1bd293d5e7fee812d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af4c355767f37f8a92a65a0726c9bda9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:af4c355767f37f8a92a65a0726c9bda9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d9/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d623_1_1_0d628.html#af4c355767f37f8a92a65a0726c9bda9e">More...</a><br /></td></tr>
<tr class="separator:af4c355767f37f8a92a65a0726c9bda9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c1982d0adc9d69e02cc1fab2c42541"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a41c1982d0adc9d69e02cc1fab2c42541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d65/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d623_1_1_0d628.html#a41c1982d0adc9d69e02cc1fab2c42541">More...</a><br /></td></tr>
<tr class="separator:a41c1982d0adc9d69e02cc1fab2c42541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600fc8db2536b2c1bd293d5e7fee812d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a600fc8db2536b2c1bd293d5e7fee812d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ea216d3c1424e8f9ebb8fdaebfedf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a56ea216d3c1424e8f9ebb8fdaebfedf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c26a5bacb1e9b8dc6ec0c911c495159"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0c26a5bacb1e9b8dc6ec0c911c495159">EBX</a></td></tr>
<tr class="separator:a0c26a5bacb1e9b8dc6ec0c911c495159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c8fcfee4263fd2bd98470192196a8f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0dd81bcba4a5366c3a4d0cec1437f923"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aba445cf517ce019957418b97809c45c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:aba445cf517ce019957418b97809c45c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/df7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d624_1_1_0d630.html#aba445cf517ce019957418b97809c45c3">More...</a><br /></td></tr>
<tr class="separator:aba445cf517ce019957418b97809c45c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd81bcba4a5366c3a4d0cec1437f923"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0dd81bcba4a5366c3a4d0cec1437f923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ec28eb72ed1d35f687c8d7bc5a4f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a81ec28eb72ed1d35f687c8d7bc5a4f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c8fcfee4263fd2bd98470192196a8f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a56c8fcfee4263fd2bd98470192196a8f">ECX</a></td></tr>
<tr class="separator:a56c8fcfee4263fd2bd98470192196a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970f80c56253241381cfa790e53c63ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad063846b104b0573fd84ee01120ce967"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa85e5fcf824c081ff545554edaefccb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:aa85e5fcf824c081ff545554edaefccb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#aa85e5fcf824c081ff545554edaefccb6">More...</a><br /></td></tr>
<tr class="separator:aa85e5fcf824c081ff545554edaefccb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400ee48fa96e4f6c739dc4833a2130f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a400ee48fa96e4f6c739dc4833a2130f8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> VNNI INT8 instructions.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#a400ee48fa96e4f6c739dc4833a2130f8">More...</a><br /></td></tr>
<tr class="separator:a400ee48fa96e4f6c739dc4833a2130f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed109b103aef2b1eade24827bce6851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a5ed109b103aef2b1eade24827bce6851"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> NE CONVERT instructions.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#a5ed109b103aef2b1eade24827bce6851">More...</a><br /></td></tr>
<tr class="separator:a5ed109b103aef2b1eade24827bce6851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678405aae1fdd61d950bc0ca38661dde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a678405aae1fdd61d950bc0ca38661dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#a678405aae1fdd61d950bc0ca38661dde">More...</a><br /></td></tr>
<tr class="separator:a678405aae1fdd61d950bc0ca38661dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c1b0432c3da696bcbfc2d5832fd6cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a12c1b0432c3da696bcbfc2d5832fd6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#a12c1b0432c3da696bcbfc2d5832fd6cb">More...</a><br /></td></tr>
<tr class="separator:a12c1b0432c3da696bcbfc2d5832fd6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84db3e9b10d744b5a9832b329b8f4f70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a84db3e9b10d744b5a9832b329b8f4f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d625_1_1_0d632.html#a84db3e9b10d744b5a9832b329b8f4f70">More...</a><br /></td></tr>
<tr class="separator:a84db3e9b10d744b5a9832b329b8f4f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad063846b104b0573fd84ee01120ce967"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad063846b104b0573fd84ee01120ce967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c9fe121fc8bca91555056702c28bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af6c9fe121fc8bca91555056702c28bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970f80c56253241381cfa790e53c63ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a970f80c56253241381cfa790e53c63ee">EDX</a></td></tr>
<tr class="separator:a970f80c56253241381cfa790e53c63ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00710">710</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">712</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0fccfd3a0a18267ed270ee7186913792">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0c26a5bacb1e9b8dc6ec0c911c495159">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a56c8fcfee4263fd2bd98470192196a8f">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a970f80c56253241381cfa790e53c63ee">EDX</a>.raw)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a0c26a5bacb1e9b8dc6ec0c911c495159"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0c26a5bacb1e9b8dc6ec0c911c495159">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@623 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a0fccfd3a0a18267ed270ee7186913792"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0fccfd3a0a18267ed270ee7186913792">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@622 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a56c8fcfee4263fd2bd98470192196a8f"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a56c8fcfee4263fd2bd98470192196a8f">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@624 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a970f80c56253241381cfa790e53c63ee"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a970f80c56253241381cfa790e53c63ee">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@625 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0fccfd3a0a18267ed270ee7186913792">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0c26a5bacb1e9b8dc6ec0c911c495159">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a56c8fcfee4263fd2bd98470192196a8f">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a970f80c56253241381cfa790e53c63ee">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a0fccfd3a0a18267ed270ee7186913792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fccfd3a0a18267ed270ee7186913792">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a0c26a5bacb1e9b8dc6ec0c911c495159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c26a5bacb1e9b8dc6ec0c911c495159">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a56c8fcfee4263fd2bd98470192196a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c8fcfee4263fd2bd98470192196a8f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a970f80c56253241381cfa790e53c63ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970f80c56253241381cfa790e53c63ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
