<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/adc_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/dac_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/dds_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/frontpanel_interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/frontpanel_interface.v</arg>&quot; Line <arg fmt="%d" index="2">59</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/frontpanel_interface.v&quot; line 59
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/functions.vh&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/instr_dispatch.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/instr_dispatch.v</arg>&quot; Line <arg fmt="%d" index="2">48</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/instr_dispatch.v&quot; line 48
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/instr_dispatch.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/init.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/instr_dispatch.v&quot; line 49
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/ok_library/okLibrary.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/output_filter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/output_filter.v</arg>&quot; Line <arg fmt="%d" index="2">42</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/output_filter.v&quot; line 42
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/output_filter.v</arg>&quot; Line <arg fmt="%d" index="2">43</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/init.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/output_filter.v&quot; line 43
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/oversample_filter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/oversample_filter.v</arg>&quot; Line <arg fmt="%d" index="2">42</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/oversample_filter.v&quot; line 42
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/oversample_filter.v</arg>&quot; Line <arg fmt="%d" index="2">43</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/init.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/oversample_filter.v&quot; line 43
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/pid_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/pid_controller.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/pid_controller.v&quot; line 56
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/pid_controller.v</arg>&quot; Line <arg fmt="%d" index="2">57</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/parameters.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/pid_controller.v&quot; line 57
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/pid_controller.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/init.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/pid_controller.v&quot; line 58
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/pid_filter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/pid_filter.v</arg>&quot; Line <arg fmt="%d" index="2">39</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/ep_map.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/pid_filter.v&quot; line 39
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/bichen/Desktop/pid-controller_debug/pid_filter.v</arg>&quot; Line <arg fmt="%d" index="2">40</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/bichen/Desktop/pid-controller_debug/init.vh&apos; in file &quot;/home/bichen/Desktop/pid-controller_debug/pid_filter.v&quot; line 40
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/pid_pipeline.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/bichen/Desktop/pid-controller_debug/pipe_tx_fifo.v&quot; into library work</arg>
</msg>

</messages>

