{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524805883279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524805883287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 00:11:23 2018 " "Processing started: Fri Apr 27 00:11:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524805883287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524805883287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audi_efx_gen -c audi_efx_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off audi_efx_gen -c audi_efx_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524805883287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524805883569 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 SevenSegment.sv(65) " "Verilog HDL Expression warning at SevenSegment.sv(65): truncated literal to match 7 bits" {  } { { "SevenSegment.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/SevenSegment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1524805892068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/SevenSegment.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lowpassfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowpassfilter " "Found entity 1: lowpassfilter" {  } { { "lowpassfilter.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/lowpassfilter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier " "Found entity 1: fp_multiplier" {  } { { "fp_multiplier.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/fp_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET biquad.sv(2) " "Verilog HDL Declaration information at biquad.sv(2): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "biquad.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/biquad.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524805892072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "new_sample NEW_SAMPLE biquad.sv(2) " "Verilog HDL Declaration information at biquad.sv(2): object \"new_sample\" differs only in case from object \"NEW_SAMPLE\" in the same scope" {  } { { "biquad.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/biquad.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1524805892072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "biquad.sv 1 1 " "Found 1 design units, including 1 entities, in source file biquad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 biquad " "Found entity 1: biquad" {  } { { "biquad.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/biquad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_audio_inout/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_audio_inout/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "v_Audio_Inout/audio_converter.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/v_Audio_Inout/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_audio_inout/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v_audio_inout/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "v_Audio_Inout/audio_clock.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/v_Audio_Inout/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio inout/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio inout/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "Audio Inout/I2C_Controller.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/Audio Inout/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio inout/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio inout/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "Audio Inout/I2C_AV_Config.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/Audio Inout/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio inout/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio inout/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "Audio Inout/VGA_Audio_PLL.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/Audio Inout/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio inout/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file audio inout/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Audio Inout/Reset_Delay.v" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/Audio Inout/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892080 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524805892081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audi_efx_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file audi_efx_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audi_efx_gen " "Found entity 1: audi_efx_gen" {  } { { "audi_efx_gen.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audi_efx_gen.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_modifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_modifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_modifier " "Found entity 1: audio_modifier" {  } { { "audio_modifier.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audio_modifier.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524805892084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524805892084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audi_efx_gen " "Elaborating entity \"audi_efx_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524805892121 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK audi_efx_gen.sv(35) " "Bidirectional port \"AUD_DACLRCK\" at audi_efx_gen.sv(35) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "audi_efx_gen.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audi_efx_gen.sv" 35 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524805892126 "|audi_efx_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_modifier audio_modifier:amod " "Elaborating entity \"audio_modifier\" for hierarchy \"audio_modifier:amod\"" {  } { { "audi_efx_gen.sv" "amod" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audi_efx_gen.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524805892145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_modifier.sv(23) " "Verilog HDL assignment warning at audio_modifier.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "audio_modifier.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audio_modifier.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524805892146 "|audi_efx_gen|audio_modifier:amod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_modifier.sv(24) " "Verilog HDL assignment warning at audio_modifier.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "audio_modifier.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audio_modifier.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524805892146 "|audi_efx_gen|audio_modifier:amod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpassfilter audio_modifier:amod\|lowpassfilter:lpf " "Elaborating entity \"lowpassfilter\" for hierarchy \"audio_modifier:amod\|lowpassfilter:lpf\"" {  } { { "audio_modifier.sv" "lpf" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audio_modifier.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524805892204 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "new_sample lowpassfilter.sv(31) " "Can't resolve multiple constant drivers for net \"new_sample\" at lowpassfilter.sv(31)" {  } { { "lowpassfilter.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/lowpassfilter.sv" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524805892206 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lowpassfilter.sv(27) " "Constant driver at lowpassfilter.sv(27)" {  } { { "lowpassfilter.sv" "" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/lowpassfilter.sv" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1524805892206 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "audio_modifier:amod\|lowpassfilter:lpf " "Can't elaborate user hierarchy \"audio_modifier:amod\|lowpassfilter:lpf\"" {  } { { "audio_modifier.sv" "lpf" { Text "D:/Users/Dean/Documents/ECE385/audi_efx_gen/audio_modifier.sv" 32 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524805892206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Dean/Documents/ECE385/audi_efx_gen/output_files/audi_efx_gen.map.smsg " "Generated suppressed messages file D:/Users/Dean/Documents/ECE385/audi_efx_gen/output_files/audi_efx_gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524805892234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524805892317 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 27 00:11:32 2018 " "Processing ended: Fri Apr 27 00:11:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524805892317 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524805892317 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524805892317 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524805892317 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524805892927 ""}
