# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/Stack.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module Stack
# 
# Top level modules:
# 	Stack
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/mux41.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module mux41
# 
# Top level modules:
# 	mux41
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/MAR.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module MAR
# 
# Top level modules:
# 	MAR
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/Memory.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/mux21.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module mux21
# 
# Top level modules:
# 	mux21
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/ControlBlock.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ControlBlock
# 
# Top level modules:
# 	ControlBlock
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/processor {E:/quartus_workspace/processor/top.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module top
# 
# Top level modules:
# 	top
# 
#  
vlog -reportprogress 300 -work work E:/quartus_workspace/processor/tb_top.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
vlog -reportprogress 300 -work work E:/quartus_workspace/processor/tb_top.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
vlog -work work -O0 E:/quartus_workspace/processor/tb_top.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
vsim -voptargs=+acc work.tb_top
# vsim -voptargs=+acc work.tb_top 
# Loading work.tb_top
# Loading work.top
# Loading work.mux41
# Loading work.MAR
# Loading work.mux21
# Loading work.Memory
# Loading work.ALU
# Loading work.ControlBlock
# Loading work.Stack
# ** Warning: (vsim-3017) E:/quartus_workspace/processor/tb_top.v(10): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /tb_top/top1
# ** Warning: (vsim-3722) E:/quartus_workspace/processor/tb_top.v(10): [TFMPC] - Missing connection for port 'LEDout'.
add wave -r /*
run
# 1304635262
# 1304602497
# 1304602496
# 1304831871
# 1304831869
# 1304635262
# 1304635262
vsim work.ControlBlock
# vsim work.ControlBlock 
# Loading work.ControlBlock
