vendor_name = ModelSim
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.mif
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/reg.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mux1.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/add.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/add.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/PC.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_PC.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/SP.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_SP.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_regis.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_ULA.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/comp.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/comp.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/datapath.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/datapath.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/control_block.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/decode.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/decode.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_control_unity.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/processor.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/processor.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mux2.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/processor.cbx.xml
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/add_sub_61h.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/cmpr_dhg.tdf
design_name = B_ULA
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 , inc|LPM_ADD_SUB_component|auto_generated|result_int[7]~14, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 , inc|LPM_ADD_SUB_component|auto_generated|result_int[8]~16, B_ULA, 1
instance = comp, \mult|lpm_mult_component|auto_generated|mac_out2 , mult|lpm_mult_component|auto_generated|mac_out2, B_ULA, 1
instance = comp, \add_contr~0 , add_contr~0, B_ULA, 1
instance = comp, \C~1 , C~1, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~0 , adder|LPM_ADD_SUB_component|auto_generated|_~0, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~1 , adder|LPM_ADD_SUB_component|auto_generated|_~1, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~2 , adder|LPM_ADD_SUB_component|auto_generated|_~2, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~3 , adder|LPM_ADD_SUB_component|auto_generated|_~3, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~4 , adder|LPM_ADD_SUB_component|auto_generated|_~4, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~5 , adder|LPM_ADD_SUB_component|auto_generated|_~5, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~6 , adder|LPM_ADD_SUB_component|auto_generated|_~6, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|_~7 , adder|LPM_ADD_SUB_component|auto_generated|_~7, B_ULA, 1
instance = comp, \ShiftLeft0~0 , ShiftLeft0~0, B_ULA, 1
instance = comp, \ShiftRight0~0 , ShiftRight0~0, B_ULA, 1
instance = comp, \out_ULA~11 , out_ULA~11, B_ULA, 1
instance = comp, \out_ULA~12 , out_ULA~12, B_ULA, 1
instance = comp, \out_ULA~13 , out_ULA~13, B_ULA, 1
instance = comp, \ShiftRight0~1 , ShiftRight0~1, B_ULA, 1
instance = comp, \ShiftRight0~2 , ShiftRight0~2, B_ULA, 1
instance = comp, \ShiftRight0~3 , ShiftRight0~3, B_ULA, 1
instance = comp, \out_ULA~14 , out_ULA~14, B_ULA, 1
instance = comp, \ShiftLeft0~1 , ShiftLeft0~1, B_ULA, 1
instance = comp, \out_ULA~15 , out_ULA~15, B_ULA, 1
instance = comp, \out_ULA~16 , out_ULA~16, B_ULA, 1
instance = comp, \ShiftLeft0~3 , ShiftLeft0~3, B_ULA, 1
instance = comp, \ShiftRight0~4 , ShiftRight0~4, B_ULA, 1
instance = comp, \out_ULA~23 , out_ULA~23, B_ULA, 1
instance = comp, \ShiftRight0~5 , ShiftRight0~5, B_ULA, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, B_ULA, 1
instance = comp, \out_ULA~24 , out_ULA~24, B_ULA, 1
instance = comp, \out_ULA~25 , out_ULA~25, B_ULA, 1
instance = comp, \ShiftLeft0~4 , ShiftLeft0~4, B_ULA, 1
instance = comp, \out_ULA~30 , out_ULA~30, B_ULA, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, B_ULA, 1
instance = comp, \out_ULA~31 , out_ULA~31, B_ULA, 1
instance = comp, \out_ULA~32 , out_ULA~32, B_ULA, 1
instance = comp, \out_ULA~33 , out_ULA~33, B_ULA, 1
instance = comp, \out_ULA~34 , out_ULA~34, B_ULA, 1
instance = comp, \out_ULA~35 , out_ULA~35, B_ULA, 1
instance = comp, \out_ULA~36 , out_ULA~36, B_ULA, 1
instance = comp, \ShiftLeft0~6 , ShiftLeft0~6, B_ULA, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, B_ULA, 1
instance = comp, \out_ULA~44 , out_ULA~44, B_ULA, 1
instance = comp, \out_ULA~45 , out_ULA~45, B_ULA, 1
instance = comp, \ShiftLeft0~9 , ShiftLeft0~9, B_ULA, 1
instance = comp, \out_ULA~48 , out_ULA~48, B_ULA, 1
instance = comp, \ShiftLeft0~10 , ShiftLeft0~10, B_ULA, 1
instance = comp, \out_ULA~49 , out_ULA~49, B_ULA, 1
instance = comp, \out_ULA~50 , out_ULA~50, B_ULA, 1
instance = comp, \out_ULA~51 , out_ULA~51, B_ULA, 1
instance = comp, \out_ULA~52 , out_ULA~52, B_ULA, 1
instance = comp, \out_ULA~53 , out_ULA~53, B_ULA, 1
instance = comp, \ShiftLeft0~11 , ShiftLeft0~11, B_ULA, 1
instance = comp, \out_ULA~58 , out_ULA~58, B_ULA, 1
instance = comp, \out_ULA~59 , out_ULA~59, B_ULA, 1
instance = comp, \out_ULA~63 , out_ULA~63, B_ULA, 1
instance = comp, \out_ULA~64 , out_ULA~64, B_ULA, 1
instance = comp, \out_ULA~65 , out_ULA~65, B_ULA, 1
instance = comp, \out_ULA~66 , out_ULA~66, B_ULA, 1
instance = comp, \out_ULA~67 , out_ULA~67, B_ULA, 1
instance = comp, \out_ULA~68 , out_ULA~68, B_ULA, 1
instance = comp, \out_ULA~69 , out_ULA~69, B_ULA, 1
instance = comp, \out_ULA~71 , out_ULA~71, B_ULA, 1
instance = comp, \out_ULA~72 , out_ULA~72, B_ULA, 1
instance = comp, \out_ULA~73 , out_ULA~73, B_ULA, 1
instance = comp, \out_ULA~74 , out_ULA~74, B_ULA, 1
instance = comp, \out_ULA~75 , out_ULA~75, B_ULA, 1
instance = comp, \out_ULA~76 , out_ULA~76, B_ULA, 1
instance = comp, \cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 , cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0, B_ULA, 1
instance = comp, \out_ULA~78 , out_ULA~78, B_ULA, 1
instance = comp, \cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1 , cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1, B_ULA, 1
instance = comp, \OP_sel[1]~I , OP_sel[1], B_ULA, 1
instance = comp, \OP_sel[0]~I , OP_sel[0], B_ULA, 1
instance = comp, \A[7]~I , A[7], B_ULA, 1
instance = comp, \A[6]~I , A[6], B_ULA, 1
instance = comp, \A[5]~I , A[5], B_ULA, 1
instance = comp, \A[4]~I , A[4], B_ULA, 1
instance = comp, \A[3]~I , A[3], B_ULA, 1
instance = comp, \A[2]~I , A[2], B_ULA, 1
instance = comp, \A[1]~I , A[1], B_ULA, 1
instance = comp, \A[0]~I , A[0], B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 , inc|LPM_ADD_SUB_component|auto_generated|result_int[0]~1, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 , inc|LPM_ADD_SUB_component|auto_generated|result_int[1]~2, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 , inc|LPM_ADD_SUB_component|auto_generated|result_int[2]~4, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 , inc|LPM_ADD_SUB_component|auto_generated|result_int[3]~6, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 , inc|LPM_ADD_SUB_component|auto_generated|result_int[4]~8, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 , inc|LPM_ADD_SUB_component|auto_generated|result_int[5]~10, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 , inc|LPM_ADD_SUB_component|auto_generated|result_int[6]~12, B_ULA, 1
instance = comp, \inc|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 , inc|LPM_ADD_SUB_component|auto_generated|result_int[9]~18, B_ULA, 1
instance = comp, \C~0 , C~0, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 , adder|LPM_ADD_SUB_component|auto_generated|result_int[0]~1, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 , adder|LPM_ADD_SUB_component|auto_generated|result_int[1]~2, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 , adder|LPM_ADD_SUB_component|auto_generated|result_int[2]~4, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 , adder|LPM_ADD_SUB_component|auto_generated|result_int[3]~6, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 , adder|LPM_ADD_SUB_component|auto_generated|result_int[4]~8, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 , adder|LPM_ADD_SUB_component|auto_generated|result_int[5]~10, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 , adder|LPM_ADD_SUB_component|auto_generated|result_int[6]~12, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 , adder|LPM_ADD_SUB_component|auto_generated|result_int[7]~14, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 , adder|LPM_ADD_SUB_component|auto_generated|result_int[8]~16, B_ULA, 1
instance = comp, \adder|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 , adder|LPM_ADD_SUB_component|auto_generated|result_int[9]~18, B_ULA, 1
instance = comp, \C~2 , C~2, B_ULA, 1
instance = comp, \OP_sel[2]~I , OP_sel[2], B_ULA, 1
instance = comp, \OP_sel[3]~I , OP_sel[3], B_ULA, 1
instance = comp, \C~3 , C~3, B_ULA, 1
instance = comp, \B[4]~I , B[4], B_ULA, 1
instance = comp, \B[5]~I , B[5], B_ULA, 1
instance = comp, \cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2 , cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2, B_ULA, 1
instance = comp, \B[6]~I , B[6], B_ULA, 1
instance = comp, \B[7]~I , B[7], B_ULA, 1
instance = comp, \cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~3 , cmpa|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~3, B_ULA, 1
instance = comp, \Equal0~0 , Equal0~0, B_ULA, 1
instance = comp, \Z~0 , Z~0, B_ULA, 1
instance = comp, \B[2]~I , B[2], B_ULA, 1
instance = comp, \out_ULA~29 , out_ULA~29, B_ULA, 1
instance = comp, \out_ULA~7 , out_ULA~7, B_ULA, 1
instance = comp, \out_ULA~86 , out_ULA~86, B_ULA, 1
instance = comp, \out_ULA~87 , out_ULA~87, B_ULA, 1
instance = comp, \out_ULA~6 , out_ULA~6, B_ULA, 1
instance = comp, \out_ULA~37 , out_ULA~37, B_ULA, 1
instance = comp, \out_ULA~38 , out_ULA~38, B_ULA, 1
instance = comp, \out_ULA~54 , out_ULA~54, B_ULA, 1
instance = comp, \out_ULA~55 , out_ULA~55, B_ULA, 1
instance = comp, \out_ULA~56 , out_ULA~56, B_ULA, 1
instance = comp, \out_ULA~57 , out_ULA~57, B_ULA, 1
instance = comp, \out_ULA~8 , out_ULA~8, B_ULA, 1
instance = comp, \out_ULA~84 , out_ULA~84, B_ULA, 1
instance = comp, \out_ULA~85 , out_ULA~85, B_ULA, 1
instance = comp, \out_ULA~60 , out_ULA~60, B_ULA, 1
instance = comp, \out_ULA~61 , out_ULA~61, B_ULA, 1
instance = comp, \out_ULA~62 , out_ULA~62, B_ULA, 1
instance = comp, \Equal13~0 , Equal13~0, B_ULA, 1
instance = comp, \B[1]~I , B[1], B_ULA, 1
instance = comp, \out_ULA~94 , out_ULA~94, B_ULA, 1
instance = comp, \out_ULA~95 , out_ULA~95, B_ULA, 1
instance = comp, \out_ULA~92 , out_ULA~92, B_ULA, 1
instance = comp, \ShiftLeft0~2 , ShiftLeft0~2, B_ULA, 1
instance = comp, \out_ULA~18 , out_ULA~18, B_ULA, 1
instance = comp, \out_ULA~20 , out_ULA~20, B_ULA, 1
instance = comp, \out_ULA~17 , out_ULA~17, B_ULA, 1
instance = comp, \out_ULA~26 , out_ULA~26, B_ULA, 1
instance = comp, \out_ULA~27 , out_ULA~27, B_ULA, 1
instance = comp, \out_ULA~93 , out_ULA~93, B_ULA, 1
instance = comp, \B[0]~I , B[0], B_ULA, 1
instance = comp, \ShiftLeft0~5 , ShiftLeft0~5, B_ULA, 1
instance = comp, \out_ULA~90 , out_ULA~90, B_ULA, 1
instance = comp, \out_ULA~91 , out_ULA~91, B_ULA, 1
instance = comp, \out_ULA~39 , out_ULA~39, B_ULA, 1
instance = comp, \out_ULA~40 , out_ULA~40, B_ULA, 1
instance = comp, \out_ULA~41 , out_ULA~41, B_ULA, 1
instance = comp, \out_ULA~42 , out_ULA~42, B_ULA, 1
instance = comp, \out_ULA~82 , out_ULA~82, B_ULA, 1
instance = comp, \out_ULA~83 , out_ULA~83, B_ULA, 1
instance = comp, \out_ULA~9 , out_ULA~9, B_ULA, 1
instance = comp, \out_ULA~70 , out_ULA~70, B_ULA, 1
instance = comp, \Equal13~1 , Equal13~1, B_ULA, 1
instance = comp, \B[3]~I , B[3], B_ULA, 1
instance = comp, \out_ULA~88 , out_ULA~88, B_ULA, 1
instance = comp, \out_ULA~89 , out_ULA~89, B_ULA, 1
instance = comp, \out_ULA~46 , out_ULA~46, B_ULA, 1
instance = comp, \out_ULA~47 , out_ULA~47, B_ULA, 1
instance = comp, \ShiftLeft0~7 , ShiftLeft0~7, B_ULA, 1
instance = comp, \ShiftLeft0~8 , ShiftLeft0~8, B_ULA, 1
instance = comp, \out_ULA~43 , out_ULA~43, B_ULA, 1
instance = comp, \out_ULA~80 , out_ULA~80, B_ULA, 1
instance = comp, \out_ULA~81 , out_ULA~81, B_ULA, 1
instance = comp, \out_ULA~77 , out_ULA~77, B_ULA, 1
instance = comp, \Equal13~2 , Equal13~2, B_ULA, 1
instance = comp, \Z~1 , Z~1, B_ULA, 1
instance = comp, \~GND , ~GND, B_ULA, 1
instance = comp, \mult|lpm_mult_component|auto_generated|mac_mult1 , mult|lpm_mult_component|auto_generated|mac_mult1, B_ULA, 1
instance = comp, \out_ULA~96 , out_ULA~96, B_ULA, 1
instance = comp, \out_ULA~97 , out_ULA~97, B_ULA, 1
instance = comp, \out_ULA~10 , out_ULA~10, B_ULA, 1
instance = comp, \out_ULA~19 , out_ULA~19, B_ULA, 1
instance = comp, \out_ULA~21 , out_ULA~21, B_ULA, 1
instance = comp, \out_ULA~22 , out_ULA~22, B_ULA, 1
instance = comp, \out_ULA~28 , out_ULA~28, B_ULA, 1
instance = comp, \out_ULA~79 , out_ULA~79, B_ULA, 1
instance = comp, \C~I , C, B_ULA, 1
instance = comp, \Z~I , Z, B_ULA, 1
instance = comp, \out_ULAM[0]~I , out_ULAM[0], B_ULA, 1
instance = comp, \out_ULAM[1]~I , out_ULAM[1], B_ULA, 1
instance = comp, \out_ULAM[2]~I , out_ULAM[2], B_ULA, 1
instance = comp, \out_ULAM[3]~I , out_ULAM[3], B_ULA, 1
instance = comp, \out_ULAM[4]~I , out_ULAM[4], B_ULA, 1
instance = comp, \out_ULAM[5]~I , out_ULAM[5], B_ULA, 1
instance = comp, \out_ULAM[6]~I , out_ULAM[6], B_ULA, 1
instance = comp, \out_ULAM[7]~I , out_ULAM[7], B_ULA, 1
