

================================================================
== Vitis HLS Report for 'multiply_ap_fixed_ap_fixed_16_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s'
================================================================
* Date:           Thu May 16 18:06:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.933 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%r_V = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 5 'read' 'r_V' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "%r_V_13 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 6 'read' 'r_V_13' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%r_V_14 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 7 'read' 'r_V_14' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (1.39ns)   --->   "%r_V_15 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 8 'read' 'r_V_15' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (1.39ns)   --->   "%r_V_16 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 9 'read' 'r_V_16' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%r_V_17 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 10 'read' 'r_V_17' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (1.39ns)   --->   "%r_V_18 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 11 'read' 'r_V_18' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (1.39ns)   --->   "%r_V_19 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 12 'read' 'r_V_19' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (1.39ns)   --->   "%r_V_20 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 13 'read' 'r_V_20' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%r_V_21 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 14 'read' 'r_V_21' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%r_V_22 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 15 'read' 'r_V_22' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (1.39ns)   --->   "%r_V_23 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 16 'read' 'r_V_23' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%r_V_24 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 17 'read' 'r_V_24' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%r_V_25 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 18 'read' 'r_V_25' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (1.39ns)   --->   "%r_V_26 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 19 'read' 'r_V_26' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (1.39ns)   --->   "%r_V_27 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 20 'read' 'r_V_27' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (1.39ns)   --->   "%r_V_28 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 21 'read' 'r_V_28' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%r_V_29 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 22 'read' 'r_V_29' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (1.39ns)   --->   "%r_V_30 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 23 'read' 'r_V_30' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (1.39ns)   --->   "%r_V_31 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 24 'read' 'r_V_31' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (1.39ns)   --->   "%r_V_32 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 25 'read' 'r_V_32' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (1.39ns)   --->   "%r_V_33 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 26 'read' 'r_V_33' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%r_V_34 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 27 'read' 'r_V_34' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%r_V_35 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 28 'read' 'r_V_35' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (1.39ns)   --->   "%r_V_36 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 29 'read' 'r_V_36' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (1.39ns)   --->   "%r_V_37 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 30 'read' 'r_V_37' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (1.39ns)   --->   "%r_V_38 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 31 'read' 'r_V_38' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (1.39ns)   --->   "%r_V_39 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 32 'read' 'r_V_39' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (1.39ns)   --->   "%r_V_40 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 33 'read' 'r_V_40' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (1.39ns)   --->   "%r_V_41 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 34 'read' 'r_V_41' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (1.39ns)   --->   "%r_V_42 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 35 'read' 'r_V_42' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (1.39ns)   --->   "%r_V_43 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 36 'read' 'r_V_43' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (1.39ns)   --->   "%r_V_44 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 37 'read' 'r_V_44' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (1.39ns)   --->   "%r_V_45 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 38 'read' 'r_V_45' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (1.39ns)   --->   "%r_V_46 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 39 'read' 'r_V_46' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (1.39ns)   --->   "%r_V_47 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 40 'read' 'r_V_47' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (1.39ns)   --->   "%r_V_48 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 41 'read' 'r_V_48' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (1.39ns)   --->   "%r_V_49 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 42 'read' 'r_V_49' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (1.39ns)   --->   "%r_V_50 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 43 'read' 'r_V_50' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (1.39ns)   --->   "%r_V_51 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 44 'read' 'r_V_51' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (1.39ns)   --->   "%r_V_52 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 45 'read' 'r_V_52' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (1.39ns)   --->   "%r_V_53 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 46 'read' 'r_V_53' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (1.39ns)   --->   "%r_V_54 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 47 'read' 'r_V_54' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (1.39ns)   --->   "%r_V_55 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 48 'read' 'r_V_55' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (1.39ns)   --->   "%r_V_56 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 49 'read' 'r_V_56' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (1.39ns)   --->   "%r_V_57 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 50 'read' 'r_V_57' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (1.39ns)   --->   "%r_V_58 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 51 'read' 'r_V_58' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (1.39ns)   --->   "%r_V_59 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 52 'read' 'r_V_59' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (1.39ns)   --->   "%r_V_60 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 53 'read' 'r_V_60' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (1.39ns)   --->   "%r_V_61 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 54 'read' 'r_V_61' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 55 [1/1] (1.39ns)   --->   "%r_V_62 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 55 'read' 'r_V_62' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (1.39ns)   --->   "%r_V_63 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 56 'read' 'r_V_63' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (1.39ns)   --->   "%r_V_64 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 57 'read' 'r_V_64' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 58 [1/1] (1.39ns)   --->   "%r_V_65 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 58 'read' 'r_V_65' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (1.39ns)   --->   "%r_V_66 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 59 'read' 'r_V_66' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (1.39ns)   --->   "%r_V_67 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 60 'read' 'r_V_67' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 61 [1/1] (1.39ns)   --->   "%r_V_68 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 61 'read' 'r_V_68' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (1.39ns)   --->   "%r_V_69 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 62 'read' 'r_V_69' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 63 [1/1] (1.39ns)   --->   "%r_V_70 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 63 'read' 'r_V_70' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (1.39ns)   --->   "%r_V_71 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 64 'read' 'r_V_71' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 65 [1/1] (1.39ns)   --->   "%r_V_72 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 65 'read' 'r_V_72' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 66 [1/1] (1.39ns)   --->   "%r_V_73 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 66 'read' 'r_V_73' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 67 [1/1] (1.39ns)   --->   "%r_V_74 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 67 'read' 'r_V_74' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 68 [1/1] (1.39ns)   --->   "%r_V_75 = read i18 @_ssdm_op_Read.ap_fifo.volatile.i18P0A, i18 %layer12_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122]   --->   Operation 68 'read' 'r_V_75' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 1> <FIFO>
ST_1 : Operation 69 [1/1] (1.34ns)   --->   "%layer13_out_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 69 'read' 'layer13_out_0_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 70 [1/1] (1.34ns)   --->   "%layer13_out_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 70 'read' 'layer13_out_1_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 71 [1/1] (1.34ns)   --->   "%layer13_out_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 71 'read' 'layer13_out_2_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 72 [1/1] (1.34ns)   --->   "%layer13_out_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 72 'read' 'layer13_out_3_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 73 [1/1] (1.34ns)   --->   "%layer13_out_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 73 'read' 'layer13_out_4_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 74 [1/1] (1.34ns)   --->   "%layer13_out_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 74 'read' 'layer13_out_5_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 75 [1/1] (1.34ns)   --->   "%layer13_out_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 75 'read' 'layer13_out_6_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 76 [1/1] (1.34ns)   --->   "%layer13_out_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 76 'read' 'layer13_out_7_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 77 [1/1] (1.34ns)   --->   "%layer13_out_8_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 77 'read' 'layer13_out_8_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 78 [1/1] (1.34ns)   --->   "%layer13_out_9_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 78 'read' 'layer13_out_9_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 79 [1/1] (1.34ns)   --->   "%layer13_out_10_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 79 'read' 'layer13_out_10_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 80 [1/1] (1.34ns)   --->   "%layer13_out_11_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 80 'read' 'layer13_out_11_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 81 [1/1] (1.34ns)   --->   "%layer13_out_12_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 81 'read' 'layer13_out_12_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 82 [1/1] (1.34ns)   --->   "%layer13_out_13_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 82 'read' 'layer13_out_13_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 83 [1/1] (1.34ns)   --->   "%layer13_out_14_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 83 'read' 'layer13_out_14_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 84 [1/1] (1.34ns)   --->   "%layer13_out_15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 84 'read' 'layer13_out_15_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 85 [1/1] (1.34ns)   --->   "%layer13_out_16_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 85 'read' 'layer13_out_16_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 86 [1/1] (1.34ns)   --->   "%layer13_out_17_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 86 'read' 'layer13_out_17_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 87 [1/1] (1.34ns)   --->   "%layer13_out_18_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 87 'read' 'layer13_out_18_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 88 [1/1] (1.34ns)   --->   "%layer13_out_19_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 88 'read' 'layer13_out_19_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 89 [1/1] (1.34ns)   --->   "%layer13_out_20_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 89 'read' 'layer13_out_20_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 90 [1/1] (1.34ns)   --->   "%layer13_out_21_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 90 'read' 'layer13_out_21_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 91 [1/1] (1.34ns)   --->   "%layer13_out_22_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 91 'read' 'layer13_out_22_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 92 [1/1] (1.34ns)   --->   "%layer13_out_23_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 92 'read' 'layer13_out_23_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 93 [1/1] (1.34ns)   --->   "%layer13_out_24_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 93 'read' 'layer13_out_24_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 94 [1/1] (1.34ns)   --->   "%layer13_out_25_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 94 'read' 'layer13_out_25_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 95 [1/1] (1.34ns)   --->   "%layer13_out_26_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 95 'read' 'layer13_out_26_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 96 [1/1] (1.34ns)   --->   "%layer13_out_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 96 'read' 'layer13_out_27_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 97 [1/1] (1.34ns)   --->   "%layer13_out_28_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 97 'read' 'layer13_out_28_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 98 [1/1] (1.34ns)   --->   "%layer13_out_29_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 98 'read' 'layer13_out_29_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 99 [1/1] (1.34ns)   --->   "%layer13_out_30_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 99 'read' 'layer13_out_30_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 100 [1/1] (1.34ns)   --->   "%layer13_out_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 100 'read' 'layer13_out_31_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 101 [1/1] (1.34ns)   --->   "%layer13_out_32_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 101 'read' 'layer13_out_32_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 102 [1/1] (1.34ns)   --->   "%layer13_out_33_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 102 'read' 'layer13_out_33_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 103 [1/1] (1.34ns)   --->   "%layer13_out_34_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 103 'read' 'layer13_out_34_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 104 [1/1] (1.34ns)   --->   "%layer13_out_35_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 104 'read' 'layer13_out_35_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 105 [1/1] (1.34ns)   --->   "%layer13_out_36_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 105 'read' 'layer13_out_36_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 106 [1/1] (1.34ns)   --->   "%layer13_out_37_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 106 'read' 'layer13_out_37_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 107 [1/1] (1.34ns)   --->   "%layer13_out_38_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 107 'read' 'layer13_out_38_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 108 [1/1] (1.34ns)   --->   "%layer13_out_39_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 108 'read' 'layer13_out_39_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 109 [1/1] (1.34ns)   --->   "%layer13_out_40_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 109 'read' 'layer13_out_40_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 110 [1/1] (1.34ns)   --->   "%layer13_out_41_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 110 'read' 'layer13_out_41_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 111 [1/1] (1.34ns)   --->   "%layer13_out_42_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 111 'read' 'layer13_out_42_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 112 [1/1] (1.34ns)   --->   "%layer13_out_43_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 112 'read' 'layer13_out_43_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 113 [1/1] (1.34ns)   --->   "%layer13_out_44_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 113 'read' 'layer13_out_44_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 114 [1/1] (1.34ns)   --->   "%layer13_out_45_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 114 'read' 'layer13_out_45_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 115 [1/1] (1.34ns)   --->   "%layer13_out_46_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 115 'read' 'layer13_out_46_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 116 [1/1] (1.34ns)   --->   "%layer13_out_47_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 116 'read' 'layer13_out_47_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 117 [1/1] (1.34ns)   --->   "%layer13_out_48_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 117 'read' 'layer13_out_48_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 118 [1/1] (1.34ns)   --->   "%layer13_out_49_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 118 'read' 'layer13_out_49_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 119 [1/1] (1.34ns)   --->   "%layer13_out_50_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 119 'read' 'layer13_out_50_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 120 [1/1] (1.34ns)   --->   "%layer13_out_51_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 120 'read' 'layer13_out_51_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 121 [1/1] (1.34ns)   --->   "%layer13_out_52_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 121 'read' 'layer13_out_52_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 122 [1/1] (1.34ns)   --->   "%layer13_out_53_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 122 'read' 'layer13_out_53_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 123 [1/1] (1.34ns)   --->   "%layer13_out_54_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 123 'read' 'layer13_out_54_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 124 [1/1] (1.34ns)   --->   "%layer13_out_55_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 124 'read' 'layer13_out_55_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 125 [1/1] (1.34ns)   --->   "%layer13_out_56_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 125 'read' 'layer13_out_56_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 126 [1/1] (1.34ns)   --->   "%layer13_out_57_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 126 'read' 'layer13_out_57_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 127 [1/1] (1.34ns)   --->   "%layer13_out_58_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 127 'read' 'layer13_out_58_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 128 [1/1] (1.34ns)   --->   "%layer13_out_59_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 128 'read' 'layer13_out_59_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 129 [1/1] (1.34ns)   --->   "%layer13_out_60_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 129 'read' 'layer13_out_60_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 130 [1/1] (1.34ns)   --->   "%layer13_out_61_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 130 'read' 'layer13_out_61_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 131 [1/1] (1.34ns)   --->   "%layer13_out_62_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 131 'read' 'layer13_out_62_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 132 [1/1] (1.34ns)   --->   "%layer13_out_63_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer13_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:126]   --->   Operation 132 'read' 'layer13_out_63_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i18 %r_V"   --->   Operation 133 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %layer13_out_0_read"   --->   Operation 134 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 %sext_ln1270_1"   --->   Operation 135 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i18 %r_V_13"   --->   Operation 136 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i16 %layer13_out_1_read"   --->   Operation 137 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_2, i29 %sext_ln1270_3"   --->   Operation 138 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i18 %r_V_14"   --->   Operation 139 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i16 %layer13_out_2_read"   --->   Operation 140 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_4, i29 %sext_ln1270_5"   --->   Operation 141 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i18 %r_V_15"   --->   Operation 142 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i16 %layer13_out_3_read"   --->   Operation 143 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_6, i29 %sext_ln1270_7"   --->   Operation 144 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i18 %r_V_16"   --->   Operation 145 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %layer13_out_4_read"   --->   Operation 146 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i29 %sext_ln1270_8, i29 %sext_ln1270_9"   --->   Operation 147 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i18 %r_V_17"   --->   Operation 148 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i16 %layer13_out_5_read"   --->   Operation 149 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_5 = mul i29 %sext_ln1270_10, i29 %sext_ln1270_11"   --->   Operation 150 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i18 %r_V_18"   --->   Operation 151 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i16 %layer13_out_6_read"   --->   Operation 152 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_6 = mul i29 %sext_ln1270_12, i29 %sext_ln1270_13"   --->   Operation 153 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i18 %r_V_19"   --->   Operation 154 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i16 %layer13_out_7_read"   --->   Operation 155 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_7 = mul i29 %sext_ln1270_14, i29 %sext_ln1270_15"   --->   Operation 156 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i18 %r_V_20"   --->   Operation 157 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i16 %layer13_out_8_read"   --->   Operation 158 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_8 = mul i29 %sext_ln1270_16, i29 %sext_ln1270_17"   --->   Operation 159 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i18 %r_V_21"   --->   Operation 160 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i16 %layer13_out_9_read"   --->   Operation 161 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_9 = mul i29 %sext_ln1270_18, i29 %sext_ln1270_19"   --->   Operation 162 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i18 %r_V_22"   --->   Operation 163 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i16 %layer13_out_10_read"   --->   Operation 164 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_10 = mul i29 %sext_ln1270_20, i29 %sext_ln1270_21"   --->   Operation 165 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i18 %r_V_23"   --->   Operation 166 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i16 %layer13_out_11_read"   --->   Operation 167 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_11 = mul i29 %sext_ln1270_22, i29 %sext_ln1270_23"   --->   Operation 168 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i18 %r_V_24"   --->   Operation 169 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i16 %layer13_out_12_read"   --->   Operation 170 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_12 = mul i29 %sext_ln1270_24, i29 %sext_ln1270_25"   --->   Operation 171 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i18 %r_V_25"   --->   Operation 172 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i16 %layer13_out_13_read"   --->   Operation 173 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_13 = mul i29 %sext_ln1270_26, i29 %sext_ln1270_27"   --->   Operation 174 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i18 %r_V_26"   --->   Operation 175 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i16 %layer13_out_14_read"   --->   Operation 176 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_14 = mul i29 %sext_ln1270_28, i29 %sext_ln1270_29"   --->   Operation 177 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i18 %r_V_27"   --->   Operation 178 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i16 %layer13_out_15_read"   --->   Operation 179 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_15 = mul i29 %sext_ln1270_30, i29 %sext_ln1270_31"   --->   Operation 180 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i18 %r_V_28"   --->   Operation 181 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i16 %layer13_out_16_read"   --->   Operation 182 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_16 = mul i29 %sext_ln1270_32, i29 %sext_ln1270_33"   --->   Operation 183 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i18 %r_V_29"   --->   Operation 184 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i16 %layer13_out_17_read"   --->   Operation 185 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_17 = mul i29 %sext_ln1270_34, i29 %sext_ln1270_35"   --->   Operation 186 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i18 %r_V_30"   --->   Operation 187 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i16 %layer13_out_18_read"   --->   Operation 188 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_18 = mul i29 %sext_ln1270_36, i29 %sext_ln1270_37"   --->   Operation 189 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i18 %r_V_31"   --->   Operation 190 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i16 %layer13_out_19_read"   --->   Operation 191 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_19 = mul i29 %sext_ln1270_38, i29 %sext_ln1270_39"   --->   Operation 192 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i18 %r_V_32"   --->   Operation 193 'sext' 'sext_ln1270_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1270_41 = sext i16 %layer13_out_20_read"   --->   Operation 194 'sext' 'sext_ln1270_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_20 = mul i29 %sext_ln1270_40, i29 %sext_ln1270_41"   --->   Operation 195 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i18 %r_V_33"   --->   Operation 196 'sext' 'sext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i16 %layer13_out_21_read"   --->   Operation 197 'sext' 'sext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_21 = mul i29 %sext_ln1270_42, i29 %sext_ln1270_43"   --->   Operation 198 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i18 %r_V_34"   --->   Operation 199 'sext' 'sext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i16 %layer13_out_22_read"   --->   Operation 200 'sext' 'sext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_22 = mul i29 %sext_ln1270_44, i29 %sext_ln1270_45"   --->   Operation 201 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i18 %r_V_35"   --->   Operation 202 'sext' 'sext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i16 %layer13_out_23_read"   --->   Operation 203 'sext' 'sext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_23 = mul i29 %sext_ln1270_46, i29 %sext_ln1270_47"   --->   Operation 204 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i18 %r_V_36"   --->   Operation 205 'sext' 'sext_ln1270_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i16 %layer13_out_24_read"   --->   Operation 206 'sext' 'sext_ln1270_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_24 = mul i29 %sext_ln1270_48, i29 %sext_ln1270_49"   --->   Operation 207 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i18 %r_V_37"   --->   Operation 208 'sext' 'sext_ln1270_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i16 %layer13_out_25_read"   --->   Operation 209 'sext' 'sext_ln1270_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_25 = mul i29 %sext_ln1270_50, i29 %sext_ln1270_51"   --->   Operation 210 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i18 %r_V_38"   --->   Operation 211 'sext' 'sext_ln1270_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i16 %layer13_out_26_read"   --->   Operation 212 'sext' 'sext_ln1270_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_26 = mul i29 %sext_ln1270_52, i29 %sext_ln1270_53"   --->   Operation 213 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i18 %r_V_39"   --->   Operation 214 'sext' 'sext_ln1270_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i16 %layer13_out_27_read"   --->   Operation 215 'sext' 'sext_ln1270_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_27 = mul i29 %sext_ln1270_54, i29 %sext_ln1270_55"   --->   Operation 216 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i18 %r_V_40"   --->   Operation 217 'sext' 'sext_ln1270_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i16 %layer13_out_28_read"   --->   Operation 218 'sext' 'sext_ln1270_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_28 = mul i29 %sext_ln1270_56, i29 %sext_ln1270_57"   --->   Operation 219 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i18 %r_V_41"   --->   Operation 220 'sext' 'sext_ln1270_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i16 %layer13_out_29_read"   --->   Operation 221 'sext' 'sext_ln1270_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_29 = mul i29 %sext_ln1270_58, i29 %sext_ln1270_59"   --->   Operation 222 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i18 %r_V_42"   --->   Operation 223 'sext' 'sext_ln1270_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i16 %layer13_out_30_read"   --->   Operation 224 'sext' 'sext_ln1270_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_30 = mul i29 %sext_ln1270_60, i29 %sext_ln1270_61"   --->   Operation 225 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i18 %r_V_43"   --->   Operation 226 'sext' 'sext_ln1270_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i16 %layer13_out_31_read"   --->   Operation 227 'sext' 'sext_ln1270_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_31 = mul i29 %sext_ln1270_62, i29 %sext_ln1270_63"   --->   Operation 228 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i18 %r_V_44"   --->   Operation 229 'sext' 'sext_ln1270_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i16 %layer13_out_32_read"   --->   Operation 230 'sext' 'sext_ln1270_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_32 = mul i29 %sext_ln1270_64, i29 %sext_ln1270_65"   --->   Operation 231 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i18 %r_V_45"   --->   Operation 232 'sext' 'sext_ln1270_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i16 %layer13_out_33_read"   --->   Operation 233 'sext' 'sext_ln1270_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_33 = mul i29 %sext_ln1270_66, i29 %sext_ln1270_67"   --->   Operation 234 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i18 %r_V_46"   --->   Operation 235 'sext' 'sext_ln1270_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i16 %layer13_out_34_read"   --->   Operation 236 'sext' 'sext_ln1270_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_34 = mul i29 %sext_ln1270_68, i29 %sext_ln1270_69"   --->   Operation 237 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i18 %r_V_47"   --->   Operation 238 'sext' 'sext_ln1270_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i16 %layer13_out_35_read"   --->   Operation 239 'sext' 'sext_ln1270_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_35 = mul i29 %sext_ln1270_70, i29 %sext_ln1270_71"   --->   Operation 240 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i18 %r_V_48"   --->   Operation 241 'sext' 'sext_ln1270_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i16 %layer13_out_36_read"   --->   Operation 242 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_36 = mul i29 %sext_ln1270_72, i29 %sext_ln1270_73"   --->   Operation 243 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i18 %r_V_49"   --->   Operation 244 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i16 %layer13_out_37_read"   --->   Operation 245 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_37 = mul i29 %sext_ln1270_74, i29 %sext_ln1270_75"   --->   Operation 246 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i18 %r_V_50"   --->   Operation 247 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i16 %layer13_out_38_read"   --->   Operation 248 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_38 = mul i29 %sext_ln1270_76, i29 %sext_ln1270_77"   --->   Operation 249 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i18 %r_V_51"   --->   Operation 250 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i16 %layer13_out_39_read"   --->   Operation 251 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_39 = mul i29 %sext_ln1270_78, i29 %sext_ln1270_79"   --->   Operation 252 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i18 %r_V_52"   --->   Operation 253 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i16 %layer13_out_40_read"   --->   Operation 254 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_40 = mul i29 %sext_ln1270_80, i29 %sext_ln1270_81"   --->   Operation 255 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i18 %r_V_53"   --->   Operation 256 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i16 %layer13_out_41_read"   --->   Operation 257 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_41 = mul i29 %sext_ln1270_82, i29 %sext_ln1270_83"   --->   Operation 258 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1270_84 = sext i18 %r_V_54"   --->   Operation 259 'sext' 'sext_ln1270_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1270_85 = sext i16 %layer13_out_42_read"   --->   Operation 260 'sext' 'sext_ln1270_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_42 = mul i29 %sext_ln1270_84, i29 %sext_ln1270_85"   --->   Operation 261 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1270_86 = sext i18 %r_V_55"   --->   Operation 262 'sext' 'sext_ln1270_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1270_87 = sext i16 %layer13_out_43_read"   --->   Operation 263 'sext' 'sext_ln1270_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_43 = mul i29 %sext_ln1270_86, i29 %sext_ln1270_87"   --->   Operation 264 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1270_88 = sext i18 %r_V_56"   --->   Operation 265 'sext' 'sext_ln1270_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1270_89 = sext i16 %layer13_out_44_read"   --->   Operation 266 'sext' 'sext_ln1270_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_44 = mul i29 %sext_ln1270_88, i29 %sext_ln1270_89"   --->   Operation 267 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1270_90 = sext i18 %r_V_57"   --->   Operation 268 'sext' 'sext_ln1270_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1270_91 = sext i16 %layer13_out_45_read"   --->   Operation 269 'sext' 'sext_ln1270_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_45 = mul i29 %sext_ln1270_90, i29 %sext_ln1270_91"   --->   Operation 270 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1270_92 = sext i18 %r_V_58"   --->   Operation 271 'sext' 'sext_ln1270_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1270_93 = sext i16 %layer13_out_46_read"   --->   Operation 272 'sext' 'sext_ln1270_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_46 = mul i29 %sext_ln1270_92, i29 %sext_ln1270_93"   --->   Operation 273 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1270_94 = sext i18 %r_V_59"   --->   Operation 274 'sext' 'sext_ln1270_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1270_95 = sext i16 %layer13_out_47_read"   --->   Operation 275 'sext' 'sext_ln1270_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_47 = mul i29 %sext_ln1270_94, i29 %sext_ln1270_95"   --->   Operation 276 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1270_96 = sext i18 %r_V_60"   --->   Operation 277 'sext' 'sext_ln1270_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1270_97 = sext i16 %layer13_out_48_read"   --->   Operation 278 'sext' 'sext_ln1270_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_48 = mul i29 %sext_ln1270_96, i29 %sext_ln1270_97"   --->   Operation 279 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1270_98 = sext i18 %r_V_61"   --->   Operation 280 'sext' 'sext_ln1270_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1270_99 = sext i16 %layer13_out_49_read"   --->   Operation 281 'sext' 'sext_ln1270_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_49 = mul i29 %sext_ln1270_98, i29 %sext_ln1270_99"   --->   Operation 282 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1270_100 = sext i18 %r_V_62"   --->   Operation 283 'sext' 'sext_ln1270_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1270_101 = sext i16 %layer13_out_50_read"   --->   Operation 284 'sext' 'sext_ln1270_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_50 = mul i29 %sext_ln1270_100, i29 %sext_ln1270_101"   --->   Operation 285 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1270_102 = sext i18 %r_V_63"   --->   Operation 286 'sext' 'sext_ln1270_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1270_103 = sext i16 %layer13_out_51_read"   --->   Operation 287 'sext' 'sext_ln1270_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_51 = mul i29 %sext_ln1270_102, i29 %sext_ln1270_103"   --->   Operation 288 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1270_104 = sext i18 %r_V_64"   --->   Operation 289 'sext' 'sext_ln1270_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1270_105 = sext i16 %layer13_out_52_read"   --->   Operation 290 'sext' 'sext_ln1270_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_52 = mul i29 %sext_ln1270_104, i29 %sext_ln1270_105"   --->   Operation 291 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1270_106 = sext i18 %r_V_65"   --->   Operation 292 'sext' 'sext_ln1270_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1270_107 = sext i16 %layer13_out_53_read"   --->   Operation 293 'sext' 'sext_ln1270_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_53 = mul i29 %sext_ln1270_106, i29 %sext_ln1270_107"   --->   Operation 294 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1270_108 = sext i18 %r_V_66"   --->   Operation 295 'sext' 'sext_ln1270_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1270_109 = sext i16 %layer13_out_54_read"   --->   Operation 296 'sext' 'sext_ln1270_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_54 = mul i29 %sext_ln1270_108, i29 %sext_ln1270_109"   --->   Operation 297 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1270_110 = sext i18 %r_V_67"   --->   Operation 298 'sext' 'sext_ln1270_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1270_111 = sext i16 %layer13_out_55_read"   --->   Operation 299 'sext' 'sext_ln1270_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_55 = mul i29 %sext_ln1270_110, i29 %sext_ln1270_111"   --->   Operation 300 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1270_112 = sext i18 %r_V_68"   --->   Operation 301 'sext' 'sext_ln1270_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1270_113 = sext i16 %layer13_out_56_read"   --->   Operation 302 'sext' 'sext_ln1270_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_56 = mul i29 %sext_ln1270_112, i29 %sext_ln1270_113"   --->   Operation 303 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1270_114 = sext i18 %r_V_69"   --->   Operation 304 'sext' 'sext_ln1270_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1270_115 = sext i16 %layer13_out_57_read"   --->   Operation 305 'sext' 'sext_ln1270_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_57 = mul i29 %sext_ln1270_114, i29 %sext_ln1270_115"   --->   Operation 306 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1270_116 = sext i18 %r_V_70"   --->   Operation 307 'sext' 'sext_ln1270_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1270_117 = sext i16 %layer13_out_58_read"   --->   Operation 308 'sext' 'sext_ln1270_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_58 = mul i29 %sext_ln1270_116, i29 %sext_ln1270_117"   --->   Operation 309 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1270_118 = sext i18 %r_V_71"   --->   Operation 310 'sext' 'sext_ln1270_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1270_119 = sext i16 %layer13_out_59_read"   --->   Operation 311 'sext' 'sext_ln1270_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_59 = mul i29 %sext_ln1270_118, i29 %sext_ln1270_119"   --->   Operation 312 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1270_120 = sext i18 %r_V_72"   --->   Operation 313 'sext' 'sext_ln1270_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1270_121 = sext i16 %layer13_out_60_read"   --->   Operation 314 'sext' 'sext_ln1270_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_60 = mul i29 %sext_ln1270_120, i29 %sext_ln1270_121"   --->   Operation 315 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1270_122 = sext i18 %r_V_73"   --->   Operation 316 'sext' 'sext_ln1270_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1270_123 = sext i16 %layer13_out_61_read"   --->   Operation 317 'sext' 'sext_ln1270_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_61 = mul i29 %sext_ln1270_122, i29 %sext_ln1270_123"   --->   Operation 318 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1270_124 = sext i18 %r_V_74"   --->   Operation 319 'sext' 'sext_ln1270_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1270_125 = sext i16 %layer13_out_62_read"   --->   Operation 320 'sext' 'sext_ln1270_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_62 = mul i29 %sext_ln1270_124, i29 %sext_ln1270_125"   --->   Operation 321 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1270_126 = sext i18 %r_V_75"   --->   Operation 322 'sext' 'sext_ln1270_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1270_127 = sext i16 %layer13_out_63_read"   --->   Operation 323 'sext' 'sext_ln1270_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_63 = mul i29 %sext_ln1270_126, i29 %sext_ln1270_127"   --->   Operation 324 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 325 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 %sext_ln1270_1"   --->   Operation 325 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_2, i29 %sext_ln1270_3"   --->   Operation 326 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 327 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_4, i29 %sext_ln1270_5"   --->   Operation 327 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 328 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_6, i29 %sext_ln1270_7"   --->   Operation 328 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 329 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i29 %sext_ln1270_8, i29 %sext_ln1270_9"   --->   Operation 329 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 330 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_5 = mul i29 %sext_ln1270_10, i29 %sext_ln1270_11"   --->   Operation 330 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 331 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_6 = mul i29 %sext_ln1270_12, i29 %sext_ln1270_13"   --->   Operation 331 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 332 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_7 = mul i29 %sext_ln1270_14, i29 %sext_ln1270_15"   --->   Operation 332 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 333 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_8 = mul i29 %sext_ln1270_16, i29 %sext_ln1270_17"   --->   Operation 333 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 334 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_9 = mul i29 %sext_ln1270_18, i29 %sext_ln1270_19"   --->   Operation 334 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 335 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_10 = mul i29 %sext_ln1270_20, i29 %sext_ln1270_21"   --->   Operation 335 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 336 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_11 = mul i29 %sext_ln1270_22, i29 %sext_ln1270_23"   --->   Operation 336 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 337 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_12 = mul i29 %sext_ln1270_24, i29 %sext_ln1270_25"   --->   Operation 337 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 338 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_13 = mul i29 %sext_ln1270_26, i29 %sext_ln1270_27"   --->   Operation 338 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 339 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_14 = mul i29 %sext_ln1270_28, i29 %sext_ln1270_29"   --->   Operation 339 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 340 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_15 = mul i29 %sext_ln1270_30, i29 %sext_ln1270_31"   --->   Operation 340 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 341 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_16 = mul i29 %sext_ln1270_32, i29 %sext_ln1270_33"   --->   Operation 341 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 342 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_17 = mul i29 %sext_ln1270_34, i29 %sext_ln1270_35"   --->   Operation 342 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_18 = mul i29 %sext_ln1270_36, i29 %sext_ln1270_37"   --->   Operation 343 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 344 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_19 = mul i29 %sext_ln1270_38, i29 %sext_ln1270_39"   --->   Operation 344 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 345 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_20 = mul i29 %sext_ln1270_40, i29 %sext_ln1270_41"   --->   Operation 345 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 346 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_21 = mul i29 %sext_ln1270_42, i29 %sext_ln1270_43"   --->   Operation 346 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 347 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_22 = mul i29 %sext_ln1270_44, i29 %sext_ln1270_45"   --->   Operation 347 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 348 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_23 = mul i29 %sext_ln1270_46, i29 %sext_ln1270_47"   --->   Operation 348 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 349 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_24 = mul i29 %sext_ln1270_48, i29 %sext_ln1270_49"   --->   Operation 349 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 350 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_25 = mul i29 %sext_ln1270_50, i29 %sext_ln1270_51"   --->   Operation 350 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 351 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_26 = mul i29 %sext_ln1270_52, i29 %sext_ln1270_53"   --->   Operation 351 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 352 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_27 = mul i29 %sext_ln1270_54, i29 %sext_ln1270_55"   --->   Operation 352 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 353 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_28 = mul i29 %sext_ln1270_56, i29 %sext_ln1270_57"   --->   Operation 353 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 354 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_29 = mul i29 %sext_ln1270_58, i29 %sext_ln1270_59"   --->   Operation 354 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 355 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_30 = mul i29 %sext_ln1270_60, i29 %sext_ln1270_61"   --->   Operation 355 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 356 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_31 = mul i29 %sext_ln1270_62, i29 %sext_ln1270_63"   --->   Operation 356 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 357 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_32 = mul i29 %sext_ln1270_64, i29 %sext_ln1270_65"   --->   Operation 357 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 358 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_33 = mul i29 %sext_ln1270_66, i29 %sext_ln1270_67"   --->   Operation 358 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 359 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_34 = mul i29 %sext_ln1270_68, i29 %sext_ln1270_69"   --->   Operation 359 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 360 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_35 = mul i29 %sext_ln1270_70, i29 %sext_ln1270_71"   --->   Operation 360 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 361 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_36 = mul i29 %sext_ln1270_72, i29 %sext_ln1270_73"   --->   Operation 361 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 362 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_37 = mul i29 %sext_ln1270_74, i29 %sext_ln1270_75"   --->   Operation 362 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 363 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_38 = mul i29 %sext_ln1270_76, i29 %sext_ln1270_77"   --->   Operation 363 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 364 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_39 = mul i29 %sext_ln1270_78, i29 %sext_ln1270_79"   --->   Operation 364 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 365 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_40 = mul i29 %sext_ln1270_80, i29 %sext_ln1270_81"   --->   Operation 365 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 366 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_41 = mul i29 %sext_ln1270_82, i29 %sext_ln1270_83"   --->   Operation 366 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 367 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_42 = mul i29 %sext_ln1270_84, i29 %sext_ln1270_85"   --->   Operation 367 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 368 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_43 = mul i29 %sext_ln1270_86, i29 %sext_ln1270_87"   --->   Operation 368 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 369 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_44 = mul i29 %sext_ln1270_88, i29 %sext_ln1270_89"   --->   Operation 369 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 370 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_45 = mul i29 %sext_ln1270_90, i29 %sext_ln1270_91"   --->   Operation 370 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 371 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_46 = mul i29 %sext_ln1270_92, i29 %sext_ln1270_93"   --->   Operation 371 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 372 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_47 = mul i29 %sext_ln1270_94, i29 %sext_ln1270_95"   --->   Operation 372 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 373 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_48 = mul i29 %sext_ln1270_96, i29 %sext_ln1270_97"   --->   Operation 373 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 374 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_49 = mul i29 %sext_ln1270_98, i29 %sext_ln1270_99"   --->   Operation 374 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 375 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_50 = mul i29 %sext_ln1270_100, i29 %sext_ln1270_101"   --->   Operation 375 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 376 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_51 = mul i29 %sext_ln1270_102, i29 %sext_ln1270_103"   --->   Operation 376 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 377 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_52 = mul i29 %sext_ln1270_104, i29 %sext_ln1270_105"   --->   Operation 377 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 378 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_53 = mul i29 %sext_ln1270_106, i29 %sext_ln1270_107"   --->   Operation 378 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 379 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_54 = mul i29 %sext_ln1270_108, i29 %sext_ln1270_109"   --->   Operation 379 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_55 = mul i29 %sext_ln1270_110, i29 %sext_ln1270_111"   --->   Operation 380 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 381 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_56 = mul i29 %sext_ln1270_112, i29 %sext_ln1270_113"   --->   Operation 381 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 382 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_57 = mul i29 %sext_ln1270_114, i29 %sext_ln1270_115"   --->   Operation 382 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 383 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_58 = mul i29 %sext_ln1270_116, i29 %sext_ln1270_117"   --->   Operation 383 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 384 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_59 = mul i29 %sext_ln1270_118, i29 %sext_ln1270_119"   --->   Operation 384 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 385 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_60 = mul i29 %sext_ln1270_120, i29 %sext_ln1270_121"   --->   Operation 385 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 386 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_61 = mul i29 %sext_ln1270_122, i29 %sext_ln1270_123"   --->   Operation 386 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 387 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_62 = mul i29 %sext_ln1270_124, i29 %sext_ln1270_125"   --->   Operation 387 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 388 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_63 = mul i29 %sext_ln1270_126, i29 %sext_ln1270_127"   --->   Operation 388 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 389 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 %sext_ln1270_1"   --->   Operation 389 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 390 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_2, i29 %sext_ln1270_3"   --->   Operation 390 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 391 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_4, i29 %sext_ln1270_5"   --->   Operation 391 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 392 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_6, i29 %sext_ln1270_7"   --->   Operation 392 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i29 %sext_ln1270_8, i29 %sext_ln1270_9"   --->   Operation 393 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 394 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_5 = mul i29 %sext_ln1270_10, i29 %sext_ln1270_11"   --->   Operation 394 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 395 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_6 = mul i29 %sext_ln1270_12, i29 %sext_ln1270_13"   --->   Operation 395 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 396 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_7 = mul i29 %sext_ln1270_14, i29 %sext_ln1270_15"   --->   Operation 396 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 397 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_8 = mul i29 %sext_ln1270_16, i29 %sext_ln1270_17"   --->   Operation 397 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 398 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_9 = mul i29 %sext_ln1270_18, i29 %sext_ln1270_19"   --->   Operation 398 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 399 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_10 = mul i29 %sext_ln1270_20, i29 %sext_ln1270_21"   --->   Operation 399 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 400 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_11 = mul i29 %sext_ln1270_22, i29 %sext_ln1270_23"   --->   Operation 400 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 401 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_12 = mul i29 %sext_ln1270_24, i29 %sext_ln1270_25"   --->   Operation 401 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 402 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_13 = mul i29 %sext_ln1270_26, i29 %sext_ln1270_27"   --->   Operation 402 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 403 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_14 = mul i29 %sext_ln1270_28, i29 %sext_ln1270_29"   --->   Operation 403 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 404 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_15 = mul i29 %sext_ln1270_30, i29 %sext_ln1270_31"   --->   Operation 404 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 405 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_16 = mul i29 %sext_ln1270_32, i29 %sext_ln1270_33"   --->   Operation 405 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 406 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_17 = mul i29 %sext_ln1270_34, i29 %sext_ln1270_35"   --->   Operation 406 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 407 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_18 = mul i29 %sext_ln1270_36, i29 %sext_ln1270_37"   --->   Operation 407 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 408 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_19 = mul i29 %sext_ln1270_38, i29 %sext_ln1270_39"   --->   Operation 408 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 409 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_20 = mul i29 %sext_ln1270_40, i29 %sext_ln1270_41"   --->   Operation 409 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 410 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_21 = mul i29 %sext_ln1270_42, i29 %sext_ln1270_43"   --->   Operation 410 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 411 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_22 = mul i29 %sext_ln1270_44, i29 %sext_ln1270_45"   --->   Operation 411 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 412 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_23 = mul i29 %sext_ln1270_46, i29 %sext_ln1270_47"   --->   Operation 412 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 413 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_24 = mul i29 %sext_ln1270_48, i29 %sext_ln1270_49"   --->   Operation 413 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 414 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_25 = mul i29 %sext_ln1270_50, i29 %sext_ln1270_51"   --->   Operation 414 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 415 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_26 = mul i29 %sext_ln1270_52, i29 %sext_ln1270_53"   --->   Operation 415 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 416 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_27 = mul i29 %sext_ln1270_54, i29 %sext_ln1270_55"   --->   Operation 416 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 417 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_28 = mul i29 %sext_ln1270_56, i29 %sext_ln1270_57"   --->   Operation 417 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 418 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_29 = mul i29 %sext_ln1270_58, i29 %sext_ln1270_59"   --->   Operation 418 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 419 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_30 = mul i29 %sext_ln1270_60, i29 %sext_ln1270_61"   --->   Operation 419 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 420 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_31 = mul i29 %sext_ln1270_62, i29 %sext_ln1270_63"   --->   Operation 420 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 421 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_32 = mul i29 %sext_ln1270_64, i29 %sext_ln1270_65"   --->   Operation 421 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 422 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_33 = mul i29 %sext_ln1270_66, i29 %sext_ln1270_67"   --->   Operation 422 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 423 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_34 = mul i29 %sext_ln1270_68, i29 %sext_ln1270_69"   --->   Operation 423 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 424 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_35 = mul i29 %sext_ln1270_70, i29 %sext_ln1270_71"   --->   Operation 424 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 425 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_36 = mul i29 %sext_ln1270_72, i29 %sext_ln1270_73"   --->   Operation 425 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 426 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_37 = mul i29 %sext_ln1270_74, i29 %sext_ln1270_75"   --->   Operation 426 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 427 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_38 = mul i29 %sext_ln1270_76, i29 %sext_ln1270_77"   --->   Operation 427 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 428 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_39 = mul i29 %sext_ln1270_78, i29 %sext_ln1270_79"   --->   Operation 428 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 429 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_40 = mul i29 %sext_ln1270_80, i29 %sext_ln1270_81"   --->   Operation 429 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 430 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_41 = mul i29 %sext_ln1270_82, i29 %sext_ln1270_83"   --->   Operation 430 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_42 = mul i29 %sext_ln1270_84, i29 %sext_ln1270_85"   --->   Operation 431 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 432 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_43 = mul i29 %sext_ln1270_86, i29 %sext_ln1270_87"   --->   Operation 432 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 433 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_44 = mul i29 %sext_ln1270_88, i29 %sext_ln1270_89"   --->   Operation 433 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 434 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_45 = mul i29 %sext_ln1270_90, i29 %sext_ln1270_91"   --->   Operation 434 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 435 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_46 = mul i29 %sext_ln1270_92, i29 %sext_ln1270_93"   --->   Operation 435 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 436 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_47 = mul i29 %sext_ln1270_94, i29 %sext_ln1270_95"   --->   Operation 436 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 437 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_48 = mul i29 %sext_ln1270_96, i29 %sext_ln1270_97"   --->   Operation 437 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 438 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_49 = mul i29 %sext_ln1270_98, i29 %sext_ln1270_99"   --->   Operation 438 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 439 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_50 = mul i29 %sext_ln1270_100, i29 %sext_ln1270_101"   --->   Operation 439 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 440 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_51 = mul i29 %sext_ln1270_102, i29 %sext_ln1270_103"   --->   Operation 440 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 441 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_52 = mul i29 %sext_ln1270_104, i29 %sext_ln1270_105"   --->   Operation 441 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 442 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_53 = mul i29 %sext_ln1270_106, i29 %sext_ln1270_107"   --->   Operation 442 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 443 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_54 = mul i29 %sext_ln1270_108, i29 %sext_ln1270_109"   --->   Operation 443 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 444 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_55 = mul i29 %sext_ln1270_110, i29 %sext_ln1270_111"   --->   Operation 444 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 445 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_56 = mul i29 %sext_ln1270_112, i29 %sext_ln1270_113"   --->   Operation 445 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 446 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_57 = mul i29 %sext_ln1270_114, i29 %sext_ln1270_115"   --->   Operation 446 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 447 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_58 = mul i29 %sext_ln1270_116, i29 %sext_ln1270_117"   --->   Operation 447 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 448 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_59 = mul i29 %sext_ln1270_118, i29 %sext_ln1270_119"   --->   Operation 448 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 449 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_60 = mul i29 %sext_ln1270_120, i29 %sext_ln1270_121"   --->   Operation 449 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 450 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_61 = mul i29 %sext_ln1270_122, i29 %sext_ln1270_123"   --->   Operation 450 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 451 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_62 = mul i29 %sext_ln1270_124, i29 %sext_ln1270_125"   --->   Operation 451 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 452 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_63 = mul i29 %sext_ln1270_126, i29 %sext_ln1270_127"   --->   Operation 452 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.34>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 453 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 454 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 455 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 456 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 457 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 458 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 459 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 461 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 462 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 463 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 464 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 465 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 467 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 469 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 470 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 471 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 473 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 474 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 475 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 476 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 477 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 478 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 479 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 480 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 481 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 482 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 483 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 484 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 485 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 486 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 487 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 488 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 489 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 490 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 491 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 492 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 495 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 498 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 499 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 500 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 501 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 503 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 504 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 505 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 506 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 507 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 508 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 509 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 510 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 511 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 512 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 513 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 514 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 515 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer14_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 516 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 517 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 518 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 519 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 520 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 521 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 522 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 523 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 524 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 525 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 526 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 527 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 528 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 529 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 530 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 531 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 532 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 533 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 534 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 535 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 536 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 537 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 538 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 539 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 540 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 541 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 542 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 543 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 544 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 545 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 546 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 547 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 548 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 549 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 550 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 551 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 552 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 553 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 554 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 555 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 556 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 557 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 558 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 559 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 560 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 561 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 562 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 563 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 564 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 565 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 566 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 567 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 568 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 569 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 570 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 571 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 572 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 573 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 574 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 575 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 576 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 577 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 578 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 579 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 580 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 581 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 582 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 583 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 584 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 585 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 586 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 587 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 588 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 589 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 590 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 591 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 592 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 593 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 594 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 595 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 596 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 597 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 598 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 599 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 600 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 601 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 602 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 603 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 604 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 605 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 606 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 607 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 608 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 609 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 610 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 611 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 612 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 613 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 614 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 615 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 616 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 617 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 618 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 619 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 620 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 621 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 622 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 623 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 624 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 625 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 626 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 627 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 628 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 629 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 630 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 631 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 632 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 633 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 634 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 635 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 636 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 637 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 638 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 639 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 640 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 641 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 642 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 643 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %layer12_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 644 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:118]   --->   Operation 645 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 %sext_ln1270_1"   --->   Operation 646 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%p_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270, i32 13, i32 28"   --->   Operation 647 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_0, i16 %p_s" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 648 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 649 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_2, i29 %sext_ln1270_3"   --->   Operation 649 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%p_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_1, i32 13, i32 28"   --->   Operation 650 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_1, i16 %p_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 651 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 652 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_4, i29 %sext_ln1270_5"   --->   Operation 652 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%p_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_2, i32 13, i32 28"   --->   Operation 653 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_2, i16 %p_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 654 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 655 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_6, i29 %sext_ln1270_7"   --->   Operation 655 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%p_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_3, i32 13, i32 28"   --->   Operation 656 'partselect' 'p_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_3, i16 %p_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 657 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 658 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i29 %sext_ln1270_8, i29 %sext_ln1270_9"   --->   Operation 658 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%p_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_4, i32 13, i32 28"   --->   Operation 659 'partselect' 'p_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_4, i16 %p_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 660 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 661 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_5 = mul i29 %sext_ln1270_10, i29 %sext_ln1270_11"   --->   Operation 661 'mul' 'mul_ln1270_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%p_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_5, i32 13, i32 28"   --->   Operation 662 'partselect' 'p_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_5, i16 %p_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 663 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 664 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_6 = mul i29 %sext_ln1270_12, i29 %sext_ln1270_13"   --->   Operation 664 'mul' 'mul_ln1270_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%p_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_6, i32 13, i32 28"   --->   Operation 665 'partselect' 'p_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_6, i16 %p_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 666 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 667 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_7 = mul i29 %sext_ln1270_14, i29 %sext_ln1270_15"   --->   Operation 667 'mul' 'mul_ln1270_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%p_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_7, i32 13, i32 28"   --->   Operation 668 'partselect' 'p_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_7, i16 %p_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 669 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 670 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_8 = mul i29 %sext_ln1270_16, i29 %sext_ln1270_17"   --->   Operation 670 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%p_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_8, i32 13, i32 28"   --->   Operation 671 'partselect' 'p_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_8, i16 %p_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 672 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 673 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_9 = mul i29 %sext_ln1270_18, i29 %sext_ln1270_19"   --->   Operation 673 'mul' 'mul_ln1270_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%p_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_9, i32 13, i32 28"   --->   Operation 674 'partselect' 'p_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_9, i16 %p_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 675 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 676 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_10 = mul i29 %sext_ln1270_20, i29 %sext_ln1270_21"   --->   Operation 676 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%p_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_10, i32 13, i32 28"   --->   Operation 677 'partselect' 'p_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_10, i16 %p_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 678 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 679 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_11 = mul i29 %sext_ln1270_22, i29 %sext_ln1270_23"   --->   Operation 679 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%p_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_11, i32 13, i32 28"   --->   Operation 680 'partselect' 'p_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_11, i16 %p_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 681 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 682 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_12 = mul i29 %sext_ln1270_24, i29 %sext_ln1270_25"   --->   Operation 682 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%p_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_12, i32 13, i32 28"   --->   Operation 683 'partselect' 'p_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_12, i16 %p_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 684 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 685 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_13 = mul i29 %sext_ln1270_26, i29 %sext_ln1270_27"   --->   Operation 685 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%p_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_13, i32 13, i32 28"   --->   Operation 686 'partselect' 'p_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_13, i16 %p_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 687 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 688 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_14 = mul i29 %sext_ln1270_28, i29 %sext_ln1270_29"   --->   Operation 688 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%p_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_14, i32 13, i32 28"   --->   Operation 689 'partselect' 'p_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_14, i16 %p_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 690 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 691 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_15 = mul i29 %sext_ln1270_30, i29 %sext_ln1270_31"   --->   Operation 691 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%p_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_15, i32 13, i32 28"   --->   Operation 692 'partselect' 'p_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_15, i16 %p_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 693 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 694 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_16 = mul i29 %sext_ln1270_32, i29 %sext_ln1270_33"   --->   Operation 694 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%p_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_16, i32 13, i32 28"   --->   Operation 695 'partselect' 'p_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_16, i16 %p_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 696 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 697 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_17 = mul i29 %sext_ln1270_34, i29 %sext_ln1270_35"   --->   Operation 697 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%p_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_17, i32 13, i32 28"   --->   Operation 698 'partselect' 'p_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_17, i16 %p_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 699 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 700 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_18 = mul i29 %sext_ln1270_36, i29 %sext_ln1270_37"   --->   Operation 700 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%p_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_18, i32 13, i32 28"   --->   Operation 701 'partselect' 'p_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_18, i16 %p_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 702 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 703 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_19 = mul i29 %sext_ln1270_38, i29 %sext_ln1270_39"   --->   Operation 703 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%p_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_19, i32 13, i32 28"   --->   Operation 704 'partselect' 'p_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_19, i16 %p_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 705 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 706 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_20 = mul i29 %sext_ln1270_40, i29 %sext_ln1270_41"   --->   Operation 706 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%p_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_20, i32 13, i32 28"   --->   Operation 707 'partselect' 'p_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_20, i16 %p_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 708 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 709 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_21 = mul i29 %sext_ln1270_42, i29 %sext_ln1270_43"   --->   Operation 709 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%p_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_21, i32 13, i32 28"   --->   Operation 710 'partselect' 'p_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_21, i16 %p_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 711 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 712 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_22 = mul i29 %sext_ln1270_44, i29 %sext_ln1270_45"   --->   Operation 712 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%p_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_22, i32 13, i32 28"   --->   Operation 713 'partselect' 'p_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_22, i16 %p_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 714 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 715 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_23 = mul i29 %sext_ln1270_46, i29 %sext_ln1270_47"   --->   Operation 715 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%p_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_23, i32 13, i32 28"   --->   Operation 716 'partselect' 'p_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_23, i16 %p_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 717 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 718 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_24 = mul i29 %sext_ln1270_48, i29 %sext_ln1270_49"   --->   Operation 718 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%p_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_24, i32 13, i32 28"   --->   Operation 719 'partselect' 'p_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_24, i16 %p_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 720 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 721 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_25 = mul i29 %sext_ln1270_50, i29 %sext_ln1270_51"   --->   Operation 721 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%p_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_25, i32 13, i32 28"   --->   Operation 722 'partselect' 'p_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_25, i16 %p_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 723 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 724 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_26 = mul i29 %sext_ln1270_52, i29 %sext_ln1270_53"   --->   Operation 724 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%p_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_26, i32 13, i32 28"   --->   Operation 725 'partselect' 'p_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_26, i16 %p_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 726 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 727 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_27 = mul i29 %sext_ln1270_54, i29 %sext_ln1270_55"   --->   Operation 727 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%p_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_27, i32 13, i32 28"   --->   Operation 728 'partselect' 'p_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_27, i16 %p_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 729 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 730 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_28 = mul i29 %sext_ln1270_56, i29 %sext_ln1270_57"   --->   Operation 730 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%p_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_28, i32 13, i32 28"   --->   Operation 731 'partselect' 'p_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_28, i16 %p_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 732 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 733 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_29 = mul i29 %sext_ln1270_58, i29 %sext_ln1270_59"   --->   Operation 733 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%p_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_29, i32 13, i32 28"   --->   Operation 734 'partselect' 'p_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_29, i16 %p_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 735 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 736 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_30 = mul i29 %sext_ln1270_60, i29 %sext_ln1270_61"   --->   Operation 736 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%p_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_30, i32 13, i32 28"   --->   Operation 737 'partselect' 'p_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_30, i16 %p_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 738 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 739 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_31 = mul i29 %sext_ln1270_62, i29 %sext_ln1270_63"   --->   Operation 739 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%p_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_31, i32 13, i32 28"   --->   Operation 740 'partselect' 'p_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_31, i16 %p_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 741 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 742 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_32 = mul i29 %sext_ln1270_64, i29 %sext_ln1270_65"   --->   Operation 742 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%p_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_32, i32 13, i32 28"   --->   Operation 743 'partselect' 'p_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_32, i16 %p_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 744 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 745 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_33 = mul i29 %sext_ln1270_66, i29 %sext_ln1270_67"   --->   Operation 745 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%p_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_33, i32 13, i32 28"   --->   Operation 746 'partselect' 'p_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_33, i16 %p_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 747 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 748 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_34 = mul i29 %sext_ln1270_68, i29 %sext_ln1270_69"   --->   Operation 748 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%p_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_34, i32 13, i32 28"   --->   Operation 749 'partselect' 'p_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_34, i16 %p_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 750 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 751 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_35 = mul i29 %sext_ln1270_70, i29 %sext_ln1270_71"   --->   Operation 751 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%p_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_35, i32 13, i32 28"   --->   Operation 752 'partselect' 'p_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_35, i16 %p_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 753 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 754 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_36 = mul i29 %sext_ln1270_72, i29 %sext_ln1270_73"   --->   Operation 754 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%p_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_36, i32 13, i32 28"   --->   Operation 755 'partselect' 'p_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 756 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_36, i16 %p_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 756 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 757 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_37 = mul i29 %sext_ln1270_74, i29 %sext_ln1270_75"   --->   Operation 757 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%p_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_37, i32 13, i32 28"   --->   Operation 758 'partselect' 'p_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_37, i16 %p_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 759 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 760 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_38 = mul i29 %sext_ln1270_76, i29 %sext_ln1270_77"   --->   Operation 760 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%p_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_38, i32 13, i32 28"   --->   Operation 761 'partselect' 'p_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_38, i16 %p_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 762 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 763 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_39 = mul i29 %sext_ln1270_78, i29 %sext_ln1270_79"   --->   Operation 763 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%p_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_39, i32 13, i32 28"   --->   Operation 764 'partselect' 'p_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_39, i16 %p_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 765 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 766 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_40 = mul i29 %sext_ln1270_80, i29 %sext_ln1270_81"   --->   Operation 766 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%p_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_40, i32 13, i32 28"   --->   Operation 767 'partselect' 'p_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_40, i16 %p_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 768 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 769 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_41 = mul i29 %sext_ln1270_82, i29 %sext_ln1270_83"   --->   Operation 769 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%p_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_41, i32 13, i32 28"   --->   Operation 770 'partselect' 'p_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_41, i16 %p_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 771 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 772 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_42 = mul i29 %sext_ln1270_84, i29 %sext_ln1270_85"   --->   Operation 772 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%p_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_42, i32 13, i32 28"   --->   Operation 773 'partselect' 'p_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_42, i16 %p_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 774 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 775 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_43 = mul i29 %sext_ln1270_86, i29 %sext_ln1270_87"   --->   Operation 775 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "%p_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_43, i32 13, i32 28"   --->   Operation 776 'partselect' 'p_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_43, i16 %p_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 777 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 778 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_44 = mul i29 %sext_ln1270_88, i29 %sext_ln1270_89"   --->   Operation 778 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%p_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_44, i32 13, i32 28"   --->   Operation 779 'partselect' 'p_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_44, i16 %p_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 780 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 781 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_45 = mul i29 %sext_ln1270_90, i29 %sext_ln1270_91"   --->   Operation 781 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%p_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_45, i32 13, i32 28"   --->   Operation 782 'partselect' 'p_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_45, i16 %p_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 783 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 784 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_46 = mul i29 %sext_ln1270_92, i29 %sext_ln1270_93"   --->   Operation 784 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%p_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_46, i32 13, i32 28"   --->   Operation 785 'partselect' 'p_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_46, i16 %p_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 786 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 787 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_47 = mul i29 %sext_ln1270_94, i29 %sext_ln1270_95"   --->   Operation 787 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%p_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_47, i32 13, i32 28"   --->   Operation 788 'partselect' 'p_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_47, i16 %p_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 789 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 790 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_48 = mul i29 %sext_ln1270_96, i29 %sext_ln1270_97"   --->   Operation 790 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%p_48 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_48, i32 13, i32 28"   --->   Operation 791 'partselect' 'p_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_48, i16 %p_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 792 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 793 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_49 = mul i29 %sext_ln1270_98, i29 %sext_ln1270_99"   --->   Operation 793 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%p_49 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_49, i32 13, i32 28"   --->   Operation 794 'partselect' 'p_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_49, i16 %p_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 795 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 796 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_50 = mul i29 %sext_ln1270_100, i29 %sext_ln1270_101"   --->   Operation 796 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%p_50 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_50, i32 13, i32 28"   --->   Operation 797 'partselect' 'p_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_50, i16 %p_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 798 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 799 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_51 = mul i29 %sext_ln1270_102, i29 %sext_ln1270_103"   --->   Operation 799 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%p_51 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_51, i32 13, i32 28"   --->   Operation 800 'partselect' 'p_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_51, i16 %p_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 801 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 802 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_52 = mul i29 %sext_ln1270_104, i29 %sext_ln1270_105"   --->   Operation 802 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%p_52 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_52, i32 13, i32 28"   --->   Operation 803 'partselect' 'p_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_52, i16 %p_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 804 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 805 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_53 = mul i29 %sext_ln1270_106, i29 %sext_ln1270_107"   --->   Operation 805 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 806 [1/1] (0.00ns)   --->   "%p_53 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_53, i32 13, i32 28"   --->   Operation 806 'partselect' 'p_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 807 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_53, i16 %p_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 807 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 808 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_54 = mul i29 %sext_ln1270_108, i29 %sext_ln1270_109"   --->   Operation 808 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 809 [1/1] (0.00ns)   --->   "%p_54 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_54, i32 13, i32 28"   --->   Operation 809 'partselect' 'p_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 810 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_54, i16 %p_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 810 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 811 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_55 = mul i29 %sext_ln1270_110, i29 %sext_ln1270_111"   --->   Operation 811 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 812 [1/1] (0.00ns)   --->   "%p_55 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_55, i32 13, i32 28"   --->   Operation 812 'partselect' 'p_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 813 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_55, i16 %p_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 813 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 814 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_56 = mul i29 %sext_ln1270_112, i29 %sext_ln1270_113"   --->   Operation 814 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%p_56 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_56, i32 13, i32 28"   --->   Operation 815 'partselect' 'p_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_56, i16 %p_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 816 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 817 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_57 = mul i29 %sext_ln1270_114, i29 %sext_ln1270_115"   --->   Operation 817 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%p_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_57, i32 13, i32 28"   --->   Operation 818 'partselect' 'p_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_57, i16 %p_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 819 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 820 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_58 = mul i29 %sext_ln1270_116, i29 %sext_ln1270_117"   --->   Operation 820 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%p_58 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_58, i32 13, i32 28"   --->   Operation 821 'partselect' 'p_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_58, i16 %p_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 822 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 823 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_59 = mul i29 %sext_ln1270_118, i29 %sext_ln1270_119"   --->   Operation 823 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%p_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_59, i32 13, i32 28"   --->   Operation 824 'partselect' 'p_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_59, i16 %p_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 825 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 826 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_60 = mul i29 %sext_ln1270_120, i29 %sext_ln1270_121"   --->   Operation 826 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%p_60 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_60, i32 13, i32 28"   --->   Operation 827 'partselect' 'p_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_60, i16 %p_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 828 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 829 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_61 = mul i29 %sext_ln1270_122, i29 %sext_ln1270_123"   --->   Operation 829 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%p_61 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_61, i32 13, i32 28"   --->   Operation 830 'partselect' 'p_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_61, i16 %p_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 831 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 832 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_62 = mul i29 %sext_ln1270_124, i29 %sext_ln1270_125"   --->   Operation 832 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%p_62 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_62, i32 13, i32 28"   --->   Operation 833 'partselect' 'p_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_62, i16 %p_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 834 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 835 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_63 = mul i29 %sext_ln1270_126, i29 %sext_ln1270_127"   --->   Operation 835 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%p_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_63, i32 13, i32 28"   --->   Operation 836 'partselect' 'p_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (1.34ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer14_out_63, i16 %p_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132]   --->   Operation 837 'write' 'write_ln132' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:134]   --->   Operation 838 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	fifo read operation ('r.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122) on port 'layer12_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:122) [386]  (1.4 ns)
	'mul' operation of DSP[516] ('mul_ln1270') [516]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[516] ('mul_ln1270') [516]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[516] ('mul_ln1270') [516]  (0.535 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'mul' operation of DSP[516] ('mul_ln1270') [516]  (0 ns)
	fifo write operation ('write_ln132', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132) on port 'layer14_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_merge_stream.h:132) [518]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
