#######################################################
##
## VPK120 RevB0x Master XDC - Date: 08/30/2021
##
#######################################################

#######################################################
#
#  ██      ██████  ██████  ██████  ██████  ██   ██ 
#  ██      ██   ██ ██   ██ ██   ██ ██   ██ ██   ██ 
#  ██      ██████  ██   ██ ██   ██ ██████  ███████ 
#  ██      ██      ██   ██ ██   ██ ██   ██      ██ 
#  ███████ ██      ██████  ██████  ██   ██      ██ 
#
#######################################################                                                  

# #set_property PACKAGE_PIN AR27     [get_ports "N46406595"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_VR_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "N46406595"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_VR_700

# set_property PACKAGE_PIN BC13     [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_B0"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P0_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_B0"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P0_700
# set_property PACKAGE_PIN BD12     [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_B1"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P1_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_B1"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P1_700
# set_property PACKAGE_PIN BE9      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B0"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P10_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B0"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P10_700
# set_property PACKAGE_PIN BF10     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B7"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P11_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B7"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P11_700
# set_property PACKAGE_PIN AW14     [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_B1"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P12_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_B1"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P12_700
# set_property PACKAGE_PIN AY14     [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_B0"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P13_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_B0"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P13_700

# #set_property PACKAGE_PIN AW11     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P14_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P14_700
# #set_property PACKAGE_PIN AY11     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P15_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P15_700

# set_property PACKAGE_PIN AW13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P16_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P16_700
# set_property PACKAGE_PIN AY12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P17_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P17_700
# set_property PACKAGE_PIN AY9           [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_B0_T"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P18_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_B0_T"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P18_700
# set_property PACKAGE_PIN BA9           [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_B0_C"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P19_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_B0_C"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P19_700
# set_property PACKAGE_PIN BA10          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P2_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P2_700
# set_property PACKAGE_PIN BA13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P20_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P20_700
# set_property PACKAGE_PIN BB12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P21_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P21_700
# set_property PACKAGE_PIN BA12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P22_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P22_700
# set_property PACKAGE_PIN BB11          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P23_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_B1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P23_700
# set_property PACKAGE_PIN AN14          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A0_T"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P24_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A0_T"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P24_700
# set_property PACKAGE_PIN AP15          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A0_C"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P25_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A0_C"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P25_700
# set_property PACKAGE_PIN AP11          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P26_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P26_700
# set_property PACKAGE_PIN AR12          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P27_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P27_700
# set_property PACKAGE_PIN AP12          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A6"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P28_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A6"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P28_700
# set_property PACKAGE_PIN AR13          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A7"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P29_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A7"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P29_700
# set_property PACKAGE_PIN BB10          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B6"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P3_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B6"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P3_700
# set_property PACKAGE_PIN AP14          [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_A0"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P30_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_A0"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P30_700
# set_property PACKAGE_PIN AR15          [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_B0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P31_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_B0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P31_700
# set_property PACKAGE_PIN AT13          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P32_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P32_700
# set_property PACKAGE_PIN AT14          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P33_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P33_700
# set_property PACKAGE_PIN AU14          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P34_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P34_700
# set_property PACKAGE_PIN AV13          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P35_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P35_700
# set_property PACKAGE_PIN AJ15          [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P36_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P36_700
# set_property PACKAGE_PIN AK14          [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_A1"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P37_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_A1"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P37_700
# set_property PACKAGE_PIN AJ12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P38_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P38_700
# set_property PACKAGE_PIN AJ13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P39_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A0"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P39_700
# set_property PACKAGE_PIN BC12          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P4_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P4_700
# set_property PACKAGE_PIN AL15          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P40_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A3"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P40_700
# set_property PACKAGE_PIN AM15          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P41_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A2"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P41_700
# set_property PACKAGE_PIN AK13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_A0_T"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P42_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_A0_T"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P42_700
# set_property PACKAGE_PIN AL12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_A0_C"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P43_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_CK_A0_C"];  # Bank 700 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P43_700
# set_property PACKAGE_PIN AL14          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P44_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A4"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P44_700
# set_property PACKAGE_PIN AM13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P45_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CA_A5"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P45_700
# set_property PACKAGE_PIN AM12          [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_A0"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P46_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CKE_A0"];   # Bank 700 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P46_700
# set_property PACKAGE_PIN AN13          [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P47_700
# set_property IOSTANDARD  LVSTL_11      [get_ports "TRIP1_CH1_LPDDR4_0_0_CS_A1"];    # Bank 700 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P47_700

# #set_property PACKAGE_PIN AT11     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P48_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P48_700
# #set_property PACKAGE_PIN AU12     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P49_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P49_700

# set_property PACKAGE_PIN BD11     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P5_700
# set_property IOSTANDARD  LVCMOSxx [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P5_700

# #set_property PACKAGE_PIN AT10     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P50_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P50_700
# #set_property PACKAGE_PIN AU9      [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P51_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P51_700
# #set_property PACKAGE_PIN AU11     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P52_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P52_700
# #set_property PACKAGE_PIN AV12     [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P53_700
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 700 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P53_700

# set_property PACKAGE_PIN BC9           [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B0_T"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P6_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B0_T"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P6_700
# set_property PACKAGE_PIN BC10          [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B0_C"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P7_700
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B0_C"]; # Bank 700 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P7_700
# set_property PACKAGE_PIN BD10     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B4"];         # Bank 700 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P8_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B4"];         # Bank 700 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P8_700
# set_property PACKAGE_PIN BE10     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B3"];         # Bank 700 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P9_700
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B3"];         # Bank 700 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P9_700
# set_property PACKAGE_PIN BJ7      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A1_T"];      # Bank 701 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P54_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A1_T"];      # Bank 701 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P54_701
# set_property PACKAGE_PIN BK6      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A1_C"];      # Bank 701 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P55_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_A1_C"];      # Bank 701 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P55_701
# set_property PACKAGE_PIN BK2      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A11"];        # Bank 701 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P65_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A11"];        # Bank 701 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P65_701
# set_property PACKAGE_PIN BJ2      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A8"];         # Bank 701 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P64_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A8"];         # Bank 701 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P64_701
# set_property PACKAGE_PIN BN9      [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_A0"];        # Bank 701 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P66_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_A0"];        # Bank 701 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P66_701

# #set_property PACKAGE_PIN BM8      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P67_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P67_701

# set_property PACKAGE_PIN BL8      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P68_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P68_701
# set_property PACKAGE_PIN BK7      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P69_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P69_701
# set_property PACKAGE_PIN BM7      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P70_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P70_701
# set_property PACKAGE_PIN BN7      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P71_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P71_701
# set_property PACKAGE_PIN BM6      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P72_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P72_701
# set_property PACKAGE_PIN BN6      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P73_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P73_701
# set_property PACKAGE_PIN BJ5      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P56_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P56_701
# set_property PACKAGE_PIN BN5      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P74_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P74_701
# set_property PACKAGE_PIN BM4      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P75_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P75_701
# set_property PACKAGE_PIN BL6      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P76_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P76_701
# set_property PACKAGE_PIN BL5      [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P77_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P77_701
# set_property PACKAGE_PIN BE13     [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P78_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P78_701
# #set_property PACKAGE_PIN BF12     [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P79_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P79_701
# set_property PACKAGE_PIN BE12     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P80_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P80_701
# set_property PACKAGE_PIN BF11     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P81_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P81_701
# set_property PACKAGE_PIN BG13     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P82_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P82_701
# set_property PACKAGE_PIN BH12     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P83_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P83_701
# set_property PACKAGE_PIN BK5      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P57_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P57_701
# set_property PACKAGE_PIN BG9           [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P84_701
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P84_701
# set_property PACKAGE_PIN BH9           [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P85_701
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P85_701
# set_property PACKAGE_PIN BG12     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P86_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P86_701
# set_property PACKAGE_PIN BH11     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P87_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P87_701
# set_property PACKAGE_PIN BG10     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P88_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P88_701
# set_property PACKAGE_PIN BH10     [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P89_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P89_701
# set_property PACKAGE_PIN BL13     [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P90_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P90_701
# #set_property PACKAGE_PIN BM13     [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P91_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P91_701
# set_property PACKAGE_PIN BJ12     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P92_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P92_701
# set_property PACKAGE_PIN BK11     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P93_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P93_701
# set_property PACKAGE_PIN BL4      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P58_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P58_701
# set_property PACKAGE_PIN BM12     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P94_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P94_701
# set_property PACKAGE_PIN BN12     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P95_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P95_701
# set_property PACKAGE_PIN BM11          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P96_701
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P96_701
# set_property PACKAGE_PIN BN11          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P97_701
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P97_701
# set_property PACKAGE_PIN BL11     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P98_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P98_701
# set_property PACKAGE_PIN BL10     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P99_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P99_701
# set_property PACKAGE_PIN BJ10     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P100_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P100_701
# set_property PACKAGE_PIN BK10     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P101_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P101_701
# #set_property PACKAGE_PIN BL9      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P102_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P102_701
# #set_property PACKAGE_PIN BK8      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P103_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P103_701
# set_property PACKAGE_PIN BL3      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P59_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P59_701
# #set_property PACKAGE_PIN BN10     [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P104_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P104_701
# #set_property PACKAGE_PIN BM9      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P105_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P105_701
# #set_property PACKAGE_PIN BJ9      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P106_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P106_701
# #set_property PACKAGE_PIN BJ8      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P107_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P107_701
# set_property PACKAGE_PIN BH4      [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P60_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P60_701
# #set_property PACKAGE_PIN BJ4      [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P61_701
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P61_701
# set_property PACKAGE_PIN BJ3      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P62_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P62_701
# set_property PACKAGE_PIN BK3      [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P63_701
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 701 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P63_701
# set_property PACKAGE_PIN BK17     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P108_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M0P108_702
# set_property PACKAGE_PIN BL16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P109_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M0P109_702
# set_property PACKAGE_PIN BM16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P118_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M0P118_702
# set_property PACKAGE_PIN BN15     [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P119_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M0P119_702
# #set_property PACKAGE_PIN BH17     [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P120_702
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M0P120_702
# #set_property PACKAGE_PIN BJ18     [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P121_702
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M0P121_702
# set_property PACKAGE_PIN BH14     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P122_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M0P122_702
# set_property PACKAGE_PIN BJ14     [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P123_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M0P123_702
# set_property PACKAGE_PIN BH16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P124_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M0P124_702
# set_property PACKAGE_PIN BJ17     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P125_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M0P125_702
# set_property PACKAGE_PIN BH15          [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P126_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M0P126_702
# set_property PACKAGE_PIN BJ15          [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P127_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M0P127_702
# set_property PACKAGE_PIN BK16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P110_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M0P110_702
# set_property PACKAGE_PIN BK18     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P128_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M0P128_702
# set_property PACKAGE_PIN BL18     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P129_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M0P129_702
# set_property PACKAGE_PIN BK15     [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P130_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M0P130_702
# set_property PACKAGE_PIN BL14     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P131_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M0P131_702
# set_property PACKAGE_PIN BB16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P132_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M0P132_702
# set_property PACKAGE_PIN BC17     [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P133_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M0P133_702
# set_property PACKAGE_PIN BB14     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P134_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M0P134_702
# set_property PACKAGE_PIN BB15     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P135_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M0P135_702
# set_property PACKAGE_PIN BC16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P136_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M0P136_702
# set_property PACKAGE_PIN BD16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P137_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M0P137_702
# set_property PACKAGE_PIN BL15     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P111_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M0P111_702
# set_property PACKAGE_PIN BD15          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P138_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M0P138_702
# set_property PACKAGE_PIN BE16          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P139_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M0P139_702
# set_property PACKAGE_PIN BE18     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P140_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M0P140_702
# set_property PACKAGE_PIN BF18     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P141_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M0P141_702
# set_property PACKAGE_PIN BE17     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P142_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M0P142_702
# set_property PACKAGE_PIN BF16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P143_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M0P143_702
# set_property PACKAGE_PIN AT17          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P144_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M0P144_702
# set_property PACKAGE_PIN AU17          [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P145_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M0P145_702
# set_property PACKAGE_PIN AT16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P146_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M0P146_702
# set_property PACKAGE_PIN AU15     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P147_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M0P147_702
# set_property PACKAGE_PIN BM18     [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P112_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M0P112_702
# set_property PACKAGE_PIN AV16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P148_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M0P148_702
# set_property PACKAGE_PIN AW17     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P149_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M0P149_702
# set_property PACKAGE_PIN AV15     [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P150_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M0P150_702
# set_property PACKAGE_PIN AW16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P151_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M0P151_702
# set_property PACKAGE_PIN AY17     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P152_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M0P152_702
# set_property PACKAGE_PIN BA16     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P153_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M0P153_702
# set_property PACKAGE_PIN AY15     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P154_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M0P154_702
# set_property PACKAGE_PIN BA15     [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P155_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M0P155_702
# set_property PACKAGE_PIN BG17     [get_ports "LPDDR4_CLK1_P"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P156_702
# set_property IOSTANDARD  LVCMOSxx [get_ports "LPDDR4_CLK1_P"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P156_702
# set_property PACKAGE_PIN BG18     [get_ports "LPDDR4_CLK1_N"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P157_702
# set_property IOSTANDARD  LVCMOSxx [get_ports "LPDDR4_CLK1_N"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P157_702
# set_property PACKAGE_PIN BN17     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P113_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M0P113_702
# set_property PACKAGE_PIN BF14     [get_ports "TRIP1_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P158_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M0P158_702
# set_property PACKAGE_PIN BG14     [get_ports "TRIP1_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P159_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M0P159_702
# set_property PACKAGE_PIN BF15     [get_ports "TRIP1_DEBUG"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P160_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_DEBUG"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M0P160_702
# #set_property PACKAGE_PIN BG16     [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P161_702
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M0P161_702
# set_property PACKAGE_PIN BM14          [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P114_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M0P114_702
# set_property PACKAGE_PIN BN14          [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P115_702
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M0P115_702
# set_property PACKAGE_PIN BM17     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P116_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M0P116_702
# set_property PACKAGE_PIN BN16     [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P117_702
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP1_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M0P117_702
# set_property PACKAGE_PIN BK22     [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P0_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P0_703
# set_property PACKAGE_PIN BL21     [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P1_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P1_703
# set_property PACKAGE_PIN BM21     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P10_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P10_703
# set_property PACKAGE_PIN BN21     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B7"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P11_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B7"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P11_703
# set_property PACKAGE_PIN BF22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P12_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P12_703
# set_property PACKAGE_PIN BG22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P13_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P13_703
# #set_property PACKAGE_PIN BG20     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P14_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P14_703
# #set_property PACKAGE_PIN BH19     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P15_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P15_703
# set_property PACKAGE_PIN BG21     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P16_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P16_703
# set_property PACKAGE_PIN BH22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P17_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P17_703
# set_property PACKAGE_PIN BH20          [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_B0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P18_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_B0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P18_703
# set_property PACKAGE_PIN BJ19          [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_B0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P19_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_B0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P19_703
# set_property PACKAGE_PIN BK21     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P2_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P2_703
# set_property PACKAGE_PIN BH21     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P20_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P20_703
# set_property PACKAGE_PIN BJ22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P21_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P21_703
# set_property PACKAGE_PIN BJ20     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P22_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P22_703
# set_property PACKAGE_PIN BK20     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P23_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_B1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P23_703
# set_property PACKAGE_PIN AY21          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P24_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P24_703
# set_property PACKAGE_PIN BA22          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P25_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P25_703
# set_property PACKAGE_PIN AY18     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P26_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P26_703
# set_property PACKAGE_PIN BA18     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P27_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P27_703
# set_property PACKAGE_PIN AY20     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A6"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P28_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A6"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P28_703
# set_property PACKAGE_PIN BA21     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A7"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P29_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A7"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P29_703
# set_property PACKAGE_PIN BL20     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B6"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P3_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B6"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P3_703
# set_property PACKAGE_PIN BA19     [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P30_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P30_703
# set_property PACKAGE_PIN BB18     [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P31_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_B0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P31_703
# set_property PACKAGE_PIN BB22     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P32_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P32_703
# set_property PACKAGE_PIN BC21     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P33_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P33_703
# set_property PACKAGE_PIN BB19     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P34_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P34_703
# set_property PACKAGE_PIN BB20     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P35_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P35_703
# set_property PACKAGE_PIN AT20     [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P36_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P36_703
# set_property PACKAGE_PIN AU21     [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P37_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P37_703
# set_property PACKAGE_PIN AT19     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P38_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P38_703
# set_property PACKAGE_PIN AU18     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P39_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P39_703
# set_property PACKAGE_PIN BL19     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P4_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P4_703
# set_property PACKAGE_PIN AU20     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P40_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P40_703
# set_property PACKAGE_PIN AV21     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P41_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A2"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P41_703
# set_property PACKAGE_PIN AV18          [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_A0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P42_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_A0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P42_703
# set_property PACKAGE_PIN AW19          [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_A0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P43_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CK_A0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P43_703
# set_property PACKAGE_PIN AV22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P44_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P44_703
# set_property PACKAGE_PIN AW22     [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P45_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CA_A5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P45_703
# set_property PACKAGE_PIN AV19     [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P46_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CKE_A0"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P46_703
# set_property PACKAGE_PIN AW20     [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P47_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_CS_A1"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P47_703
# set_property PACKAGE_PIN BC20     [get_ports "8A34001_Q2_OUT"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P48_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "8A34001_Q2_OUT"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P48_703
# #set_property PACKAGE_PIN BD20     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P49_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P49_703
# set_property PACKAGE_PIN BM19     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P5_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P5_703
# #set_property PACKAGE_PIN BE20     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P50_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P50_703
# set_property PACKAGE_PIN BF19     [get_ports "8A34001_CLK1_IN_P"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P51_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "8A34001_CLK1_IN_P"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P51_703
# #set_property PACKAGE_PIN BE21     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P52_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P52_703
# #set_property PACKAGE_PIN BF20     [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P53_703
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P53_703
# set_property PACKAGE_PIN BN19          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P6_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B0_T"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P6_703
# set_property PACKAGE_PIN BN20          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P7_703
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B0_C"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P7_703
# set_property PACKAGE_PIN BM22     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P8_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B4"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P8_703
# set_property PACKAGE_PIN BN22     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P9_703
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B3"] ;# Bank 703 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P9_703
# set_property PACKAGE_PIN BG24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A1_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P54_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A1_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P54_704
# set_property PACKAGE_PIN BH24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A1_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P55_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_A1_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P55_704
# set_property PACKAGE_PIN BN24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A8"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P64_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A8"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P64_704
# set_property PACKAGE_PIN BN25     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A11"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P65_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A11"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P65_704
# set_property PACKAGE_PIN BG26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_A0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P66_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_A0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P66_704
# #set_property PACKAGE_PIN BH26     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P67_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P67_704
# set_property PACKAGE_PIN BH25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P68_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P68_704
# set_property PACKAGE_PIN BJ25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P69_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P69_704
# set_property PACKAGE_PIN BK27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P70_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P70_704
# set_property PACKAGE_PIN BL26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P71_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P71_704
# set_property PACKAGE_PIN BK26          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P72_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P72_704
# set_property PACKAGE_PIN BL25          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P73_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P73_704
# set_property PACKAGE_PIN BJ23     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P56_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P56_704
# set_property PACKAGE_PIN BM27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P74_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P74_704
# set_property PACKAGE_PIN BN27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P75_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P75_704
# set_property PACKAGE_PIN BM26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P76_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P76_704
# set_property PACKAGE_PIN BN26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P77_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P77_704
# set_property PACKAGE_PIN AT22     [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P78_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P78_704
# #set_property PACKAGE_PIN AT23     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P79_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P79_704
# set_property PACKAGE_PIN AU23     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P80_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P80_704
# set_property PACKAGE_PIN AV24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P81_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P81_704
# set_property PACKAGE_PIN AT25     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P82_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P82_704
# set_property PACKAGE_PIN AU24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P83_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P83_704
# set_property PACKAGE_PIN BK23     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P57_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P57_704
# set_property PACKAGE_PIN AW23          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P84_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P84_704
# set_property PACKAGE_PIN AY23          [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P85_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P85_704
# set_property PACKAGE_PIN BA24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P86_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P86_704
# set_property PACKAGE_PIN BB23     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P87_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P87_704
# set_property PACKAGE_PIN BB24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P88_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P88_704
# set_property PACKAGE_PIN BC24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P89_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P89_704
# set_property PACKAGE_PIN AT26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P90_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P90_704
# #set_property PACKAGE_PIN AU26     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P91_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P91_704
# set_property PACKAGE_PIN AV25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P92_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P92_704
# set_property PACKAGE_PIN AW26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P93_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P93_704
# set_property PACKAGE_PIN BJ24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P58_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P58_704
# set_property PACKAGE_PIN AY26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P94_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P94_704
# set_property PACKAGE_PIN BA25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P95_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P95_704
# set_property PACKAGE_PIN AY24          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P96_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P96_704
# set_property PACKAGE_PIN AW25          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P97_704
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P97_704
# set_property PACKAGE_PIN BB26     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P98_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P98_704
# set_property PACKAGE_PIN BC25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P99_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P99_704
# set_property PACKAGE_PIN BD24     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P100_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P100_704
# set_property PACKAGE_PIN BE25     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P101_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P101_704
# #set_property PACKAGE_PIN BE26     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P102_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P102_704
# #set_property PACKAGE_PIN BF26     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P103_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P103_704
# set_property PACKAGE_PIN BK25     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P59_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P59_704
# #set_property PACKAGE_PIN BD23     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P104_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P104_704
# #set_property PACKAGE_PIN BE24     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P105_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P105_704
# #set_property PACKAGE_PIN BF23     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P106_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P106_704
# #set_property PACKAGE_PIN BF24     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P107_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P107_704
# set_property PACKAGE_PIN BL23     [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P60_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P60_704
# #set_property PACKAGE_PIN BM23     [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P61_704
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P61_704
# set_property PACKAGE_PIN BL24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P62_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P62_704
# set_property PACKAGE_PIN BM24     [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P63_704
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 704 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P63_704
# set_property PACKAGE_PIN BK31     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P108_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M1P108_705
# set_property PACKAGE_PIN BL31     [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P109_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M1P109_705
# set_property PACKAGE_PIN BN29     [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P118_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M1P118_705
# set_property PACKAGE_PIN BN30     [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P119_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M1P119_705
# #set_property PACKAGE_PIN BG30     [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P120_705
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M1P120_705
# #set_property PACKAGE_PIN BH31     [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P121_705
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M1P121_705
# set_property PACKAGE_PIN BF27     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P122_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M1P122_705
# set_property PACKAGE_PIN BG28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P123_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M1P123_705
# set_property PACKAGE_PIN BH30     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P124_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M1P124_705
# set_property PACKAGE_PIN BJ30     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P125_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M1P125_705
# set_property PACKAGE_PIN BH27          [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P126_705
# set_property IOSTANDARD  DOFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M1P126_705
# set_property PACKAGE_PIN BJ27          [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P127_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M1P127_705
# set_property PACKAGE_PIN BL28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P110_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M1P110_705
# set_property PACKAGE_PIN BH29     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P128_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M1P128_705
# set_property PACKAGE_PIN BJ29     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P129_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M1P129_705
# set_property PACKAGE_PIN BJ28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P130_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M1P130_705
# set_property PACKAGE_PIN BK28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P131_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M1P131_705
# set_property PACKAGE_PIN AY30     [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P132_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M1P132_705
# set_property PACKAGE_PIN BA30     [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P133_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M1P133_705
# set_property PACKAGE_PIN AY29     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P134_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M1P134_705
# set_property PACKAGE_PIN BA28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P135_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M1P135_705
# set_property PACKAGE_PIN BB30     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P136_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M1P136_705
# set_property PACKAGE_PIN BC30     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P137_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M1P137_705
# set_property PACKAGE_PIN BM28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P111_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M1P111_705
# set_property PACKAGE_PIN BB27          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P138_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M1P138_705
# set_property PACKAGE_PIN BC28          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P139_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M1P139_705
# set_property PACKAGE_PIN BB28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P140_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M1P140_705
# set_property PACKAGE_PIN BC29     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P141_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M1P141_705
# set_property PACKAGE_PIN BD28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P142_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M1P142_705
# set_property PACKAGE_PIN BE28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P143_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M1P143_705
# set_property PACKAGE_PIN AT29          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P144_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M1P144_705
# set_property PACKAGE_PIN AU30          [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P145_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M1P145_705
# set_property PACKAGE_PIN AT28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P146_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M1P146_705
# set_property PACKAGE_PIN AU27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P147_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M1P147_705
# set_property PACKAGE_PIN BK30     [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P112_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M1P112_705
# set_property PACKAGE_PIN AU29     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P148_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M1P148_705
# set_property PACKAGE_PIN AV28     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P149_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M1P149_705
# set_property PACKAGE_PIN AV27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P150_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M1P150_705
# set_property PACKAGE_PIN AW28     [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P151_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M1P151_705
# set_property PACKAGE_PIN AV30     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P152_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M1P152_705
# set_property PACKAGE_PIN AW29     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P153_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M1P153_705
# set_property PACKAGE_PIN AY27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P154_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M1P154_705
# set_property PACKAGE_PIN BA27     [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P155_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M1P155_705
# set_property PACKAGE_PIN BD30     [get_ports "LPDDR4_CLK2_P"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P156_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "LPDDR4_CLK2_P"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M1P156_705
# set_property PACKAGE_PIN BE30     [get_ports "LPDDR4_CLK2_N"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P157_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "LPDDR4_CLK2_N"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M1P157_705
# set_property PACKAGE_PIN BL29     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P113_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M1P113_705
# set_property PACKAGE_PIN BE29     [get_ports "TRIP2_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P158_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M1P158_705
# set_property PACKAGE_PIN BF28     [get_ports "TRIP2_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P159_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M1P159_705
# set_property PACKAGE_PIN BF30     [get_ports "TRIP2_DEBUG"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P160_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_DEBUG"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M1P160_705
# #set_property PACKAGE_PIN BG29     [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P161_705
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M1P161_705
# set_property PACKAGE_PIN BL30          [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P114_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M1P114_705
# set_property PACKAGE_PIN BM29          [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P115_705
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M1P115_705
# set_property PACKAGE_PIN BM31     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P116_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M1P116_705
# set_property PACKAGE_PIN BN31     [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P117_705
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP2_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 705 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M1P117_705
# set_property PACKAGE_PIN BL34     [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P0_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P0_706
# set_property PACKAGE_PIN BM35     [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P1_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P1_706
# set_property PACKAGE_PIN BM32     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P10_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B13"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P10_706
# set_property PACKAGE_PIN BN32     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P11_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B14"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P11_706
# set_property PACKAGE_PIN BF34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P12_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P12_706
# set_property PACKAGE_PIN BG34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P13_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P13_706
# #set_property PACKAGE_PIN BF31     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P14_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P14_706
# #set_property PACKAGE_PIN BF32     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P15_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P15_706
# set_property PACKAGE_PIN BF35     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P16_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P16_706
# set_property PACKAGE_PIN BG35     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P17_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P17_706
# set_property PACKAGE_PIN BG32          [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_B0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P18_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_B0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P18_706
# set_property PACKAGE_PIN BG33          [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_B0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P19_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_B0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P19_706
# set_property PACKAGE_PIN BK32     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P2_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B12"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P2_706
# set_property PACKAGE_PIN BH34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P20_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P20_706
# set_property PACKAGE_PIN BJ34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P21_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P21_706
# set_property PACKAGE_PIN BH32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P22_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P22_706
# set_property PACKAGE_PIN BJ32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P23_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_B1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P23_706
# set_property PACKAGE_PIN AW34          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P24_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P24_706
# set_property PACKAGE_PIN AY33          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P25_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P25_706
# set_property PACKAGE_PIN AY32     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P26_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P26_706
# set_property PACKAGE_PIN BA31     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P27_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P27_706
# set_property PACKAGE_PIN AW35     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A6"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P28_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A6"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P28_706
# set_property PACKAGE_PIN AY35     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A7"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P29_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A7"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P29_706
# set_property PACKAGE_PIN BL33     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P3_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B15"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P3_706
# set_property PACKAGE_PIN BB31     [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P30_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P30_706
# set_property PACKAGE_PIN BB32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P31_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_B0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P31_706
# set_property PACKAGE_PIN BA33     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P32_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P32_706
# set_property PACKAGE_PIN BA34     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P33_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P33_706
# set_property PACKAGE_PIN BB34     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P34_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P34_706
# set_property PACKAGE_PIN BC34     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P35_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P35_706
# set_property PACKAGE_PIN AT34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P36_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P36_706
# set_property PACKAGE_PIN AT35     [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P37_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P37_706
# set_property PACKAGE_PIN AT31     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P38_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P38_706
# set_property PACKAGE_PIN AU32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P39_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P39_706
# set_property PACKAGE_PIN BJ33     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P4_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B9"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P4_706
# set_property PACKAGE_PIN AT32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P40_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A3"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P40_706
# set_property PACKAGE_PIN AU33     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P41_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A2"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P41_706
# set_property PACKAGE_PIN AV31          [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_A0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P42_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_A0_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P42_706
# set_property PACKAGE_PIN AW31          [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_A0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P43_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CK_A0_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P43_706
# set_property PACKAGE_PIN AU35     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P44_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A4"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P44_706
# set_property PACKAGE_PIN AV34     [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P45_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CA_A5"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P45_706
# set_property PACKAGE_PIN AV33     [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P46_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CKE_A0"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P46_706
# set_property PACKAGE_PIN AW32     [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P47_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_CS_A1"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P47_706
# #set_property PACKAGE_PIN BE32     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P48_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P48_706
# #set_property PACKAGE_PIN BE33     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P49_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P49_706
# set_property PACKAGE_PIN BK33     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P5_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B10"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P5_706
# #set_property PACKAGE_PIN BD35     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P50_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P50_706
# #set_property PACKAGE_PIN BE34     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P51_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P51_706
# #set_property PACKAGE_PIN BC33     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P52_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P52_706
# #set_property PACKAGE_PIN BD34     [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P53_706
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P53_706
# set_property PACKAGE_PIN BM33          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P6_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B1_T"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P6_706
# set_property PACKAGE_PIN BN34          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P7_706
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B1_C"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P7_706
# set_property PACKAGE_PIN BM34     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P8_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B8"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P8_706
# set_property PACKAGE_PIN BN35     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P9_706
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B11"] ;# Bank 706 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P9_706
# set_property PACKAGE_PIN BB43          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A1_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P54_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A1_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P54_707
# set_property PACKAGE_PIN BB44          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A1_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P55_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_A1_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P55_707
# set_property PACKAGE_PIN BE44     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P64_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A15"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P64_707
# set_property PACKAGE_PIN BE45     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P65_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A12"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P65_707
# set_property PACKAGE_PIN BB40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_A0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P66_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_A0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P66_707
# #set_property PACKAGE_PIN BA40     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P67_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P67_707
# set_property PACKAGE_PIN AW40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P68_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P68_707
# set_property PACKAGE_PIN AY41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P69_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P69_707
# set_property PACKAGE_PIN AV40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P70_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P70_707
# set_property PACKAGE_PIN AW41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P71_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P71_707
# set_property PACKAGE_PIN BA42          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P72_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P72_707
# set_property PACKAGE_PIN AY42          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P73_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P73_707
# set_property PACKAGE_PIN BE42     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P56_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A14"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P56_707
# set_property PACKAGE_PIN BA43     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P74_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P74_707
# set_property PACKAGE_PIN BA44     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P75_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P75_707
# set_property PACKAGE_PIN BA45     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P76_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P76_707
# set_property PACKAGE_PIN AY45     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P77_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P77_707
# set_property PACKAGE_PIN BB36     [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P78_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P78_707
# #set_property PACKAGE_PIN BC37     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P79_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P79_707
# set_property PACKAGE_PIN BB35     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P80_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P80_707
# set_property PACKAGE_PIN BA36     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P81_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P81_707
# set_property PACKAGE_PIN AY36     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P82_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P82_707
# set_property PACKAGE_PIN BA37     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P83_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P83_707
# set_property PACKAGE_PIN BD42     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P57_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A10"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P57_707
# set_property PACKAGE_PIN BD38          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P84_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P84_707
# set_property PACKAGE_PIN BC38          [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P85_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQS_B0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P85_707
# set_property PACKAGE_PIN BB38     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P86_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P86_707
# set_property PACKAGE_PIN BB39     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P87_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P87_707
# set_property PACKAGE_PIN BE37     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P88_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P88_707
# set_property PACKAGE_PIN BE38     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P89_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_B1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P89_707
# set_property PACKAGE_PIN AU38     [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P90_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P90_707
# #set_property PACKAGE_PIN AV39     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P91_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P91_707
# set_property PACKAGE_PIN AU36     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P92_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B2"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P92_707
# set_property PACKAGE_PIN AV37     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P93_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P93_707
# set_property PACKAGE_PIN BC42     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P58_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A9"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P58_707
# set_property PACKAGE_PIN AT37     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P94_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B6"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P94_707
# set_property PACKAGE_PIN AT38     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P95_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B7"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P95_707
# set_property PACKAGE_PIN AY38          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P96_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B0_T"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P96_707
# set_property PACKAGE_PIN BA39          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P97_707
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B0_C"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P97_707
# set_property PACKAGE_PIN AW38     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P98_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B4"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P98_707
# set_property PACKAGE_PIN AY39     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P99_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B5"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P99_707
# set_property PACKAGE_PIN AV36     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P100_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B3"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P100_707
# set_property PACKAGE_PIN AW37     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P101_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B0"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P101_707
# #set_property PACKAGE_PIN BE40     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P102_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P102_707
# #set_property PACKAGE_PIN BE41     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P103_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P103_707
# set_property PACKAGE_PIN BB42     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A8"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P59_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A8"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P59_707
# #set_property PACKAGE_PIN BD39     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P104_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P104_707
# #set_property PACKAGE_PIN BD40     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P105_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P105_707
# #set_property PACKAGE_PIN BC40     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P106_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P106_707
# #set_property PACKAGE_PIN BC41     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P107_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P107_707
# set_property PACKAGE_PIN BC44     [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P60_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DMI_A1"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P60_707
# #set_property PACKAGE_PIN BC45     [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P61_707
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P61_707
# set_property PACKAGE_PIN BD43     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A11"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P62_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A11"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P62_707
# set_property PACKAGE_PIN BD44     [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P63_707
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_DQ_A13"] ;# Bank 707 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P63_707
# set_property PACKAGE_PIN AT43     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P108_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A2"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L0P_XCC_N0P0_M2P108_708
# set_property PACKAGE_PIN AU42     [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P109_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L0N_XCC_N0P1_M2P109_708
# set_property PACKAGE_PIN AV43     [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P118_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L5P_N1P4_M2P118_708
# set_property PACKAGE_PIN AW44     [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P119_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L5N_N1P5_M2P119_708
# #set_property PACKAGE_PIN AM42     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P120_708
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L6P_GC_XCC_N2P0_M2P120_708
# #set_property PACKAGE_PIN AN41     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P121_708
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L6N_GC_XCC_N2P1_M2P121_708
# set_property PACKAGE_PIN AM39     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P122_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L7P_N2P2_M2P122_708
# set_property PACKAGE_PIN AM40     [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P123_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L7N_N2P3_M2P123_708
# set_property PACKAGE_PIN AP41     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P124_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B3"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L8P_N2P4_M2P124_708
# set_property PACKAGE_PIN AP42     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P125_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B2"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L8N_N2P5_M2P125_708
# set_property PACKAGE_PIN AN40          [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P126_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_B0_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L9P_GC_XCC_N3P0_M2P126_708
# set_property PACKAGE_PIN AP39          [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P127_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_B0_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L9N_GC_XCC_N3P1_M2P127_708
# set_property PACKAGE_PIN AT40     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P110_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L1P_N0P2_M2P110_708
# set_property PACKAGE_PIN AT41     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P128_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B5"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L10P_N3P2_M2P128_708
# set_property PACKAGE_PIN AU41     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P129_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B4"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L10N_N3P3_M2P129_708
# set_property PACKAGE_PIN AR39     [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P130_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CKE_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L11P_N3P4_M2P130_708
# set_property PACKAGE_PIN AR40     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P131_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L11N_N3P5_M2P131_708
# set_property PACKAGE_PIN AH44     [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P132_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_A1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L12P_GC_XCC_N4P0_M2P132_708
# set_property PACKAGE_PIN AJ43     [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P133_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L12N_GC_XCC_N4P1_M2P133_708
# set_property PACKAGE_PIN AH41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P134_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A15"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L13P_N4P2_M2P134_708
# set_property PACKAGE_PIN AJ40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P135_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A13"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L13N_N4P3_M2P135_708
# set_property PACKAGE_PIN AH42     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P136_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A14"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L14P_N4P4_M2P136_708
# set_property PACKAGE_PIN AJ42     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P137_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A8"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L14N_N4P5_M2P137_708
# set_property PACKAGE_PIN AU39     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P111_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L1N_N0P3_M2P111_708
# set_property PACKAGE_PIN AK40          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P138_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A1_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L15P_XCC_N5P0_M2P138_708
# set_property PACKAGE_PIN AL39          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P139_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_A1_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L15N_XCC_N5P1_M2P139_708
# set_property PACKAGE_PIN AK44     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P140_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A9"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L16P_N5P2_M2P140_708
# set_property PACKAGE_PIN AL44     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P141_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A10"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L16N_N5P3_M2P141_708
# set_property PACKAGE_PIN AK41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P142_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A12"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L17P_N5P4_M2P142_708
# set_property PACKAGE_PIN AL41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P143_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_A11"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L17N_N5P5_M2P143_708
# set_property PACKAGE_PIN AD41          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P144_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B1_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L18P_XCC_N6P0_M2P144_708
# set_property PACKAGE_PIN AE42          [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P145_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQS_B1_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L18N_XCC_N6P1_M2P145_708
# set_property PACKAGE_PIN AD40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P146_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B11"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L19P_N6P2_M2P146_708
# set_property PACKAGE_PIN AE39     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P147_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B10"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L19N_N6P3_M2P147_708
# set_property PACKAGE_PIN AU44     [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P112_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_A0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L2P_N0P4_M2P112_708
# set_property PACKAGE_PIN AE41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P148_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B13"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L20P_N6P4_M2P148_708
# set_property PACKAGE_PIN AF42     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P149_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B12"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L20N_N6P5_M2P149_708
# set_property PACKAGE_PIN AF39     [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P150_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DMI_B1"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L21P_XCC_N7P0_M2P150_708
# set_property PACKAGE_PIN AG40     [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P151_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CS_B0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L21N_XCC_N7P1_M2P151_708
# set_property PACKAGE_PIN AF40     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P152_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B15"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L22P_N7P2_M2P152_708
# set_property PACKAGE_PIN AG41     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P153_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B14"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L22N_N7P3_M2P153_708
# set_property PACKAGE_PIN AH39     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P154_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B9"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L23P_N7P4_M2P154_708
# set_property PACKAGE_PIN AJ39     [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P155_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_DQ_B8"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L23N_N7P5_M2P155_708
# set_property PACKAGE_PIN AK43     [get_ports "LPDDR4_CLK3_P"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P156_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "LPDDR4_CLK3_P"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M2P156_708
# set_property PACKAGE_PIN AL42     [get_ports "LPDDR4_CLK3_N"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P157_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "LPDDR4_CLK3_N"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M2P157_708
# set_property PACKAGE_PIN AU45     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P113_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A3"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L2N_N0P5_M2P113_708
# set_property PACKAGE_PIN AM43     [get_ports "TRIP3_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P158_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_RESET_N0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L25P_N8P2_M2P158_708
# set_property PACKAGE_PIN AN43     [get_ports "TRIP3_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P159_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH1_LPDDR4_0_0_RESET_N0"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L25N_N8P3_M2P159_708
# set_property PACKAGE_PIN AN44     [get_ports "TRIP3_DEBUG"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P160_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_DEBUG"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L26P_N8P4_M2P160_708
# #set_property PACKAGE_PIN AP44     [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P161_708
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L26N_N8P5_M2P161_708
# set_property PACKAGE_PIN AV42          [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P114_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_A0_T"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L3P_XCC_N1P0_M2P114_708
# set_property PACKAGE_PIN AW43          [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P115_708
# set_property IOSTANDARD  DIFF_LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CK_A0_C"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L3N_XCC_N1P1_M2P115_708
# set_property PACKAGE_PIN AV44     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P116_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A4"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L4P_N1P2_M2P116_708
# set_property PACKAGE_PIN AW45     [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P117_708
# set_property IOSTANDARD  LVSTL_11 [get_ports "TRIP3_CH0_LPDDR4_0_0_CA_A5"] ;# Bank 708 VCCO - VCC1V1_LP4 - IO_L4N_N1P3_M2P117_708
# set_property PACKAGE_PIN D22      [get_ports "FMCP1_LA27_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L0P_XCC_N0P0_M3P0_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA27_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L0P_XCC_N0P0_M3P0_709
# set_property PACKAGE_PIN C21      [get_ports "FMCP1_LA27_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L0N_XCC_N0P1_M3P1_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA27_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L0N_XCC_N0P1_M3P1_709
# set_property PACKAGE_PIN B24      [get_ports "FMCP1_LA22_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L5P_N1P4_M3P10_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA22_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L5P_N1P4_M3P10_709
# set_property PACKAGE_PIN A24      [get_ports "FMCP1_LA22_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L5N_N1P5_M3P11_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA22_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L5N_N1P5_M3P11_709
# set_property PACKAGE_PIN K23      [get_ports "FMCP1_LA17_CC_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L6P_GC_XCC_N2P0_M3P12_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA17_CC_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L6P_GC_XCC_N2P0_M3P12_709
# set_property PACKAGE_PIN J23      [get_ports "FMCP1_LA17_CC_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L6N_GC_XCC_N2P1_M3P13_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA17_CC_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L6N_GC_XCC_N2P1_M3P13_709
# set_property PACKAGE_PIN J22      [get_ports "FMCP1_LA33_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L7P_N2P2_M3P14_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA33_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L7P_N2P2_M3P14_709
# set_property PACKAGE_PIN H22      [get_ports "FMCP1_LA33_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L7N_N2P3_M3P15_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA33_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L7N_N2P3_M3P15_709
# set_property PACKAGE_PIN G23      [get_ports "FMCP1_LA29_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L8P_N2P4_M3P16_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA29_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L8P_N2P4_M3P16_709
# set_property PACKAGE_PIN G22      [get_ports "FMCP1_LA29_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L8N_N2P5_M3P17_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA29_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L8N_N2P5_M3P17_709
# set_property PACKAGE_PIN F24      [get_ports "FMCP1_LA18_CC_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L9P_GC_XCC_N3P0_M3P18_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA18_CC_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L9P_GC_XCC_N3P0_M3P18_709
# set_property PACKAGE_PIN F23      [get_ports "FMCP1_LA18_CC_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L9N_GC_XCC_N3P1_M3P19_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA18_CC_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L9N_GC_XCC_N3P1_M3P19_709
# set_property PACKAGE_PIN D24      [get_ports "FMCP1_LA25_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L1P_N0P2_M3P2_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA25_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L1P_N0P2_M3P2_709
# set_property PACKAGE_PIN E22      [get_ports "FMCP1_LA32_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L10P_N3P2_M3P20_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA32_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L10P_N3P2_M3P20_709
# set_property PACKAGE_PIN E21      [get_ports "FMCP1_LA32_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L10N_N3P3_M3P21_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA32_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L10N_N3P3_M3P21_709
# set_property PACKAGE_PIN E23      [get_ports "FMCP1_LA24_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L11P_N3P4_M3P22_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA24_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L11P_N3P4_M3P22_709
# set_property PACKAGE_PIN D23      [get_ports "FMCP1_LA24_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L11N_N3P5_M3P23_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA24_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L11N_N3P5_M3P23_709
# set_property PACKAGE_PIN R21      [get_ports "FMCP1_CLK1_M2C_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L12P_GC_XCC_N4P0_M3P24_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_CLK1_M2C_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L12P_GC_XCC_N4P0_M3P24_709
# set_property PACKAGE_PIN P22      [get_ports "FMCP1_CLK1_M2C_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L12N_GC_XCC_N4P1_M3P25_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_CLK1_M2C_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L12N_GC_XCC_N4P1_M3P25_709
# set_property PACKAGE_PIN R22      [get_ports "FMCP1_LA19_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L13P_N4P2_M3P26_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA19_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L13P_N4P2_M3P26_709
# set_property PACKAGE_PIN P23      [get_ports "FMCP1_LA19_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L13N_N4P3_M3P27_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA19_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L13N_N4P3_M3P27_709
# set_property PACKAGE_PIN R23      [get_ports "FMCP1_LA20_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L14P_N4P4_M3P28_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA20_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L14P_N4P4_M3P28_709
# set_property PACKAGE_PIN P24      [get_ports "FMCP1_LA20_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L14N_N4P5_M3P29_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA20_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L14N_N4P5_M3P29_709
# set_property PACKAGE_PIN C24      [get_ports "FMCP1_LA25_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L1N_N0P3_M3P3_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA25_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L1N_N0P3_M3P3_709
# set_property PACKAGE_PIN N22      [get_ports "FMCP1_LA31_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L15P_XCC_N5P0_M3P30_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA31_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L15P_XCC_N5P0_M3P30_709
# set_property PACKAGE_PIN M22      [get_ports "FMCP1_LA31_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L15N_XCC_N5P1_M3P31_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA31_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L15N_XCC_N5P1_M3P31_709
# set_property PACKAGE_PIN N24      [get_ports "FMCP1_LA28_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L16P_N5P2_M3P32_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA28_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L16P_N5P2_M3P32_709
# set_property PACKAGE_PIN M23      [get_ports "FMCP1_LA28_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L16N_N5P3_M3P33_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA28_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L16N_N5P3_M3P33_709
# set_property PACKAGE_PIN N21      [get_ports "FMCP1_LA30_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L17P_N5P4_M3P34_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA30_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L17P_N5P4_M3P34_709
# set_property PACKAGE_PIN M21      [get_ports "FMCP1_LA30_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L17N_N5P5_M3P35_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA30_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L17N_N5P5_M3P35_709
# #set_property PACKAGE_PIN V21      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L18P_XCC_N6P0_M3P36_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L18P_XCC_N6P0_M3P36_709
# #set_property PACKAGE_PIN V20      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L18N_XCC_N6P1_M3P37_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L18N_XCC_N6P1_M3P37_709
# #set_property PACKAGE_PIN V22      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L19P_N6P2_M3P38_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L19P_N6P2_M3P38_709
# #set_property PACKAGE_PIN U23      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L19N_N6P3_M3P39_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L19N_N6P3_M3P39_709
# set_property PACKAGE_PIN C22      [get_ports "FMCP1_LA23_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L2P_N0P4_M3P4_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA23_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L2P_N0P4_M3P4_709
# #set_property PACKAGE_PIN U22      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L20P_N6P4_M3P40_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L20P_N6P4_M3P40_709
# #set_property PACKAGE_PIN T21      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L20N_N6P5_M3P41_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L20N_N6P5_M3P41_709
# #set_property PACKAGE_PIN U21      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L21P_XCC_N7P0_M3P42_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L21P_XCC_N7P0_M3P42_709
# #set_property PACKAGE_PIN T20      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L21N_XCC_N7P1_M3P43_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L21N_XCC_N7P1_M3P43_709
# #set_property PACKAGE_PIN T24      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L22P_N7P2_M3P44_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L22P_N7P2_M3P44_709
# #set_property PACKAGE_PIN T23      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L22N_N7P3_M3P45_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L22N_N7P3_M3P45_709
# set_property PACKAGE_PIN R20      [get_ports "FMCP1_SYNC_C2M_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L23P_N7P4_M3P46_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_SYNC_C2M_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L23P_N7P4_M3P46_709
# set_property PACKAGE_PIN P20      [get_ports "FMCP1_SYNC_C2M_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L23N_N7P5_M3P47_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_SYNC_C2M_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L23N_N7P5_M3P47_709
# set_property PACKAGE_PIN M24      [get_ports "FMCP1_SYNC_M2C_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L24P_GC_XCC_N8P0_M3P48_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_SYNC_M2C_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L24P_GC_XCC_N8P0_M3P48_709
# set_property PACKAGE_PIN L24      [get_ports "FMCP1_SYNC_M2C_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L24N_GC_XCC_N8P1_M3P49_709
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_SYNC_M2C_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L24N_GC_XCC_N8P1_M3P49_709
# set_property PACKAGE_PIN B22      [get_ports "FMCP1_LA23_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L2N_N0P5_M3P5_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA23_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L2N_N0P5_M3P5_709
# #set_property PACKAGE_PIN L23      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L25P_N8P2_M3P50_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L25P_N8P2_M3P50_709
# #set_property PACKAGE_PIN K22      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L25N_N8P3_M3P51_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L25N_N8P3_M3P51_709
# #set_property PACKAGE_PIN L21      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L26P_N8P4_M3P52_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L26P_N8P4_M3P52_709
# #set_property PACKAGE_PIN K21      [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L26N_N8P5_M3P53_709
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 709 VCCO - VADJ_FMC - IO_L26N_N8P5_M3P53_709
# set_property PACKAGE_PIN B21      [get_ports "FMCP1_LA26_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L3P_XCC_N1P0_M3P6_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA26_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L3P_XCC_N1P0_M3P6_709
# set_property PACKAGE_PIN A21      [get_ports "FMCP1_LA26_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L3N_XCC_N1P1_M3P7_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA26_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L3N_XCC_N1P1_M3P7_709
# set_property PACKAGE_PIN B23      [get_ports "FMCP1_LA21_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L4P_N1P2_M3P8_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA21_P"] ;# Bank 709 VCCO - VADJ_FMC - IO_L4P_N1P2_M3P8_709
# set_property PACKAGE_PIN A23      [get_ports "FMCP1_LA21_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L4N_N1P3_M3P9_709
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA21_N"] ;# Bank 709 VCCO - VADJ_FMC - IO_L4N_N1P3_M3P9_709
# set_property PACKAGE_PIN H26      [get_ports "FMCP1_LA03_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L0P_XCC_N0P0_M3P54_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA03_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L0P_XCC_N0P0_M3P54_710
# set_property PACKAGE_PIN G27      [get_ports "FMCP1_LA03_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L0N_XCC_N0P1_M3P55_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA03_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L0N_XCC_N0P1_M3P55_710
# set_property PACKAGE_PIN B28      [get_ports "FMCP1_LA15_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L5P_N1P4_M3P64_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA15_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L5P_N1P4_M3P64_710
# set_property PACKAGE_PIN A28      [get_ports "FMCP1_LA15_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L5N_N1P5_M3P65_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA15_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L5N_N1P5_M3P65_710
# set_property PACKAGE_PIN G26      [get_ports "FMCP1_LA00_CC_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L6P_GC_XCC_N2P0_M3P66_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA00_CC_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L6P_GC_XCC_N2P0_M3P66_710
# set_property PACKAGE_PIN F26      [get_ports "FMCP1_LA00_CC_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L6N_GC_XCC_N2P1_M3P67_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA00_CC_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L6N_GC_XCC_N2P1_M3P67_710
# set_property PACKAGE_PIN E27      [get_ports "FMCP1_LA12_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L7P_N2P2_M3P68_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA12_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L7P_N2P2_M3P68_710
# set_property PACKAGE_PIN E26      [get_ports "FMCP1_LA12_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L7N_N2P3_M3P69_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA12_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L7N_N2P3_M3P69_710
# set_property PACKAGE_PIN F25      [get_ports "FMCP1_LA08_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L8P_N2P4_M3P70_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA08_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L8P_N2P4_M3P70_710
# set_property PACKAGE_PIN E25      [get_ports "FMCP1_LA08_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L8N_N2P5_M3P71_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA08_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L8N_N2P5_M3P71_710
# set_property PACKAGE_PIN D25      [get_ports "FMCP1_LA01_CC_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L9P_GC_XCC_N3P0_M3P72_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA01_CC_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L9P_GC_XCC_N3P0_M3P72_710
# set_property PACKAGE_PIN C25      [get_ports "FMCP1_LA01_CC_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L9N_GC_XCC_N3P1_M3P73_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA01_CC_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L9N_GC_XCC_N3P1_M3P73_710
# set_property PACKAGE_PIN H27      [get_ports "FMCP1_LA04_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L1P_N0P2_M3P56_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA04_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L1P_N0P2_M3P56_710
# set_property PACKAGE_PIN B27      [get_ports "FMCP1_LA14_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L10P_N3P2_M3P74_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA14_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L10P_N3P2_M3P74_710
# set_property PACKAGE_PIN A26      [get_ports "FMCP1_LA14_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L10N_N3P3_M3P75_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA14_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L10N_N3P3_M3P75_710
# set_property PACKAGE_PIN B26      [get_ports "FMCP1_LA16_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L11P_N3P4_M3P76_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA16_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L11P_N3P4_M3P76_710
# set_property PACKAGE_PIN A25      [get_ports "FMCP1_LA16_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L11N_N3P5_M3P77_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA16_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L11N_N3P5_M3P77_710
# set_property PACKAGE_PIN V27      [get_ports "FMCP1_CLK0_M2C_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L12P_GC_XCC_N4P0_M3P78_710
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_CLK0_M2C_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L12P_GC_XCC_N4P0_M3P78_710
# set_property PACKAGE_PIN U27      [get_ports "FMCP1_CLK0_M2C_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L12N_GC_XCC_N4P1_M3P79_710
# set_property IOSTANDARD  LVDS15   [get_ports "FMCP1_CLK0_M2C_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L12N_GC_XCC_N4P1_M3P79_710
# set_property PACKAGE_PIN V26      [get_ports "FMCP1_LA06_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L13P_N4P2_M3P80_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA06_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L13P_N4P2_M3P80_710
# set_property PACKAGE_PIN U26      [get_ports "FMCP1_LA06_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L13N_N4P3_M3P81_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA06_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L13N_N4P3_M3P81_710
# set_property PACKAGE_PIN T26      [get_ports "FMCP1_LA05_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L14P_N4P4_M3P82_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA05_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L14P_N4P4_M3P82_710
# set_property PACKAGE_PIN R26      [get_ports "FMCP1_LA05_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L14N_N4P5_M3P83_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA05_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L14N_N4P5_M3P83_710
# set_property PACKAGE_PIN G28      [get_ports "FMCP1_LA04_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L1N_N0P3_M3P57_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA04_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L1N_N0P3_M3P57_710
# set_property PACKAGE_PIN R27      [get_ports "FMCP1_LA10_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L15P_XCC_N5P0_M3P84_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA10_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L15P_XCC_N5P0_M3P84_710
# set_property PACKAGE_PIN P27      [get_ports "FMCP1_LA10_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L15N_XCC_N5P1_M3P85_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA10_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L15N_XCC_N5P1_M3P85_710
# set_property PACKAGE_PIN R28      [get_ports "FMCP1_LA09_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L16P_N5P2_M3P86_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA09_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L16P_N5P2_M3P86_710
# set_property PACKAGE_PIN P28      [get_ports "FMCP1_LA09_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L16N_N5P3_M3P87_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA09_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L16N_N5P3_M3P87_710
# set_property PACKAGE_PIN N27      [get_ports "FMCP1_LA02_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L17P_N5P4_M3P88_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA02_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L17P_N5P4_M3P88_710
# set_property PACKAGE_PIN M28      [get_ports "FMCP1_LA02_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L17N_N5P5_M3P89_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA02_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L17N_N5P5_M3P89_710
# #set_property PACKAGE_PIN V25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L18P_XCC_N6P0_M3P90_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L18P_XCC_N6P0_M3P90_710
# #set_property PACKAGE_PIN V24      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L18N_XCC_N6P1_M3P91_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L18N_XCC_N6P1_M3P91_710
# #set_property PACKAGE_PIN U24      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L19P_N6P2_M3P92_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L19P_N6P2_M3P92_710
# #set_property PACKAGE_PIN T25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L19N_N6P3_M3P93_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L19N_N6P3_M3P93_710
# set_property PACKAGE_PIN F28      [get_ports "FMCP1_LA07_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L2P_N0P4_M3P58_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA07_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L2P_N0P4_M3P58_710
# #set_property PACKAGE_PIN R25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L20P_N6P4_M3P94_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L20P_N6P4_M3P94_710
# #set_property PACKAGE_PIN P25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L20N_N6P5_M3P95_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L20N_N6P5_M3P95_710
# #set_property PACKAGE_PIN N26      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L21P_XCC_N7P0_M3P96_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L21P_XCC_N7P0_M3P96_710
# #set_property PACKAGE_PIN N25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L21N_XCC_N7P1_M3P97_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L21N_XCC_N7P1_M3P97_710
# #set_property PACKAGE_PIN M27      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L22P_N7P2_M3P98_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L22P_N7P2_M3P98_710
# #set_property PACKAGE_PIN L26      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L22N_N7P3_M3P99_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L22N_N7P3_M3P99_710
# #set_property PACKAGE_PIN M26      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L23P_N7P4_M3P100_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L23P_N7P4_M3P100_710
# #set_property PACKAGE_PIN L25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L23N_N7P5_M3P101_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L23N_N7P5_M3P101_710
# #set_property PACKAGE_PIN K26      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L24P_GC_XCC_N8P0_M3P102_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L24P_GC_XCC_N8P0_M3P102_710
# #set_property PACKAGE_PIN K25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L24N_GC_XCC_N8P1_M3P103_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L24N_GC_XCC_N8P1_M3P103_710
# set_property PACKAGE_PIN E28      [get_ports "FMCP1_LA07_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L2N_N0P5_M3P59_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA07_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L2N_N0P5_M3P59_710
# #set_property PACKAGE_PIN K27      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L25P_N8P2_M3P104_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L25P_N8P2_M3P104_710
# #set_property PACKAGE_PIN J27      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L25N_N8P3_M3P105_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L25N_N8P3_M3P105_710
# #set_property PACKAGE_PIN J25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L26P_N8P4_M3P106_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L26P_N8P4_M3P106_710
# #set_property PACKAGE_PIN H25      [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L26N_N8P5_M3P107_710
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 710 VCCO - VADJ_FMC - IO_L26N_N8P5_M3P107_710
# set_property PACKAGE_PIN D27      [get_ports "FMCP1_LA13_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L3P_XCC_N1P0_M3P60_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA13_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L3P_XCC_N1P0_M3P60_710
# set_property PACKAGE_PIN C26      [get_ports "FMCP1_LA13_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L3N_XCC_N1P1_M3P61_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA13_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L3N_XCC_N1P1_M3P61_710
# set_property PACKAGE_PIN D28      [get_ports "FMCP1_LA11_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L4P_N1P2_M3P62_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA11_P"] ;# Bank 710 VCCO - VADJ_FMC - IO_L4P_N1P2_M3P62_710
# set_property PACKAGE_PIN C27      [get_ports "FMCP1_LA11_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L4N_N1P3_M3P63_710
# set_property IOSTANDARD  LVCMOS15 [get_ports "FMCP1_LA11_N"] ;# Bank 710 VCCO - VADJ_FMC - IO_L4N_N1P3_M3P63_710
# #set_property PACKAGE_PIN C32      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L0P_XCC_N0P0_M3P108_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L0P_XCC_N0P0_M3P108_711
# #set_property PACKAGE_PIN B32      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L0N_XCC_N0P1_M3P109_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L0N_XCC_N0P1_M3P109_711
# #set_property PACKAGE_PIN A31      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L5P_N1P4_M3P118_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L5P_N1P4_M3P118_711
# #set_property PACKAGE_PIN A30      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L5N_N1P5_M3P119_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L5N_N1P5_M3P119_711
# set_property PACKAGE_PIN G33      [get_ports "8A34001_Q6_OUT_P"] ;# Bank 711 VCCO - VCC1V5   - IO_L6P_GC_XCC_N2P0_M3P120_711
# set_property IOSTANDARD  LVDS15   [get_ports "8A34001_Q6_OUT_P"] ;# Bank 711 VCCO - VCC1V5   - IO_L6P_GC_XCC_N2P0_M3P120_711
# set_property PACKAGE_PIN F33      [get_ports "8A34001_Q6_OUT_N"] ;# Bank 711 VCCO - VCC1V5   - IO_L6N_GC_XCC_N2P1_M3P121_711
# set_property IOSTANDARD  LVDS15   [get_ports "8A34001_Q6_OUT_N"] ;# Bank 711 VCCO - VCC1V5   - IO_L6N_GC_XCC_N2P1_M3P121_711
# #set_property PACKAGE_PIN F30      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L7P_N2P2_M3P122_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L7P_N2P2_M3P122_711
# #set_property PACKAGE_PIN E30      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L7N_N2P3_M3P123_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L7N_N2P3_M3P123_711
# #set_property PACKAGE_PIN E31      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L8P_N2P4_M3P124_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L8P_N2P4_M3P124_711
# #set_property PACKAGE_PIN D32      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L8N_N2P5_M3P125_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L8N_N2P5_M3P125_711
# #set_property PACKAGE_PIN D30      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L9P_GC_XCC_N3P0_M3P126_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L9P_GC_XCC_N3P0_M3P126_711
# #set_property PACKAGE_PIN C30      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L9N_GC_XCC_N3P1_M3P127_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L9N_GC_XCC_N3P1_M3P127_711
# #set_property PACKAGE_PIN C31      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L1P_N0P2_M3P110_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L1P_N0P2_M3P110_711
# set_property PACKAGE_PIN E33      [get_ports "SYSCTLR_GPIO0"] ;# Bank 711 VCCO - VCC1V5   - IO_L10P_N3P2_M3P128_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO0"] ;# Bank 711 VCCO - VCC1V5   - IO_L10P_N3P2_M3P128_711
# set_property PACKAGE_PIN D34      [get_ports "SYSCTLR_GPIO1"] ;# Bank 711 VCCO - VCC1V5   - IO_L10N_N3P3_M3P129_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO1"] ;# Bank 711 VCCO - VCC1V5   - IO_L10N_N3P3_M3P129_711
# set_property PACKAGE_PIN E32      [get_ports "SYSCTLR_GPIO2"] ;# Bank 711 VCCO - VCC1V5   - IO_L11P_N3P4_M3P130_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO2"] ;# Bank 711 VCCO - VCC1V5   - IO_L11P_N3P4_M3P130_711
# set_property PACKAGE_PIN D33      [get_ports "SYSCTLR_GPIO3"] ;# Bank 711 VCCO - VCC1V5   - IO_L11N_N3P5_M3P131_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO3"] ;# Bank 711 VCCO - VCC1V5   - IO_L11N_N3P5_M3P131_711
# set_property PACKAGE_PIN N31      [get_ports "SYSCTLR_GPIO4"] ;# Bank 711 VCCO - VCC1V5   - IO_L12P_GC_XCC_N4P0_M3P132_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO4"] ;# Bank 711 VCCO - VCC1V5   - IO_L12P_GC_XCC_N4P0_M3P132_711
# set_property PACKAGE_PIN M31      [get_ports "SYSCTLR_GPIO5"] ;# Bank 711 VCCO - VCC1V5   - IO_L12N_GC_XCC_N4P1_M3P133_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO5"] ;# Bank 711 VCCO - VCC1V5   - IO_L12N_GC_XCC_N4P1_M3P133_711
# set_property PACKAGE_PIN M29      [get_ports "SYSCTLR_GPIO6"] ;# Bank 711 VCCO - VCC1V5   - IO_L13P_N4P2_M3P134_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO6"] ;# Bank 711 VCCO - VCC1V5   - IO_L13P_N4P2_M3P134_711
# set_property PACKAGE_PIN L29      [get_ports "SYSCTLR_GPIO7"] ;# Bank 711 VCCO - VCC1V5   - IO_L13N_N4P3_M3P135_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO7"] ;# Bank 711 VCCO - VCC1V5   - IO_L13N_N4P3_M3P135_711
# set_property PACKAGE_PIN L30      [get_ports "SYSCTLR_GPIO8"] ;# Bank 711 VCCO - VCC1V5   - IO_L14P_N4P4_M3P136_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO8"] ;# Bank 711 VCCO - VCC1V5   - IO_L14P_N4P4_M3P136_711
# set_property PACKAGE_PIN K30      [get_ports "SYSCTLR_GPIO9"] ;# Bank 711 VCCO - VCC1V5   - IO_L14N_N4P5_M3P137_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO9"] ;# Bank 711 VCCO - VCC1V5   - IO_L14N_N4P5_M3P137_711
# #set_property PACKAGE_PIN B31      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L1N_N0P3_M3P111_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L1N_N0P3_M3P111_711
# set_property PACKAGE_PIN L31      [get_ports "SYSCTLR_GPIO10"] ;# Bank 711 VCCO - VCC1V5   - IO_L15P_XCC_N5P0_M3P138_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO10"] ;# Bank 711 VCCO - VCC1V5   - IO_L15P_XCC_N5P0_M3P138_711
# set_property PACKAGE_PIN K31      [get_ports "SYSCTLR_GPIO11"] ;# Bank 711 VCCO - VCC1V5   - IO_L15N_XCC_N5P1_M3P139_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO11"] ;# Bank 711 VCCO - VCC1V5   - IO_L15N_XCC_N5P1_M3P139_711
# set_property PACKAGE_PIN J29      [get_ports "SYSCTLR_GPIO12"] ;# Bank 711 VCCO - VCC1V5   - IO_L16P_N5P2_M3P140_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO12"] ;# Bank 711 VCCO - VCC1V5   - IO_L16P_N5P2_M3P140_711
# set_property PACKAGE_PIN H29      [get_ports "SYSCTLR_GPIO13"] ;# Bank 711 VCCO - VCC1V5   - IO_L16N_N5P3_M3P141_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO13"] ;# Bank 711 VCCO - VCC1V5   - IO_L16N_N5P3_M3P141_711
# set_property PACKAGE_PIN J30      [get_ports "SYSCTLR_GPIO14"] ;# Bank 711 VCCO - VCC1V5   - IO_L17P_N5P4_M3P142_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO14"] ;# Bank 711 VCCO - VCC1V5   - IO_L17P_N5P4_M3P142_711
# set_property PACKAGE_PIN H30      [get_ports "SYSCTLR_GPIO15"] ;# Bank 711 VCCO - VCC1V5   - IO_L17N_N5P5_M3P143_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "SYSCTLR_GPIO15"] ;# Bank 711 VCCO - VCC1V5   - IO_L17N_N5P5_M3P143_711
# set_property PACKAGE_PIN V30      [get_ports "8A34001_GPIO_15"] ;# Bank 711 VCCO - VCC1V5   - IO_L18P_XCC_N6P0_M3P144_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_15"] ;# Bank 711 VCCO - VCC1V5   - IO_L18P_XCC_N6P0_M3P144_711
# set_property PACKAGE_PIN V29      [get_ports "8A34001_GPIO_14"] ;# Bank 711 VCCO - VCC1V5   - IO_L18N_XCC_N6P1_M3P145_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_14"] ;# Bank 711 VCCO - VCC1V5   - IO_L18N_XCC_N6P1_M3P145_711
# set_property PACKAGE_PIN U29      [get_ports "8A34001_GPIO_13"] ;# Bank 711 VCCO - VCC1V5   - IO_L19P_N6P2_M3P146_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_13"] ;# Bank 711 VCCO - VCC1V5   - IO_L19P_N6P2_M3P146_711
# set_property PACKAGE_PIN T29      [get_ports "8A34001_GPIO_12"] ;# Bank 711 VCCO - VCC1V5   - IO_L19N_N6P3_M3P147_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_12"] ;# Bank 711 VCCO - VCC1V5   - IO_L19N_N6P3_M3P147_711
# #set_property PACKAGE_PIN D29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L2P_N0P4_M3P112_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L2P_N0P4_M3P112_711
# set_property PACKAGE_PIN U28      [get_ports "8A34001_GPIO_11"] ;# Bank 711 VCCO - VCC1V5   - IO_L20P_N6P4_M3P148_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_11"] ;# Bank 711 VCCO - VCC1V5   - IO_L20P_N6P4_M3P148_711
# set_property PACKAGE_PIN T28      [get_ports "8A34001_GPIO_10"] ;# Bank 711 VCCO - VCC1V5   - IO_L20N_N6P5_M3P149_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_10"] ;# Bank 711 VCCO - VCC1V5   - IO_L20N_N6P5_M3P149_711
# set_property PACKAGE_PIN T30      [get_ports "8A34001_GPIO_7"] ;# Bank 711 VCCO - VCC1V5   - IO_L21P_XCC_N7P0_M3P150_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_7"] ;# Bank 711 VCCO - VCC1V5   - IO_L21P_XCC_N7P0_M3P150_711
# set_property PACKAGE_PIN R30      [get_ports "8A34001_GPIO_6"] ;# Bank 711 VCCO - VCC1V5   - IO_L21N_XCC_N7P1_M3P151_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_6"] ;# Bank 711 VCCO - VCC1V5   - IO_L21N_XCC_N7P1_M3P151_711
# set_property PACKAGE_PIN P30      [get_ports "8A34001_GPIO_5"] ;# Bank 711 VCCO - VCC1V5   - IO_L22P_N7P2_M3P152_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_5"] ;# Bank 711 VCCO - VCC1V5   - IO_L22P_N7P2_M3P152_711
# set_property PACKAGE_PIN N30      [get_ports "8A34001_GPIO_4"] ;# Bank 711 VCCO - VCC1V5   - IO_L22N_N7P3_M3P153_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_4"] ;# Bank 711 VCCO - VCC1V5   - IO_L22N_N7P3_M3P153_711
# set_property PACKAGE_PIN P29      [get_ports "8A34001_GPIO_3"] ;# Bank 711 VCCO - VCC1V5   - IO_L23P_N7P4_M3P154_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_3"] ;# Bank 711 VCCO - VCC1V5   - IO_L23P_N7P4_M3P154_711
# #set_property PACKAGE_PIN N29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L23N_N7P5_M3P155_711
# #set_property IOSTANDARD  LVCMOS15 [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L23N_N7P5_M3P155_711
# set_property PACKAGE_PIN G31      [get_ports "HDR_GPIO_0"] ;# Bank 711 VCCO - VCC1V5   - IO_L24P_GC_XCC_N8P0_M3P156_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "HDR_GPIO_0"] ;# Bank 711 VCCO - VCC1V5   - IO_L24P_GC_XCC_N8P0_M3P156_711
# #set_property PACKAGE_PIN F31      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L24N_GC_XCC_N8P1_M3P157_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L24N_GC_XCC_N8P1_M3P157_711
# #set_property PACKAGE_PIN C29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L2N_N0P5_M3P113_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L2N_N0P5_M3P113_711
# set_property PACKAGE_PIN H31      [get_ports "8A34001_GPIO_2"] ;# Bank 711 VCCO - VCC1V5   - IO_L25P_N8P2_M3P158_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_2"] ;# Bank 711 VCCO - VCC1V5   - IO_L25P_N8P2_M3P158_711
# set_property PACKAGE_PIN G32      [get_ports "8A34001_GPIO_1"] ;# Bank 711 VCCO - VCC1V5   - IO_L25N_N8P3_M3P159_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_1"] ;# Bank 711 VCCO - VCC1V5   - IO_L25N_N8P3_M3P159_711
# set_property PACKAGE_PIN G29      [get_ports "8A34001_GPIO_0"] ;# Bank 711 VCCO - VCC1V5   - IO_L26P_N8P4_M3P160_711
# set_property IOSTANDARD  LVCMOS15 [get_ports "8A34001_GPIO_0"] ;# Bank 711 VCCO - VCC1V5   - IO_L26P_N8P4_M3P160_711
# #set_property PACKAGE_PIN F29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L26N_N8P5_M3P161_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L26N_N8P5_M3P161_711
# #set_property PACKAGE_PIN B33      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L3P_XCC_N1P0_M3P114_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L3P_XCC_N1P0_M3P114_711
# #set_property PACKAGE_PIN A33      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L3N_XCC_N1P1_M3P115_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L3N_XCC_N1P1_M3P115_711
# #set_property PACKAGE_PIN B29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L4P_N1P2_M3P116_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L4P_N1P2_M3P116_711
# #set_property PACKAGE_PIN A29      [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L4N_N1P3_M3P117_711
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 711 VCCO - VCC1V5   - IO_L4N_N1P3_M3P117_711
# #set_property PACKAGE_PIN K36      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L0P_XCC_N0P0_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L0P_XCC_N0P0_712
# #set_property PACKAGE_PIN K35      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L0N_XCC_N0P1_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L0N_XCC_N0P1_712
# set_property PACKAGE_PIN K33      [get_ports "TRACEDATA15"] ;# Bank 712 VCCO - VCC1V5   - IO_L5P_N1P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA15"] ;# Bank 712 VCCO - VCC1V5   - IO_L5P_N1P4_712
# set_property PACKAGE_PIN J33      [get_ports "TRACETRST_B"] ;# Bank 712 VCCO - VCC1V5   - IO_L5N_N1P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACETRST_B"] ;# Bank 712 VCCO - VCC1V5   - IO_L5N_N1P5_712
# set_property PACKAGE_PIN N36      [get_ports "TRACERTCK"] ;# Bank 712 VCCO - VCC1V5   - IO_L6P_GC_XCC_N2P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACERTCK"] ;# Bank 712 VCCO - VCC1V5   - IO_L6P_GC_XCC_N2P0_712
# set_property PACKAGE_PIN M37      [get_ports "TRACESRST_B"] ;# Bank 712 VCCO - VCC1V5   - IO_L6N_GC_XCC_N2P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACESRST_B"] ;# Bank 712 VCCO - VCC1V5   - IO_L6N_GC_XCC_N2P1_712
# set_property PACKAGE_PIN N32      [get_ports "TRACEDBGRQ"] ;# Bank 712 VCCO - VCC1V5   - IO_L7P_N2P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDBGRQ"] ;# Bank 712 VCCO - VCC1V5   - IO_L7P_N2P2_712
# set_property PACKAGE_PIN M32      [get_ports "TRACEDATA0"] ;# Bank 712 VCCO - VCC1V5   - IO_L7N_N2P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA0"] ;# Bank 712 VCCO - VCC1V5   - IO_L7N_N2P3_712
# set_property PACKAGE_PIN M36      [get_ports "TRACECTL"] ;# Bank 712 VCCO - VCC1V5   - IO_L8P_N2P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACECTL"] ;# Bank 712 VCCO - VCC1V5   - IO_L8P_N2P4_712
# set_property PACKAGE_PIN L35      [get_ports "TRACEDATA1"] ;# Bank 712 VCCO - VCC1V5   - IO_L8N_N2P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA1"] ;# Bank 712 VCCO - VCC1V5   - IO_L8N_N2P5_712
# set_property PACKAGE_PIN M34      [get_ports "TRACEDATA2"] ;# Bank 712 VCCO - VCC1V5   - IO_L9P_GC_XCC_N3P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA2"] ;# Bank 712 VCCO - VCC1V5   - IO_L9P_GC_XCC_N3P0_712
# set_property PACKAGE_PIN L34      [get_ports "TRACEDATA3"] ;# Bank 712 VCCO - VCC1V5   - IO_L9N_GC_XCC_N3P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA3"] ;# Bank 712 VCCO - VCC1V5   - IO_L9N_GC_XCC_N3P1_712
# #set_property PACKAGE_PIN L36      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L1P_N0P2_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L1P_N0P2_712
# set_property PACKAGE_PIN N37      [get_ports "TRACEDATA4"] ;# Bank 712 VCCO - VCC1V5   - IO_L10P_N3P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA4"] ;# Bank 712 VCCO - VCC1V5   - IO_L10P_N3P2_712
# set_property PACKAGE_PIN M38      [get_ports "TRACEDATA5"] ;# Bank 712 VCCO - VCC1V5   - IO_L10N_N3P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA5"] ;# Bank 712 VCCO - VCC1V5   - IO_L10N_N3P3_712
# set_property PACKAGE_PIN M33      [get_ports "TRACEDATA6"] ;# Bank 712 VCCO - VCC1V5   - IO_L11P_N3P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA6"] ;# Bank 712 VCCO - VCC1V5   - IO_L11P_N3P4_712
# set_property PACKAGE_PIN L33      [get_ports "TRACEDATA7"] ;# Bank 712 VCCO - VCC1V5   - IO_L11N_N3P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA7"] ;# Bank 712 VCCO - VCC1V5   - IO_L11N_N3P5_712
# set_property PACKAGE_PIN T35      [get_ports "TRACEEXTTRIG"] ;# Bank 712 VCCO - VCC1V5   - IO_L12P_GC_XCC_N4P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEEXTTRIG"] ;# Bank 712 VCCO - VCC1V5   - IO_L12P_GC_XCC_N4P0_712
# set_property PACKAGE_PIN R35      [get_ports "TRACEDBGACK"] ;# Bank 712 VCCO - VCC1V5   - IO_L12N_GC_XCC_N4P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDBGACK"] ;# Bank 712 VCCO - VCC1V5   - IO_L12N_GC_XCC_N4P1_712
# set_property PACKAGE_PIN U34      [get_ports "TRACECLKA"] ;# Bank 712 VCCO - VCC1V5   - IO_L13P_N4P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACECLKA"] ;# Bank 712 VCCO - VCC1V5   - IO_L13P_N4P2_712
# set_property PACKAGE_PIN T34      [get_ports "QSFP_SEL"] ;# Bank 712 VCCO - VCC1V5   - IO_L13N_N4P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFP_SEL"] ;# Bank 712 VCCO - VCC1V5   - IO_L13N_N4P3_712
# set_property PACKAGE_PIN T36      [get_ports "QSFPDD2_LPMODE_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L14P_N4P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD2_LPMODE_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L14P_N4P4_712
# set_property PACKAGE_PIN R36      [get_ports "QSFPDD2_INTL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L14N_N4P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD2_INTL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L14N_N4P5_712
# set_property PACKAGE_PIN K37      [get_ports "TRACEDATA8"] ;# Bank 712 VCCO - VCC1V5   - IO_L1N_N0P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA8"] ;# Bank 712 VCCO - VCC1V5   - IO_L1N_N0P3_712
# set_property PACKAGE_PIN R33      [get_ports "QSFPDD2_MODPRSL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L15P_XCC_N5P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD2_MODPRSL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L15P_XCC_N5P0_712
# set_property PACKAGE_PIN P33      [get_ports "QSFPDD2_RESETL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L15N_XCC_N5P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD2_RESETL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L15N_XCC_N5P1_712
# set_property PACKAGE_PIN R37      [get_ports "QSFPDD2_MODSELL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L16P_N5P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD2_MODSELL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L16P_N5P2_712
# set_property PACKAGE_PIN P37      [get_ports "QSFPDD1_LPMODE_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L16N_N5P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD1_LPMODE_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L16N_N5P3_712
# set_property PACKAGE_PIN T31      [get_ports "QSFPDD1_INTL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L17P_N5P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD1_INTL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L17P_N5P4_712
# set_property PACKAGE_PIN R31      [get_ports "QSFPDD1_MODPRSL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L17N_N5P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD1_MODPRSL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L17N_N5P5_712
# set_property PACKAGE_PIN V35      [get_ports "QSFPDD1_RESETL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L18P_XCC_N6P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD1_RESETL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L18P_XCC_N6P0_712
# set_property PACKAGE_PIN V34      [get_ports "QSFPDD1_MODSELL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L18N_XCC_N6P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "QSFPDD1_MODSELL_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L18N_XCC_N6P1_712
# set_property PACKAGE_PIN V32      [get_ports "UART1_RXD_HDIO_UART_TX"] ;# Bank 712 VCCO - VCC1V5   - IO_L19P_N6P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "UART1_RXD_HDIO_UART_TX"] ;# Bank 712 VCCO - VCC1V5   - IO_L19P_N6P2_712
# set_property PACKAGE_PIN U32      [get_ports "UART1_TXD_HDIO_UART_RX"] ;# Bank 712 VCCO - VCC1V5   - IO_L19N_N6P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "UART1_TXD_HDIO_UART_RX"] ;# Bank 712 VCCO - VCC1V5   - IO_L19N_N6P3_712
# set_property PACKAGE_PIN L38      [get_ports "TRACEDATA9"] ;# Bank 712 VCCO - VCC1V5   - IO_L2P_N0P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA9"] ;# Bank 712 VCCO - VCC1V5   - IO_L2P_N0P4_712
# #set_property PACKAGE_PIN V36      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L20P_N6P4_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L20P_N6P4_712
# #set_property PACKAGE_PIN U36      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L20N_N6P5_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L20N_N6P5_712
# #set_property PACKAGE_PIN V31      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L21P_XCC_N7P0_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L21P_XCC_N7P0_712
# #set_property PACKAGE_PIN U31      [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L21N_XCC_N7P1_712
# #set_property IOSTANDARD  LVCMOSxx [get_ports "No Connect"] ;# Bank 712 VCCO - VCC1V5   - IO_L21N_XCC_N7P1_712

#######################################################
#
#  ██    ██ ███████ ███████ ██████  
#  ██    ██ ██      ██      ██   ██ 
#  ██    ██ ███████ █████   ██████  
#  ██    ██      ██ ██      ██   ██ 
#   ██████  ███████ ███████ ██   ██ 
#
#######################################################      

# set_property PACKAGE_PIN V37      [get_ports "GPIO_LED_3_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L22P_N7P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_LED_3_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L22P_N7P2_712
# set_property PACKAGE_PIN U37      [get_ports "GPIO_LED_2_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L22N_N7P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_LED_2_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L22N_N7P3_712
# set_property PACKAGE_PIN U33      [get_ports "GPIO_LED_1_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L23P_N7P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_LED_1_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L23P_N7P4_712
# set_property PACKAGE_PIN T33      [get_ports "GPIO_LED_0_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L23N_N7P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_LED_0_LS"] ;# Bank 712 VCCO - VCC1V5   - IO_L23N_N7P5_712
# set_property PACKAGE_PIN R32      [get_ports "GPIO_DIP_SW3"] ;# Bank 712 VCCO - VCC1V5   - IO_L24P_GC_XCC_N8P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_DIP_SW3"] ;# Bank 712 VCCO - VCC1V5   - IO_L24P_GC_XCC_N8P0_712
# set_property PACKAGE_PIN P32      [get_ports "GPIO_DIP_SW2"] ;# Bank 712 VCCO - VCC1V5   - IO_L24N_GC_XCC_N8P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_DIP_SW2"] ;# Bank 712 VCCO - VCC1V5   - IO_L24N_GC_XCC_N8P1_712
# set_property PACKAGE_PIN K38      [get_ports "TRACEDATA10"] ;# Bank 712 VCCO - VCC1V5   - IO_L2N_N0P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA10"] ;# Bank 712 VCCO - VCC1V5   - IO_L2N_N0P5_712
# set_property PACKAGE_PIN P34      [get_ports "GPIO_DIP_SW1"] ;# Bank 712 VCCO - VCC1V5   - IO_L25P_N8P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_DIP_SW1"] ;# Bank 712 VCCO - VCC1V5   - IO_L25P_N8P2_712
# set_property PACKAGE_PIN N34      [get_ports "GPIO_DIP_SW0"] ;# Bank 712 VCCO - VCC1V5   - IO_L25N_N8P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_DIP_SW0"] ;# Bank 712 VCCO - VCC1V5   - IO_L25N_N8P3_712
# set_property PACKAGE_PIN P35      [get_ports "GPIO_PB1"] ;# Bank 712 VCCO - VCC1V5   - IO_L26P_N8P4_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_PB1"] ;# Bank 712 VCCO - VCC1V5   - IO_L26P_N8P4_712
# set_property PACKAGE_PIN N35      [get_ports "GPIO_PB0"] ;# Bank 712 VCCO - VCC1V5   - IO_L26N_N8P5_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "GPIO_PB0"] ;# Bank 712 VCCO - VCC1V5   - IO_L26N_N8P5_712
# set_property PACKAGE_PIN J35      [get_ports "TRACEDATA11"] ;# Bank 712 VCCO - VCC1V5   - IO_L3P_XCC_N1P0_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA11"] ;# Bank 712 VCCO - VCC1V5   - IO_L3P_XCC_N1P0_712
# set_property PACKAGE_PIN J34      [get_ports "TRACEDATA12"] ;# Bank 712 VCCO - VCC1V5   - IO_L3N_XCC_N1P1_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA12"] ;# Bank 712 VCCO - VCC1V5   - IO_L3N_XCC_N1P1_712
# set_property PACKAGE_PIN J38      [get_ports "TRACEDATA13"] ;# Bank 712 VCCO - VCC1V5   - IO_L4P_N1P2_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA13"] ;# Bank 712 VCCO - VCC1V5   - IO_L4P_N1P2_712
# set_property PACKAGE_PIN J37      [get_ports "TRACEDATA14"] ;# Bank 712 VCCO - VCC1V5   - IO_L4N_N1P3_712
# set_property IOSTANDARD  LVCMOS15 [get_ports "TRACEDATA14"] ;# Bank 712 VCCO - VCC1V5   - IO_L4N_N1P3_712
