{title:'Chen et al. (§72013§r)', author: 'Licheng Chen; Tianyue Lu; Yanan Wang; Mingyu Chen; Yuan Ruan; Zehan Cui; Yongbing Huang; Mingyang Chen; Jiutian Zhang; Yungang Bao', display:{Lore:['[{"text": "arXiv:1301.0051", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMIMS: Towards a Message Interface based Memory System\\u00a7r\\n\\n\\u00a78\\u00a7oLicheng Chen\\nTianyue Lu\\nYanan Wang\\n+ 6 others\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1301.0051\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/s11390-014-1428-7\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nJournal of Computer Science and Technology (JCST), 2014, V29(2):\\n  255-272\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Jan 2013 03:19:24 GMT)\\u00a7r"}']}
{title:'Condo et al. (§72013§r)', author: 'Carlo Condo; Amer Baghdadi; Guido Masera', display:{Lore:['[{"text": "arXiv:1301.1465", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA joint communication and application simulator for NoC-based SoCs\\u00a7r\\n\\n\\u00a78\\u00a7oCarlo Condo\\nAmer Baghdadi\\nGuido Masera\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1301.1465\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 31 May 2013 11:09:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWithdrawn, due toextended and revised version being published\\u00a7r"}']}
{title:'Sanchez-Elez et al. (§72013§r)', author: 'Marcos Sanchez-Elez; Sara Roman', display:{Lore:['[{"text": "arXiv:1301.3281", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReconfiguration Strategies for Online Hardware Multitasking in Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMarcos Sanchez-Elez\\nSara Roman\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1301.3281\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/cseij.2012.2601\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Jan 2013 09:51:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oComputer Science Engineering: AnInternational Journal (CSEIJ), Vol.2, No.6, December 2012\\u00a7r"}']}
{title:'Lankamp et al. (§72013§r)', author: 'Mike Lankamp; Raphael Poss; Qiang Yang; Jian Fu; Irfan Uddin; Chris R. Jesshope', display:{Lore:['[{"text": "arXiv:1302.1390", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMGSim - Simulation tools for multi-core processor architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMike Lankamp\\nRaphael Poss\\nQiang Yang\\n+ 2 others\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1302.1390\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 6 Feb 2013 15:00:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o33 pages, 22 figures, 4 listings, 2 tables\\u00a7r"}']}
{title:'Mohota et al. (§72013§r)', author: 'Nilesh A. Mohota; Sanjay L. Badjate', display:{Lore:['[{"text": "arXiv:1302.4172", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReduction in Packet Delay Through the use of Common Buffer over Distributed Buffer in the Routing Node of NOC Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oNilesh A. Mohota\\nSanjay L. Badjate\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1302.4172\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Innovative Technology and Creative\\n  Engineering, ISSN : 2045-8711, December 2012 Issue, Volume2, No. 12\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Feb 2013 07:35:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 Pages, 10 Figures, 2 Tables\\u00a7r"}']}
{title:'Jarollahi et al. (§72013§r)', author: 'Hooman Jarollahi; Vincent Gripon; Naoya Onizawa; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1302.4463", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Power Content-Addressable-Memory Based on Clustered-Sparse-Networks\\u00a7r\\n\\n\\u00a78\\u00a7oHooman Jarollahi\\nVincent Gripon\\nNaoya Onizawa\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1302.4463\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASAP.2013.6567594\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Feb 2013 21:23:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEEASAP 2013\\u00a7r"}']}
{title:'Jarollahi et al. (§72013§r)', author: 'Hooman Jarollahi; Richard F. Hobson', display:{Lore:['[{"text": "arXiv:1302.4464", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Power Reduction in a Novel CMOS 5T-SRAM for Low-Power SoC\\u00a7r\\n\\n\\u00a78\\u00a7oHooman Jarollahi\\nRichard F. Hobson\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1302.4464\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 Feb 2013 21:24:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, CDES\'10 - The 2010 International Conference on Computer Design\\u00a7r"}']}
{title:'Yakopcic et al. (§72013§r)', author: 'Chris Yakopcic; Tarek M. Taha', display:{Lore:['[{"text": "arXiv:1302.6515", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHybrid Crossbar Architecture for a Memristor Based Memory\\u00a7r\\n\\n\\u00a78\\u00a7oChris Yakopcic\\nTarek M. Taha\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1302.6515\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 9 Apr 2013 15:39:24 GMT)\\u00a7r"}']}
{title:'Farahani et al. (§72013§r)', author: 'Samira Shirinabadi Farahani; Ronak Zarhoun; Mohammad Hossein Moaiyeri; Keivan Navi', display:{Lore:['[{"text": "arXiv:1303.2175", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn efficient cntfet-based 7-input minority gate\\u00a7r\\n\\n\\u00a78\\u00a7oSamira Shirinabadi Farahani\\nRonak Zarhoun\\nMohammad Hossein Moaiyeri\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1303.2175\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 9 Mar 2013 06:57:21 GMT)\\u00a7r"}']}
{title:'Poss (§72013§r)', author: 'Raphael Poss', display:{Lore:['[{"text": "arXiv:1303.4892", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn whether and how D-RISC and Microgrids can be kept relevant (self-assessment report)\\u00a7r\\n\\n\\u00a78\\u00a7oRaphael Poss\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1303.4892\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 20 Mar 2013 10:17:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o45 pages, 5 figures, 2 tables\\u00a7r"}']}
{title:'Kallel et al. (§72013§r)', author: 'Emna Kallel; Yassine Aoudni; Mohamed Abid', display:{Lore:['[{"text": "arXiv:1303.5762", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lObject-oriented approach to Rapid Custom Instruction design\\u00a7r\\n\\n\\u00a78\\u00a7oEmna Kallel\\nYassine Aoudni\\nMohamed Abid\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1303.5762\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/FTFC.2012.6231733\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Mar 2013 22:53:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEEE 2012\\u00a7r"}']}
{title:'Shi et al. (§72013§r)', author: 'Feng Shi; Xuebin Wu; Zhiyuan Yan', display:{Lore:['[{"text": "arXiv:1304.0835", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproved Analytical Delay Models for RC-Coupled Interconnects\\u00a7r\\n\\n\\u00a78\\u00a7oFeng Shi\\nXuebin Wu\\nZhiyuan Yan\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1304.0835\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Apr 2013 03:52:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 2 figures\\u00a7r"}']}
{title:'Wallentowitz et al. (§72013§r)', author: 'Stefan Wallentowitz; Philipp Wagner; Michael Tempelmeier; Thomas Wild; Andreas Herkersdorf', display:{Lore:['[{"text": "arXiv:1304.5081", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpen Tiled Manycore System-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oStefan Wallentowitz\\nPhilipp Wagner\\nMichael Tempelmeier\\nThomas Wild\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1304.5081\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Apr 2013 11:00:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 2 figures\\u00a7r"}']}
{title:'van Gastel et al. (§72013§r)', author: 'Bernard van Gastel; Julien Schmaltz', display:{Lore:['[{"text": "arXiv:1304.7862", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.LO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA formalisation of XMAS\\u00a7r\\n\\n\\u00a78\\u00a7oBernard van Gastel\\nJulien Schmaltz\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1304.7862\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.4204/EPTCS.114.9\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEPTCS 114, 2013, pp. 111-126\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Apr 2013 04:14:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings ACL2 2013, arXiv:1304.7123\\u00a7r"}']}
{title:'Li et al. (§72013§r)', author: 'Gongming Li; Hong An', display:{Lore:['[{"text": "arXiv:1305.3038", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhase-Priority based Directory Coherence for Multicore Processor\\u00a7r\\n\\n\\u00a78\\u00a7oGongming Li\\nHong An\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1305.3038\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/ijcseit.2013.3201\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 May 2013 06:56:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages. International Journal of Computer Science, Engineering and Information Technology, April 2013\\u00a7r"}']}
{title:'Sinha et al. (§72013§r)', author: 'Amitabha Sinha; Mitrava Sarkar; Soumojit Acharyya; Suranjan Chakraborty', display:{Lore:['[{"text": "arXiv:1306.0089", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Reconfigurable Architecture of a DSP Processor for Efficient Mapping of DSP Functions using Field Programmable DSP Arrays\\u00a7r\\n\\n\\u00a78\\u00a7oAmitabha Sinha\\nMitrava Sarkar\\nSoumojit Acharyya\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1306.0089\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2490302.2490304\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nACM SIGARCH Computer Architecture News, Volume 41 Issue 2, May\\n  2013, Pages 1-8\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 1 Jun 2013 09:04:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 Pages, 12 Figures, ACM SIGARCH Computer Architecture News. arXiv admin note: substantial text overlap with arXiv:1305.3251\\u00a7r"}']}
{title:'Gupta et al. (§72013§r)', author: 'Aakash Gupta; Pradeep Singla; Jitendra Gupta; Nitin Maheshwari', display:{Lore:['[{"text": "arXiv:1306.1889", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Improved Structure Of Reversible Adder And Subtractor\\u00a7r\\n\\n\\u00a78\\u00a7oAakash Gupta\\nPradeep Singla\\nJitendra Gupta\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1306.1889\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Electronics and Computer Science\\n  Engineering, Vol 2, No. 2, pp712-718, June 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Jun 2013 07:21:22 GMT)\\u00a7r"}']}
{title:'Yavits et al. (§72013§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1306.3109", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComputer Architecture with Associative Processor Replacing Last Level Cache and SIMD Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1306.3109\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 8 Nov 2013 09:38:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the author due to a crucial error in equation 10\\u00a7r"}']}
{title:'Yavits et al. (§72013§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1306.3302", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Effect of Communication and Synchronization on Amdahl Law in Multicore Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1306.3302\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Jun 2013 06:20:44 GMT)\\u00a7r"}']}
{title:'Li et al. (§72013§r)', author: 'Hu Li; Yuan`an Liu; Dongming Yuan; Hefei Hu', display:{Lore:['[{"text": "arXiv:1306.5501", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Wrapper of PCI Express with FIFO Interfaces based on FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oHu Li\\nYuan`an Liu\\nDongming Yuan\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1306.5501\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 2012 International Conference on Industrial\\n  Control and Electronics Engineering, ICICEE 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Jun 2013 02:50:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 8 figures\\u00a7r"}']}
{title:'Kumre et al. (§72013§r)', author: 'Laxmi Kumre; Ajay Somkuwar; Ganga Agnihotri', display:{Lore:['[{"text": "arXiv:1307.3324", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower efficient carry propagate adder\\u00a7r\\n\\n\\u00a78\\u00a7oLaxmi Kumre\\nAjay Somkuwar\\nGanga Agnihotri\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.3324\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI design & Communication Systems\\n  (VLSICS) Vol.4, No.3, June 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 12 Jul 2013 04:57:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 Pages, 10 figures\\u00a7r"}']}
{title:'Saligram et al. (§72013§r)', author: 'Rakshith Saligram; Shrihari Shridhar Hegde; Shashidhar A Kulkarni; H. R. Bhagyalakshmi; M. K. Venkatesha', display:{Lore:['[{"text": "arXiv:1307.3690", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Parity Preserving Logic Based Fault Tolerant Reversible Arithmetic Logic Unit\\u00a7r\\n\\n\\u00a78\\u00a7oRakshith Saligram\\nShrihari Shridhar Hegde\\nShashidhar A Kulkarni\\nH. R. Bhagyalakshmi\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.3690\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Jul 2013 03:31:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 20 Figures, 8 Tables, Iinternational Journal of VLSI Design and Communication Systems, June 2013\\u00a7r"}']}
{title:'Yavits et al. (§72013§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1307.3853", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThermal analysis of 3D associative processor\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.3853\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 15 Jul 2013 08:44:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1306.3109\\u00a7r"}']}
{title:'Paikaray (§72013§r)', author: 'Bijay Paikaray', display:{Lore:['[{"text": "arXiv:1307.6406", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRelative Performance of a Multi-level Cache with Last-Level Cache Replacement: An Analytic Review\\u00a7r\\n\\n\\u00a78\\u00a7oBijay Paikaray\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.6406\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Jul 2013 13:09:43 GMT)\\u00a7r"}']}
{title:'Sarkis et al. (§72013§r)', author: 'Gabi Sarkis; Pascal Giard; Alexander Vardy; Claude Thibeault; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1307.7154", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Polar Decoders: Algorithm and Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oGabi Sarkis\\nPascal Giard\\nAlexander Vardy\\nClaude Thibeault\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.7154\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSAC.2014.140514\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Journal on Selected Areas in Communications, vol. 32, no. 5,\\n  May 2014, pp. 946-957\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 9 Dec 2013 23:38:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to the IEEE Journal on Selected Areas in Communications (JSAC) on May 15th, 2013. 11 pages, 7 figures, 6 tables\\u00a7r"}']}
{title:'Zhbannikov et al. (§72013§r)', author: 'Ilya Y. Zhbannikov; Gregory W. Donohoe', display:{Lore:['[{"text": "arXiv:1307.8319", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAllocating the chains of consecutive additions for optimal fixed-point data path synthesis\\u00a7r\\n\\n\\u00a78\\u00a7oIlya Y. Zhbannikov\\nGregory W. Donohoe\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.8319\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MWSCAS.2012.6292184\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2012 IEEE 55th International Midwest Symposium on Circuits and\\n  Systems (MWSCAS)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Jul 2013 13:40:40 GMT)\\u00a7r"}']}
{title:'Zhbannikov et al. (§72013§r)', author: 'Ilya Y. Zhbannikov; Gregory W. Donohoe', display:{Lore:['[{"text": "arXiv:1307.8401", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFpSynt: a fixed-point datapath synthesis tool for embedded systems\\u00a7r\\n\\n\\u00a78\\u00a7oIlya Y. Zhbannikov\\nGregory W. Donohoe\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1307.8401\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 31 Jul 2013 17:45:54 GMT)\\u00a7r"}']}
{title:'Paul et al. (§72013§r)', author: 'Goutam Paul; Anupam Chattopadhyay; Chander Chandak', display:{Lore:['[{"text": "arXiv:1308.0840", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning Parity Preserving Reversible Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oGoutam Paul\\nAnupam Chattopadhyay\\nChander Chandak\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1308.0840\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 4 Aug 2013 19:06:44 GMT)\\u00a7r"}']}
{title:'Jarollahi et al. (§72013§r)', author: 'Hooman Jarollahi; Naoya Onizawa; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1308.6021", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelective Decoding in Associative Memories Based on Sparse-Clustered Networks\\u00a7r\\n\\n\\u00a78\\u00a7oHooman Jarollahi\\nNaoya Onizawa\\nWarren J. Gross\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1308.6021\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/GlobalSIP.2013.6737140\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 28 Aug 2013 00:37:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, Accepted in IEEEGlobal SIP 2013 conference\\u00a7r"}']}
{title:'G (§72013§r)', author: 'Karthik Reddy. G', display:{Lore:['[{"text": "arXiv:1309.2458", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow power-area designs of 1bit full adder in cadence virtuoso platform\\u00a7r\\n\\n\\u00a78\\u00a7oKarthik Reddy. G\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.2458\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2013.4406\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI design & Communication Systems\\n  (VLSICS) Vol.4, No.4,page no. 55-64, August 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Sep 2013 11:19:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Benmoussa et al. (§72013§r)', author: 'Yahia Benmoussa; Jalil Boukhobza; Eric Senn; Djamel Benazzouz', display:{Lore:['[{"text": "arXiv:1309.2533", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MM\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation of the Performance/Energy Overhead in DSP Video Decoding and its Implications\\u00a7r\\n\\n\\u00a78\\u00a7oYahia Benmoussa\\nJalil Boukhobza\\nEric Senn\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.2533\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nAnnual Metting of the GDR SoC SiP, Lyon : France (2013)\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Sep 2013 14:50:29 GMT)\\u00a7r"}']}
{title:'Mitrevski et al. (§72013§r)', author: 'Pece Mitrevski; Marjan Gusev', display:{Lore:['[{"text": "arXiv:1309.3685", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the Performance Potential of Speculative Execution based on Branch and Value Prediction\\u00a7r\\n\\n\\u00a78\\u00a7oPece Mitrevski\\nMarjan Gusev\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.3685\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.2298/FUEE0301083M\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Scientific Journal Facta Universitatis, Series:\\n  Electronics and Energetics, Vol. 16, No. 1, ISSN: 0353-3670, pp. 83-91, 2003\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Sep 2013 16:43:05 GMT)\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1309.3785", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Saving Techniques for Phase Change Memory (PCM)\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.3785\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 15 Sep 2013 18:32:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSurvey, phase change RAM (PCRAM)\\u00a7r"}']}
{title:'Uddin (§72013§r)', author: 'Irfan Uddin', display:{Lore:['[{"text": "arXiv:1309.5459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdvances in computer architecture\\u00a7r\\n\\n\\u00a78\\u00a7oIrfan Uddin\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.5459\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Sep 2013 10:33:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 Pages\\u00a7r"}']}
{title:'Uddin (§72013§r)', author: 'Irfan Uddin', display:{Lore:['[{"text": "arXiv:1309.5507", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMicrogrid - The microthreaded many-core architecture\\u00a7r\\n\\n\\u00a78\\u00a7oIrfan Uddin\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.5507\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 21 Sep 2013 17:50:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o30 pages, 16 figures\\u00a7r"}']}
{title:'Uddin (§72013§r)', author: 'Irfan Uddin', display:{Lore:['[{"text": "arXiv:1309.5551", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign space exploration in the microthreaded many-core architecture\\u00a7r\\n\\n\\u00a78\\u00a7oIrfan Uddin\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.5551\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 22 Sep 2013 02:01:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 1 figure\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1309.5647", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cache-Coloring Based Technique for Saving Leakage Energy In Multitasking Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.5647\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 22 Sep 2013 20:44:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCache leakage energy saving technique\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1309.7082", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cache Reconfiguration Approach for Saving Leakage and Refresh Energy in Embedded DRAM Caches\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.7082\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Sep 2013 22:18:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEmbedded DRAM (eDRAM) caches\\u00a7r"}']}
{title:'Saha et al. (§72013§r)', author: 'Dipankar Saha; Subhramita Basak; Sagar Mukherjee; C. K. Sarkar', display:{Lore:['[{"text": "arXiv:1309.7163", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Low-Voltage, Low-Power 4-bit BCD Adder, designed using the Clock Gated Power Gating, and the DVT Scheme\\u00a7r\\n\\n\\u00a78\\u00a7oDipankar Saha\\nSubhramita Basak\\nSagar Mukherjee\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.7163\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISPCC.2013.6663444\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Sep 2013 09:09:37 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in the proceedings of 2013 IEEE International Conference on Signal Processing, Computing and Control (ISPCC,13)\\u00a7r"}']}
{title:'Nathan et al. (§72013§r)', author: 'Ralph Nathan; Bryan Anthonio; Shih-Lien Lu; Helia Naeimi; Daniel J. Sorin; Xiaobai Sun', display:{Lore:['[{"text": "arXiv:1309.7321", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRecycled Error Bits: Energy-Efficient Architectural Support for Higher Precision Floating Point\\u00a7r\\n\\n\\u00a78\\u00a7oRalph Nathan\\nBryan Anthonio\\nShih-Lien Lu\\n+ 2 others\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.7321\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 27 Sep 2013 18:24:32 GMT)\\u00a7r"}']}
{title:'Berhault et al. (§72013§r)', author: 'Guillaume Berhault; Camille Leroux; Christophe Jego; Dominique Dallet', display:{Lore:['[{"text": "arXiv:1309.7818", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartial Sums Generation Architecture for Successive Cancellation Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oGuillaume Berhault\\nCamille Leroux\\nChristophe Jego\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1309.7818\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/SiPS.2013.6674541\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Sep 2013 12:20:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to IEEEWorkshop on Signal Processing Systems (SiPS)(26 April 2012). Accepted (28 June 2013)\\u00a7r"}']}
{title:'Hobeika et al. (§72013§r)', author: 'Christelle Hobeika; Claude Thibeault; Jean-François Boland', display:{Lore:['[{"text": "arXiv:1310.0100", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTechnical report: Functional Constraint Extraction From Register Transfer Level for ATPG\\u00a7r\\n\\n\\u00a78\\u00a7oChristelle Hobeika\\nClaude Thibeault\\nJean-Fran\\u00e7ois Boland\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.0100\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Oct 2013 00:06:15 GMT)\\u00a7r"}']}
{title:'Janus Collaboration et al… (§72013§r)', author: 'Janus Collaboration; M. Baity-Jesi; R. A. Baños; A. Cruz; L. A. Fernandez; J. M. Gil-Narvion; A. Gordillo-Guerrero; D. Iñiguez; A. Maiorano; F. Mantovani; E. Marinari; V. Martin-Mayor; J. Monforte-Garcia; A. Muñoz Sudupe; D. Navarro; G. Parisi; S. Perez-Gaviro; M. Pivanti; F. Ricci-Tersenghi; J. J. Ruiz-Lorenzo; S. F. Schifano; B. Seoane; A. Tarancon; R. Tripiccione; D. Yllanes', display:{Lore:['[{"text": "arXiv:1310.1032", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75cond-mat.dis-nn\\u00a7r, \\u00a75cond-mat.stat-mech\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJanus II: a new generation application-driven computer for spin-system simulations\\u00a7r\\n\\n\\u00a78\\u00a7oJanus Collaboration\\nM. Baity-Jesi\\nR. A. Ba\\u00f1os\\n+ 21 others\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.1032\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.cpc.2013.10.019\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputer Physics Communications 185 (2014) 550-559\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Oct 2013 16:49:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o28 pages, 6 figures\\u00a7r"}']}
{title:'Li et al. (§72013§r)', author: 'Feitian Li; Fei Qiao; Qi Wei; Huazhong Yang', display:{Lore:['[{"text": "arXiv:1310.3356", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Reconfigurable Computing Architecture for Image Signal Processing Using Circuit-Switched NoC and Synchronous Dataflow Model\\u00a7r\\n\\n\\u00a78\\u00a7oFeitian Li\\nFei Qiao\\nQi Wei\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.3356\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 12 Oct 2013 10:05:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISQED 2014,6 pages,7 figures\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1310.4231", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic cache reconfiguration based techniques for improving cache energy efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.4231\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Oct 2013 00:41:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD thesis, dynamic cache reconfiguration\\u00a7r"}']}
{title:'Hechtman et al. (§72013§r)', author: 'Blake A. Hechtman; Daniel J. Sorin', display:{Lore:['[{"text": "arXiv:1310.7792", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluating Cache Coherent Shared Virtual Memory for Heterogeneous Multicore Chips\\u00a7r\\n\\n\\u00a78\\u00a7oBlake A. Hechtman\\nDaniel J. Sorin\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.7792\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Oct 2013 13:03:38 GMT)\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1310.8494", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing Cache-coloring to Mitigate Inter-set Write Variation in Non-volatile Caches\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.8494\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 31 Oct 2013 13:33:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSTT-RAM cache\\u00a7r"}']}
{title:'Mittal (§72013§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1311.0170", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Technique for Efficiently Managing SRAM-NVM Hybrid Cache\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1311.0170\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 1 Nov 2013 12:52:59 GMT)\\u00a7r"}']}
{title:'Timmaraju et al. (§72013§r)', author: 'Aditya Srinivas Timmaraju; Aniket Anand Deshmukh; Mohammed Amir Khan; Zafar Ali Khan', display:{Lore:['[{"text": "arXiv:1311.0602", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInput-Output Logic based Fault-Tolerant Design Technique for SRAM-based FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oAditya Srinivas Timmaraju\\nAniket Anand Deshmukh\\nMohammed Amir Khan\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1311.0602\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 5 Nov 2013 02:59:59 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages\\u00a7r"}']}
{title:'Yavits et al. (§72013§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1311.1667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7l3D Cache Hierarchy Optimization\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1311.1667\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Nov 2013 13:15:11 GMT)\\u00a7r"}']}
{title:'Ammendola et al. (§72013§r)', author: 'Roberto Ammendola; Andrea Biagioni; Ottorino Frezza; Francesca Lo Cicero; Pier Stanislao Paolucci; Alessandro Lonardo; Davide Rossetti; Francesco Simula; Laura Tosoratto; Piero Vicini', display:{Lore:['[{"text": "arXiv:1311.1741", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems\\u00a7r\\n\\n\\u00a78\\u00a7oRoberto Ammendola\\nAndrea Biagioni\\nOttorino Frezza\\n+ 6 others\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1311.1741\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1742-6596/513/5/052002\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 14 Nov 2013 19:48:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings forthe 20th International Conference on Computing in High Energy and Nuclear Physics (CHEP)\\u00a7r"}']}
{title:'Achballah et al. (§72013§r)', author: 'Ahmed Ben Achballah; Slim Ben Saoud', display:{Lore:['[{"text": "arXiv:1312.2976", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Network-On-Chip Tools\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed Ben Achballah\\nSlim Ben Saoud\\u00a7r\\n\\n\\u00a772013\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1312.2976\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.14569/IJACSA.2013.040910\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Advanced Computer Science and\\n  Applications(IJACSA), 4(9), 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Dec 2013 21:39:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 1 figure, 4 tables\\u00a7r"}']}
