
module hour_time (
		input logic clk,
		input logic rst,
		input logic inc,
		output logic [3:0] hour
);

	logic [3:0] count;
	
	always_ff @(negedge clk) begin
		if(rst)
			count <= 4'b0000;
		else if(inc)
			count <= count + 1'b1;
		else 
			count <= count;
	end
	
	assign hour <= count;
endmodule
//testbench
module hour_time_tb ();

	hour_time dut (.*);
	
	//clock setup
	parameter cl_pd = 100;
	initial begin
		clk <= 0;
		forever #(cl_pd /2) clk <= ~clk;
	end
	
	initial begin
		rst <= 0; inc <= 0; @(negedge clk);
		$stop;
	end
endmodule
