--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458123 paths analyzed, 847 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.980ns.
--------------------------------------------------------------------------------
Slack:                  7.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.848ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.848ns (2.700ns logic, 10.148ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.823ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X17Y49.B3      net (fanout=6)        2.542   M_sc_inc_state3
    SLICE_X17Y49.B       Tilo                  0.259   M_alumod_b[3]
                                                       GND_1_o_GND_1_o_mux_176_OUT<1>1
    SLICE_X17Y49.C4      net (fanout=3)        0.333   GND_1_o_GND_1_o_mux_176_OUT[1]
    SLICE_X17Y49.C       Tilo                  0.259   M_alumod_b[3]
                                                       M_state_q<3>711
    SLICE_X16Y47.B4      net (fanout=2)        1.047   M_alumod_b[1]
    SLICE_X16Y47.COUT    Topcyb                0.483   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.823ns (2.753ns logic, 10.070ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.741ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X17Y49.B4      net (fanout=6)        2.460   M_sc_inc_state2
    SLICE_X17Y49.B       Tilo                  0.259   M_alumod_b[3]
                                                       GND_1_o_GND_1_o_mux_176_OUT<1>1
    SLICE_X17Y49.C4      net (fanout=3)        0.333   GND_1_o_GND_1_o_mux_176_OUT[1]
    SLICE_X17Y49.C       Tilo                  0.259   M_alumod_b[3]
                                                       M_state_q<3>711
    SLICE_X16Y47.B4      net (fanout=2)        1.047   M_alumod_b[1]
    SLICE_X16Y47.COUT    Topcyb                0.483   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (2.753ns logic, 9.988ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.753ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (2.780ns logic, 9.973ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  7.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.663ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X16Y47.AX      net (fanout=2)        0.730   M_alumod_a[0]
    SLICE_X16Y47.COUT    Taxcy                 0.248   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.663ns (2.470ns logic, 10.193ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.660ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.D5      net (fanout=4)        0.386   Mmux_myCounter11
    SLICE_X16Y51.D       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_M_alumod_a181_1
    SLICE_X16Y47.B1      net (fanout=6)        1.316   Mmux_M_alumod_a181
    SLICE_X16Y47.COUT    Topcyb                0.483   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.660ns (2.743ns logic, 9.917ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.653ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X18Y49.B6      net (fanout=6)        2.519   M_sc_inc_state3
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.653ns (2.700ns logic, 9.953ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.620ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.COUT    Topcya                0.474   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.620ns (2.735ns logic, 9.885ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  7.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.628ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X16Y51.A5      net (fanout=6)        1.942   M_sc_inc_state2
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.628ns (2.780ns logic, 9.848ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  7.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.617ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.617 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y39.C2       net (fanout=16)       0.788   _n0704_inv
    SLICE_X9Y39.CLK      Tas                   0.373   M_rngCounter_q[11]
                                                       M_rngCounter_q_10_rstpot
                                                       M_rngCounter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     12.617ns (2.700ns logic, 9.917ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  7.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.615ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.A4       net (fanout=16)       0.786   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_0_rstpot
                                                       M_rngCounter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (2.700ns logic, 9.915ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  7.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.611ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.D5      net (fanout=4)        0.386   Mmux_myCounter11
    SLICE_X16Y51.D       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_M_alumod_a181_1
    SLICE_X16Y47.A1      net (fanout=6)        1.143   Mmux_M_alumod_a181
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.611ns (2.779ns logic, 9.832ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  7.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.577ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y47.B5      net (fanout=51)       0.499   myCounter
    SLICE_X18Y47.B       Tilo                  0.235   N27
                                                       Mmux_M_alumod_a81
    SLICE_X16Y47.BX      net (fanout=2)        0.838   M_alumod_a[1]
    SLICE_X16Y47.COUT    Tbxcy                 0.156   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.577ns (2.378ns logic, 10.199ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  7.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.593ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X12Y46.A4      net (fanout=6)        1.209   M_state_q<3>1011
    SLICE_X12Y46.CMUX    Topac                 0.633   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_lut<0>
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.593ns (2.981ns logic, 9.612ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.561ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X17Y50.A4      net (fanout=6)        2.279   M_sc_inc_state3
    SLICE_X17Y50.A       Tilo                  0.259   N30
                                                       Mmux_myCounter11_2
    SLICE_X15Y46.B3      net (fanout=10)       1.064   Mmux_myCounter111
    SLICE_X15Y46.B       Tilo                  0.259   N39
                                                       Mmux_M_alumod_a101
    SLICE_X16Y47.DX      net (fanout=2)        0.691   M_alumod_a[3]
    SLICE_X16Y47.COUT    Tdxcy                 0.109   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.561ns (2.379ns logic, 10.182ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  7.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.550ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X17Y49.B3      net (fanout=6)        2.542   M_sc_inc_state3
    SLICE_X17Y49.B       Tilo                  0.259   M_alumod_b[3]
                                                       GND_1_o_GND_1_o_mux_176_OUT<1>1
    SLICE_X17Y49.D2      net (fanout=3)        0.541   GND_1_o_GND_1_o_mux_176_OUT[1]
    SLICE_X17Y49.D       Tilo                  0.259   M_alumod_b[3]
                                                       M_state_q<3>111
    SLICE_X16Y47.D3      net (fanout=2)        0.737   M_alumod_b[3]
    SLICE_X16Y47.COUT    Topcyd                0.312   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.550ns (2.582ns logic, 9.968ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  7.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.547ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X17Y49.B3      net (fanout=6)        2.542   M_sc_inc_state3
    SLICE_X17Y49.B       Tilo                  0.259   M_alumod_b[3]
                                                       GND_1_o_GND_1_o_mux_176_OUT<1>1
    SLICE_X17Y49.C4      net (fanout=3)        0.333   GND_1_o_GND_1_o_mux_176_OUT[1]
    SLICE_X17Y49.C       Tilo                  0.259   M_alumod_b[3]
                                                       M_state_q<3>711
    SLICE_X16Y47.B4      net (fanout=2)        1.047   M_alumod_b[1]
    SLICE_X16Y47.COUT    Topcyb                0.483   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.AX      net (fanout=2)        1.124   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.547ns (2.753ns logic, 9.794ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.535ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X16Y51.A5      net (fanout=6)        1.942   M_sc_inc_state2
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.D5      net (fanout=4)        0.386   Mmux_myCounter11
    SLICE_X16Y51.D       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_M_alumod_a181_1
    SLICE_X16Y47.B1      net (fanout=6)        1.316   Mmux_M_alumod_a181
    SLICE_X16Y47.COUT    Topcyb                0.483   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<1>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.535ns (2.743ns logic, 9.792ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.552ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.B5       net (fanout=16)       0.723   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_1_rstpot
                                                       M_rngCounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.552ns (2.700ns logic, 9.852ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.543ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X12Y46.C2      net (fanout=51)       1.479   myCounter
    SLICE_X12Y46.CMUX    Topcc                 0.495   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_lut<2>
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.543ns (2.569ns logic, 9.974ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter1_q_22 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.531ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter1_q_22 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter1_q_22
    SLICE_X16Y51.A6      net (fanout=6)        1.845   M_sc_inc_state1
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.531ns (2.780ns logic, 9.751ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.522ns (Levels of Logic = 8)
  Clock Path Skew:      -0.102ns (0.617 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y39.C2       net (fanout=16)       0.788   _n0704_inv
    SLICE_X9Y39.CLK      Tas                   0.373   M_rngCounter_q[11]
                                                       M_rngCounter_q_10_rstpot
                                                       M_rngCounter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     12.522ns (2.780ns logic, 9.742ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.520ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.AMUX    Topaa                 0.456   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X18Y49.A2      net (fanout=6)        0.971   alumod/add/a[15]_b[15]_add_0_OUT[0]
    SLICE_X18Y49.A       Tilo                  0.235   M_alumod_a[0]
                                                       alumod/add/z2_SW0
    SLICE_X15Y47.A1      net (fanout=2)        1.288   alumod/add/N123
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.A4       net (fanout=16)       0.786   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_0_rstpot
                                                       M_rngCounter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (2.780ns logic, 9.740ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.C5       net (fanout=16)       0.689   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_2_rstpot
                                                       M_rngCounter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (2.700ns logic, 9.818ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.495ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X16Y51.A5      net (fanout=6)        1.942   M_sc_inc_state2
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.C1      net (fanout=4)        0.555   Mmux_myCounter11
    SLICE_X16Y51.C       Tilo                  0.255   Mmux_M_alumod_a181
                                                       M_state_q<3>1011_1
    SLICE_X16Y47.A2      net (fanout=6)        1.115   M_state_q<3>1011
    SLICE_X16Y47.COUT    Topcya                0.474   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.495ns (2.735ns logic, 9.760ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.100ns (0.619 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y38.D3       net (fanout=16)       0.676   _n0704_inv
    SLICE_X9Y38.CLK      Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_7_rstpot
                                                       M_rngCounter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     12.505ns (2.700ns logic, 9.805ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter1_q_22 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter1_q_22 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter1_q_22
    SLICE_X18Y49.B5      net (fanout=6)        2.371   M_sc_inc_state1
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y49.D1      net (fanout=51)       0.601   myCounter
    SLICE_X18Y49.D       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_M_alumod_a11
    SLICE_X12Y46.AX      net (fanout=2)        1.052   M_alumod_a[0]
    SLICE_X12Y46.CMUX    Taxc                  0.391   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.505ns (2.700ns logic, 9.805ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.622 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X18Y49.B3      net (fanout=6)        2.714   M_sc_inc_state2
    SLICE_X18Y49.B       Tilo                  0.235   M_alumod_a[0]
                                                       Mmux_myCounter11
    SLICE_X18Y47.B5      net (fanout=51)       0.499   myCounter
    SLICE_X18Y47.B       Tilo                  0.235   N27
                                                       Mmux_M_alumod_a81
    SLICE_X12Y46.BX      net (fanout=2)        0.821   M_alumod_a[1]
    SLICE_X12Y46.CMUX    Taxc                  0.376   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X15Y47.C2      net (fanout=1)        1.255   alumod/add/a[15]_b[15]_sub_2_OUT[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z3
    SLICE_X15Y47.A2      net (fanout=2)        0.549   alumod/add/z2
    SLICE_X15Y47.A       Tilo                  0.259   M_state_q_FSM_FFd4_2
                                                       alumod/add/z7_SW2
    SLICE_X13Y47.B5      net (fanout=1)        1.253   alumod/N110
    SLICE_X13Y47.B       Tilo                  0.259   M_scoref_q[2]
                                                       alumod/alufn<5>1
    SLICE_X9Y40.A1       net (fanout=5)        1.705   M_alumod_alu[0]
    SLICE_X9Y40.A        Tilo                  0.259   M_rngCounter_q[15]
                                                       _n0704_inv
    SLICE_X9Y37.D1       net (fanout=16)       1.019   _n0704_inv
    SLICE_X9Y37.CLK      Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.500ns (2.685ns logic, 9.815ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  7.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.478ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X16Y51.A4      net (fanout=6)        2.067   M_sc_inc_state3
    SLICE_X16Y51.A       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_myCounter11_1
    SLICE_X16Y51.D5      net (fanout=4)        0.386   Mmux_myCounter11
    SLICE_X16Y51.D       Tilo                  0.254   Mmux_M_alumod_a181
                                                       Mmux_M_alumod_a181_1
    SLICE_X16Y47.A1      net (fanout=6)        1.143   Mmux_M_alumod_a181
    SLICE_X16Y47.COUT    Topcya                0.474   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<0>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.478ns (2.734ns logic, 9.744ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  7.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter2_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.601 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter2_q_21 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.BQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter2_q_21
    SLICE_X17Y49.B4      net (fanout=6)        2.460   M_sc_inc_state2
    SLICE_X17Y49.B       Tilo                  0.259   M_alumod_b[3]
                                                       GND_1_o_GND_1_o_mux_176_OUT<1>1
    SLICE_X17Y49.D2      net (fanout=3)        0.541   GND_1_o_GND_1_o_mux_176_OUT[1]
    SLICE_X17Y49.D       Tilo                  0.259   M_alumod_b[3]
                                                       M_state_q<3>111
    SLICE_X16Y47.D3      net (fanout=2)        0.737   M_alumod_b[3]
    SLICE_X16Y47.COUT    Topcyd                0.312   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_lut<3>
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X16Y48.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X10Y47.B3      net (fanout=3)        1.267   alumod/a[15]_b[15]_add_0_OUT[4]
    SLICE_X10Y47.B       Tilo                  0.235   M_scoref_q[5]
                                                       alumod/Mmux_alu203
    SLICE_X10Y48.B4      net (fanout=1)        1.202   M_alumod_alu[4]
    SLICE_X10Y48.B       Tilo                  0.235   M_scoref_q[10]
                                                       out3_SW0
    SLICE_X11Y44.D2      net (fanout=5)        0.986   N14
    SLICE_X11Y44.D       Tilo                  0.259   N113
                                                       out4_SW2
    SLICE_X11Y45.D3      net (fanout=1)        1.290   N113
    SLICE_X11Y45.D       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In8
    SLICE_X15Y47.BX      net (fanout=2)        1.400   M_state_q_FSM_FFd4-In
    SLICE_X15Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (2.582ns logic, 9.886ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter1_q[21]/CLK
  Logical resource: sc/M_stateCounter1_q_21/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seg_sel[3]/CLK
  Logical resource: seg/M_sel_out_q_0/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_seg_sel[3]/SR
  Logical resource: seg/M_sel_out_q_0/SR
  Location pin: SLICE_X0Y52.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seg_sel[3]/CLK
  Logical resource: seg/M_sel_out_q_1/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seg_sel[3]/CLK
  Logical resource: seg/M_sel_out_q_2/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_seg_sel[3]/SR
  Logical resource: seg/M_sel_out_q_2/SR
  Location pin: SLICE_X0Y52.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seg_sel[3]/CLK
  Logical resource: seg/M_sel_out_q_3/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_w_q_26/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_z_q_26/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_w_q_27/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_z_q_27/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_w_q_28/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_z_q_28/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_w_q_29/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[29]/CLK
  Logical resource: rng/M_z_q_29/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_7/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_17/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_19/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_18/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_22/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_21/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_24/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_y_q[23]/CLK
  Logical resource: rng/M_y_q_23/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_20/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_21/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_22/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_23/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[15]/CLK
  Logical resource: rng/M_w_q_13/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[15]/CLK
  Logical resource: rng/M_w_q_14/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.980|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 458123 paths, 0 nets, and 1446 connections

Design statistics:
   Minimum period:  12.980ns{1}   (Maximum frequency:  77.042MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 05:43:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



