

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec 11 23:57:11 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fifo.prj
* Solution:       sol
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.79|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 1.86ns
ST_1: tmp_0 [1/1] 1.86ns
:6  %tmp_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 2>: 1.86ns
ST_2: tmp_3 [1/1] 1.86ns
:7  %tmp_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 3>: 1.86ns
ST_3: tmp_6 [1/1] 1.86ns
:8  %tmp_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 4>: 1.86ns
ST_4: tmp_7 [1/1] 1.86ns
:13  %tmp_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 5>: 5.26ns
ST_5: tmp_4 [1/1] 0.00ns
:9  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_3, i32 0)

ST_5: tmp_5 [1/1] 0.00ns
:10  %tmp_5 = sext i32 %tmp_6 to i64

ST_5: full [1/1] 3.40ns
:11  %full = add nsw i64 %tmp_4, %tmp_5

ST_5: tmp_9 [1/1] 1.86ns
:14  %tmp_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)

ST_5: tmp_s [1/1] 0.00ns
:15  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_7, i32 0)

ST_5: tmp_8 [1/1] 0.00ns
:16  %tmp_8 = sext i32 %tmp_9 to i64

ST_5: full_1 [1/1] 3.40ns
:17  %full_1 = add nsw i64 %tmp_s, %tmp_8


 <State 6>: 7.79ns
ST_6: r [1/1] 0.00ns
:12  %r = bitcast i64 %full to double

ST_6: b [1/1] 0.00ns
:18  %b = bitcast i64 %full_1 to double

ST_6: result [6/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 7>: 7.79ns
ST_7: result [5/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 8>: 7.79ns
ST_8: result [4/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 9>: 7.79ns
ST_9: result [3/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 10>: 7.79ns
ST_10: result [2/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 11>: 7.79ns
ST_11: result [1/6] 7.79ns
:19  %result = fmul double %r, %b

ST_11: ret [1/1] 0.00ns
:20  %ret = bitcast double %result to i64

ST_11: data1 [1/1] 0.00ns
:21  %data1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret, i32 32, i32 63)

ST_11: data2 [1/1] 0.00ns
:22  %data2 = trunc i64 %ret to i16


 <State 12>: 1.86ns
ST_12: stg_36 [1/1] 1.86ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_fifo_V, i32 %data1)


 <State 13>: 1.86ns
ST_13: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_fifo_V), !map !0

ST_13: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_fifo_V), !map !6

ST_13: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %out_fifo_V, [8 x i8]* @str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str7, [1 x i8]* @str7, [8 x i8]* @str6)

ST_13: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_fifo_V, [8 x i8]* @str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str5, [1 x i8]* @str5, [8 x i8]* @str4)

ST_13: stg_41 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_13: stg_42 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: tmp_2 [1/1] 0.00ns
:23  %tmp_2 = zext i16 %data2 to i32

ST_13: stg_44 [1/1] 1.86ns
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_fifo_V, i32 %tmp_2)

ST_13: stg_45 [1/1] 0.00ns
:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1a3b00e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1a306560; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_0  (read          ) [ 00000000000000]
tmp_3  (read          ) [ 00011100000000]
tmp_6  (read          ) [ 00001100000000]
tmp_7  (read          ) [ 00000100000000]
tmp_4  (bitconcatenate) [ 00000000000000]
tmp_5  (sext          ) [ 00000000000000]
full   (add           ) [ 00000010000000]
tmp_9  (read          ) [ 00000000000000]
tmp_s  (bitconcatenate) [ 00000000000000]
tmp_8  (sext          ) [ 00000000000000]
full_1 (add           ) [ 00000010000000]
r      (bitcast       ) [ 00000001111100]
b      (bitcast       ) [ 00000001111100]
result (dmul          ) [ 00000000000000]
ret    (bitcast       ) [ 00000000000000]
data1  (partselect    ) [ 00000000000010]
data2  (trunc         ) [ 00000000000011]
stg_36 (write         ) [ 00000000000000]
stg_37 (specbitsmap   ) [ 00000000000000]
stg_38 (specbitsmap   ) [ 00000000000000]
stg_39 (specinterface ) [ 00000000000000]
stg_40 (specinterface ) [ 00000000000000]
stg_41 (spectopmodule ) [ 00000000000000]
stg_42 (specinterface ) [ 00000000000000]
tmp_2  (zext          ) [ 00000000000000]
stg_44 (write         ) [ 00000000000000]
stg_45 (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_fifo_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fifo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_0/1 tmp_3/2 tmp_6/3 tmp_7/4 tmp_9/5 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/12 stg_44/13 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_4_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="3"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_5_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="2"/>
<pin id="65" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="full_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="full/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_8_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="full_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="full_1/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="1"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="ret_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/11 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="0" index="3" bw="7" slack="0"/>
<pin id="106" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data1/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data2/11 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="2"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_3_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="3"/>
<pin id="121" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_6_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2"/>
<pin id="126" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="129" class="1005" name="tmp_7_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="full_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="full "/>
</bind>
</comp>

<comp id="139" class="1005" name="full_1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="full_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="r_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="149" class="1005" name="b_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="154" class="1005" name="data1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="data2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="2"/>
<pin id="161" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="56" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="63" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="72" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="79" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="89" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="114"><net_src comp="97" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="122"><net_src comp="38" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="127"><net_src comp="38" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="132"><net_src comp="38" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="137"><net_src comp="66" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="142"><net_src comp="83" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="147"><net_src comp="89" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="152"><net_src comp="93" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="157"><net_src comp="101" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="162"><net_src comp="111" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_fifo_V | {12 13 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		full : 1
		full_1 : 1
	State 6
		result : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		ret : 1
		data1 : 2
		data2 : 2
	State 12
	State 13
		stg_44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   dmul   |    grp_fu_52    |    11   |   317   |   578   |
|----------|-----------------|---------|---------|---------|
|    add   |    full_fu_66   |    0    |    0    |    64   |
|          |   full_1_fu_83  |    0    |    0    |    64   |
|----------|-----------------|---------|---------|---------|
|   read   |  grp_read_fu_38 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   write  | grp_write_fu_44 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|bitconcatenate|   tmp_4_fu_56   |    0    |    0    |    0    |
|          |   tmp_s_fu_72   |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   sext   |   tmp_5_fu_63   |    0    |    0    |    0    |
|          |   tmp_8_fu_79   |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|partselect|   data1_fu_101  |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   trunc  |   data2_fu_111  |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   zext   |   tmp_2_fu_115  |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    11   |   317   |   706   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|   b_reg_149  |   64   |
| data1_reg_154|   32   |
| data2_reg_159|   16   |
|full_1_reg_139|   64   |
| full_reg_134 |   64   |
|   r_reg_144  |   64   |
| tmp_3_reg_119|   32   |
| tmp_6_reg_124|   32   |
| tmp_7_reg_129|   32   |
+--------------+--------+
|     Total    |   400  |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_44 |  p2  |   2  |  32  |   64   ||    32   |
|    grp_fu_52    |  p0  |   2  |  64  |   128  ||    64   |
|    grp_fu_52    |  p1  |   2  |  64  |   128  ||    64   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   320  ||  4.717  ||   160   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   317  |   706  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   160  |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    4   |   717  |   866  |
+-----------+--------+--------+--------+--------+
