INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_e'
