[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11694       tick       2679376       1229299       1183935       2679376 
      2  11694       tick       4302497       2097255       2077407       4302497 
      3  11694       tick       4301636       2097732       2076418       4301636 
      4  11694       tick       4299224       2097527       2076630       4299224 
      5  11694       tick       4281969       2088659       2065561       4281969 
      6  11694       tick       4297479       2096188       2077790       4297479 
      7  11694       tick       4291315       2092646       2076260       4291315 
      8  11694       tick       4288009       2092310       2075560       4288009 
      9  11694       tick       4296017       2095698       2076909       4296017 
     10  11694       tick       4295327       2094510       2078354       4295327 
     11  11694       tick       4298921       2096311       2077094       4298921 
     12  11694       tick       4299250       2096822       2076780       4299250 
     13  11694       tick       4293826       2093971       2076069       4293826 
     14  11694       tick       4303431       2098740       2076184       4303431 
     15  11694       tick       4291418       2093519       2076717       4291418 
     16  11694       tick       4299948       2096719       2074846       4299948 
     17  11694       tick       4293835       2094284       2079002       4293835 
     18  11694       tick       4296963       2095754       2076541       4296963 
     19  11694       tick       4298255       2095533       2072371       4298255 
     20  11694       exit       2025063        987051        975514       2025063 
