strict digraph "" {
	node [label="\N"];
	"679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540bd50>",
		fillcolor=turquoise,
		label="679:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"680:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415540be10>",
		fillcolor=springgreen,
		label="680:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"679:BL" -> "680:IF"	 [cond="[]",
		lineno=None];
	"678:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4155411890>",
		clk_sens=True,
		fillcolor=gold,
		label="678:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'EndBusy_d', 'InProgress_q3', 'InProgress_q2']"];
	"678:AL" -> "679:BL"	 [cond="[]",
		lineno=None];
	"681:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155411490>",
		fillcolor=turquoise,
		label="681:BL
EndBusy_d <= #Tp 1'b0;
EndBusy <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554114d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4155411690>]",
		style=filled,
		typ=Block];
	"Leaf_678:AL"	 [def_var="['EndBusy_d', 'EndBusy']",
		label="Leaf_678:AL"];
	"681:BL" -> "Leaf_678:AL"	 [cond="[]",
		lineno=None];
	"686:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540be90>",
		fillcolor=turquoise,
		label="686:BL
EndBusy_d <= #Tp ~InProgress_q2 & InProgress_q3;
EndBusy <= #Tp EndBusy_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540bed0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4155411290>]",
		style=filled,
		typ=Block];
	"686:BL" -> "Leaf_678:AL"	 [cond="[]",
		lineno=None];
	"680:IF" -> "681:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=680];
	"680:IF" -> "686:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=680];
}
