git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/lab-04-tolu-adi-pat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308169911
git clone --depth 1 --no-tags https://github.com/jem2000/EC413Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309539845
git clone --depth 1 --no-tags https://github.com/Andrew-Hany/Single-Cycle-Risc-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308193139
git clone --depth 1 --no-tags https://github.com/Sanaullah-khaskheli/VERILOG_LABS_BY_SANAULLAH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309325598
git clone --depth 1 --no-tags https://github.com/careylzh/alu2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308955695
git clone --depth 1 --no-tags https://github.com/biansy000/CS45-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309085870
git clone --depth 1 --no-tags https://github.com/dush-t/comparch-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309095144
git clone --depth 1 --no-tags https://github.com/zatebe/Digital-IC-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308812253
git clone --depth 1 --no-tags https://github.com/im-zero57/logicdesign_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308886710
git clone --depth 1 --no-tags https://github.com/Rishav0037/halfsubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308577315
git clone --depth 1 --no-tags https://github.com/vegaluisjose/reticle-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309433098
git clone --depth 1 --no-tags https://github.com/VenkataAaditya0123/Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309704031
git clone --depth 1 --no-tags https://github.com/Romario842/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310473697
git clone --depth 1 --no-tags https://github.com/24kmystique/50.002-1D-16-Bit-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310435085
git clone --depth 1 --no-tags https://github.com/fmahmoudabadi/An-Accelerometer-Based-Calculator-Implemented-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310432855
git clone --depth 1 --no-tags https://github.com/fmahmoudabadi/LED-Based-Arcade-Game-Implemented-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310432986
git clone --depth 1 --no-tags https://github.com/cheal83/sci2_cyclogram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311683824
git clone --depth 1 --no-tags https://github.com/ippond/spi_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306835743
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_TASK_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306853199
git clone --depth 1 --no-tags https://github.com/sids174/Koggle-Stone-32-bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302573408
git clone --depth 1 --no-tags https://github.com/FujieLuo/SOC_Verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308220627
git clone --depth 1 --no-tags https://github.com/npsantini/Pipelined-Tangled-Team-36.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308147595
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308394925
git clone --depth 1 --no-tags https://github.com/lexyaa/week3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307713873
git clone --depth 1 --no-tags https://github.com/Asfagus/EE272_DesignHW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309499019
git clone --depth 1 --no-tags https://github.com/mistrpokr/fpga_awg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309627863
git clone --depth 1 --no-tags https://github.com/jsnng/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309186763
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308921191
git clone --depth 1 --no-tags https://github.com/y4003119/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302333537
git clone --depth 1 --no-tags https://github.com/64-bit/RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303002705
git clone --depth 1 --no-tags https://github.com/VSHEV92/Tik_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304684069
git clone --depth 1 --no-tags https://github.com/JKangg/50.002-1D-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310405011
git clone --depth 1 --no-tags https://github.com/FolkLoreee/16BitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310380809
git clone --depth 1 --no-tags https://github.com/Calculasians/HDC-Sensor-Fusion-Research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310390668
git clone --depth 1 --no-tags https://github.com/Snake52996/Buaa-CO-2020Autumn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310330020
git clone --depth 1 --no-tags https://github.com/Revilo2157/ECE350Autograder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312082405
git clone --depth 1 --no-tags https://github.com/hubertsumarno/ISA-lab-hubert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310790391
git clone --depth 1 --no-tags https://github.com/may-kumar/simple-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311543294
git clone --depth 1 --no-tags https://github.com/bat19122/L10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310985290
git clone --depth 1 --no-tags https://github.com/develone/myhdl-relook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311179370
git clone --depth 1 --no-tags https://github.com/shangshi66/SeRFII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312091142
git clone --depth 1 --no-tags https://github.com/jmllanos/clockmasterFGPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304215403
git clone --depth 1 --no-tags https://github.com/Kevin-Gallifrey/COA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304304188
git clone --depth 1 --no-tags https://github.com/LoesterFranco/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304020320
git clone --depth 1 --no-tags https://github.com/till-s/i2cVlg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304391469
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/LCD-CONTROLLER-IMPLEMENTATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304975821
git clone --depth 1 --no-tags https://github.com/luke-who/Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307129924
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/RTL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306910914
git clone --depth 1 --no-tags https://github.com/Apptronictoys/engr100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305855536
git clone --depth 1 --no-tags https://github.com/caomei123456789/DHCP_on_EPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305949213
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-MajorityVote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305260866
git clone --depth 1 --no-tags https://github.com/pat19218/Lab8_contador_ROM_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306771092
git clone --depth 1 --no-tags https://github.com/ippond/common_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306838535
git clone --depth 1 --no-tags https://github.com/prasanthsangeetham/VSD-Sky130-OpenLANE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306709074
git clone --depth 1 --no-tags https://github.com/kpx3/verilog_assgn1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306644681
git clone --depth 1 --no-tags https://github.com/TheFlyingPirate/GPC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306665502
git clone --depth 1 --no-tags https://github.com/WoozieHang/2018_digital-logical-circuit-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303897373
git clone --depth 1 --no-tags https://github.com/est19264/Lab08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307041697
git clone --depth 1 --no-tags https://github.com/jem2000/EC413Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307528817
git clone --depth 1 --no-tags https://github.com/brajkumar3000/xilinx-AD9383_oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307446899
git clone --depth 1 --no-tags https://github.com/rahulrafale100/Ld-lab-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307377913
git clone --depth 1 --no-tags https://github.com/itaiweb/vlsi_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306403893
git clone --depth 1 --no-tags https://github.com/lucian606/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308375838
git clone --depth 1 --no-tags https://github.com/tongw-tw/Implementation-and-Utilization-of-a-VGA-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308350130
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/APB_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303363522
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE527-Timing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304937612
git clone --depth 1 --no-tags https://github.com/Calerbucci/Lab03_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302856921
git clone --depth 1 --no-tags https://github.com/danielIsia/lpt2_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309877805
git clone --depth 1 --no-tags https://github.com/LoJunKai/16bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310063545
git clone --depth 1 --no-tags https://github.com/Clarence-dc/50.002-The-64-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310378410
git clone --depth 1 --no-tags https://github.com/romanenkor/cpu-fpga-briey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311067102
git clone --depth 1 --no-tags https://github.com/Furabot/4s-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311066105
git clone --depth 1 --no-tags https://github.com/anantanurag/axi_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311062647
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Laboratorio10_JVanegas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311003442
git clone --depth 1 --no-tags https://github.com/alirezabijandi/architecture_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312071605
git clone --depth 1 --no-tags https://github.com/SEIT-LAB311/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311630887
git clone --depth 1 --no-tags https://github.com/Presca/1D_ALU_auDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310384284
git clone --depth 1 --no-tags https://github.com/EliseoLux/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308924837
git clone --depth 1 --no-tags https://github.com/a9615161/verilog_labs_gits_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307964188
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/lab-04-nabih-oscar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308060723
git clone --depth 1 --no-tags https://github.com/rst0git/P4-NetFPGA-IPv4-LPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309224818
git clone --depth 1 --no-tags https://github.com/XHRlyb/CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309232896
git clone --depth 1 --no-tags https://github.com/asthemus/SimpleRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311730290
git clone --depth 1 --no-tags https://github.com/Yash0270/Process-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309494346
git clone --depth 1 --no-tags https://github.com/hsucheng1231/DFT_NS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309511401
git clone --depth 1 --no-tags https://github.com/renzosvartz/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308807645
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308791116
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307001574
git clone --depth 1 --no-tags https://github.com/sanjana8838/TinyFPGABxProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303605880
git clone --depth 1 --no-tags https://github.com/hugorod87/UART-Communication---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303135570
git clone --depth 1 --no-tags https://github.com/lexyaa/week5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308380962
git clone --depth 1 --no-tags https://github.com/Kern-steins/crc32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311673317
git clone --depth 1 --no-tags https://github.com/SandhraPrathap/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311427916
git clone --depth 1 --no-tags https://github.com/IObundle/iob-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304600892
git clone --depth 1 --no-tags https://github.com/efabless/caravel_mpw-one.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312375773
git clone --depth 1 --no-tags https://github.com/LIV2/GottaGoFastRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313984698
git clone --depth 1 --no-tags https://github.com/wuhanstudio/nand2tetris-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312419019
