{
  "module_name": "pinctrl-ipq5332.c",
  "hash_id": "6bc74b333b83b21f22b5b4a7c75d69b61e3903c3203c8b33a7550c9c7a2108fd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-ipq5332.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc ipq5332_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\n\nenum ipq5332_functions {\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_tic,\n\tmsm_mux_audio_pri,\n\tmsm_mux_audio_pri0,\n\tmsm_mux_audio_pri1,\n\tmsm_mux_audio_sec,\n\tmsm_mux_audio_sec0,\n\tmsm_mux_audio_sec1,\n\tmsm_mux_blsp0_i2c,\n\tmsm_mux_blsp0_spi,\n\tmsm_mux_blsp0_uart0,\n\tmsm_mux_blsp0_uart1,\n\tmsm_mux_blsp1_i2c0,\n\tmsm_mux_blsp1_i2c1,\n\tmsm_mux_blsp1_spi0,\n\tmsm_mux_blsp1_spi1,\n\tmsm_mux_blsp1_uart0,\n\tmsm_mux_blsp1_uart1,\n\tmsm_mux_blsp1_uart2,\n\tmsm_mux_blsp2_i2c0,\n\tmsm_mux_blsp2_i2c1,\n\tmsm_mux_blsp2_spi,\n\tmsm_mux_blsp2_spi0,\n\tmsm_mux_blsp2_spi1,\n\tmsm_mux_core_voltage,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_cri_trng2,\n\tmsm_mux_cri_trng3,\n\tmsm_mux_cxc_clk,\n\tmsm_mux_cxc_data,\n\tmsm_mux_dbg_out,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gcc_tlmm,\n\tmsm_mux_gpio,\n\tmsm_mux_lock_det,\n\tmsm_mux_mac0,\n\tmsm_mux_mac1,\n\tmsm_mux_mdc0,\n\tmsm_mux_mdc1,\n\tmsm_mux_mdio0,\n\tmsm_mux_mdio1,\n\tmsm_mux_pc,\n\tmsm_mux_pcie0_clk,\n\tmsm_mux_pcie0_wake,\n\tmsm_mux_pcie1_clk,\n\tmsm_mux_pcie1_wake,\n\tmsm_mux_pcie2_clk,\n\tmsm_mux_pcie2_wake,\n\tmsm_mux_pll_test,\n\tmsm_mux_prng_rosc0,\n\tmsm_mux_prng_rosc1,\n\tmsm_mux_prng_rosc2,\n\tmsm_mux_prng_rosc3,\n\tmsm_mux_pta,\n\tmsm_mux_pwm0,\n\tmsm_mux_pwm1,\n\tmsm_mux_pwm2,\n\tmsm_mux_pwm3,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_traceclk_b,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracectl_b,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_qspi_data,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_resout,\n\tmsm_mux_rx0,\n\tmsm_mux_rx1,\n\tmsm_mux_sdc_data,\n\tmsm_mux_sdc_clk,\n\tmsm_mux_sdc_cmd,\n\tmsm_mux_tsens_max,\n\tmsm_mux_wci_txd,\n\tmsm_mux_wci_rxd,\n\tmsm_mux_wsi_clk,\n\tmsm_mux_wsi_clk3,\n\tmsm_mux_wsi_data,\n\tmsm_mux_wsi_data3,\n\tmsm_mux_wsis_reset,\n\tmsm_mux_xfem,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\",\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio0\",\n};\n\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const atest_tic_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const audio_pri_groups[] = {\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n};\n\nstatic const char * const audio_pri0_groups[] = {\n\t\"gpio34\", \"gpio34\",\n};\n\nstatic const char * const audio_pri1_groups[] = {\n\t\"gpio43\", \"gpio43\",\n};\n\nstatic const char * const audio_sec_groups[] = {\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\",\n};\n\nstatic const char * const audio_sec0_groups[] = {\n\t\"gpio30\", \"gpio30\",\n};\n\nstatic const char * const audio_sec1_groups[] = {\n\t\"gpio45\", \"gpio45\",\n};\n\nstatic const char * const blsp0_i2c_groups[] = {\n\t\"gpio16\", \"gpio17\",\n};\n\nstatic const char * const blsp0_spi_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\n\nstatic const char * const blsp0_uart0_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\n\nstatic const char * const blsp0_uart1_groups[] = {\n\t\"gpio27\", \"gpio28\",\n};\n\nstatic const char * const blsp1_i2c0_groups[] = {\n\t\"gpio29\", \"gpio30\",\n};\n\nstatic const char * const blsp1_i2c1_groups[] = {\n\t\"gpio40\", \"gpio41\",\n};\n\nstatic const char * const blsp1_spi0_groups[] = {\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n};\n\nstatic const char * const blsp1_spi1_groups[] = {\n\t\"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n};\n\nstatic const char * const blsp1_uart0_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\n\nstatic const char * const blsp1_uart1_groups[] = {\n\t\"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n};\n\nstatic const char * const blsp1_uart2_groups[] = {\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\",\n};\n\nstatic const char * const blsp2_i2c0_groups[] = {\n\t\"gpio43\", \"gpio45\",\n};\n\nstatic const char * const blsp2_i2c1_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const blsp2_spi_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const blsp2_spi0_groups[] = {\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\",\n};\n\nstatic const char * const blsp2_spi1_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio52\",\n};\n\nstatic const char * const core_voltage_groups[] = {\n\t\"gpio21\", \"gpio23\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const cri_trng2_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const cri_trng3_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const cxc_clk_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const cxc_data_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio43\", \"gpio45\",\n};\n\nstatic const char * const gcc_tlmm_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const lock_det_groups[] = {\n\t\"gpio51\",\n};\n\nstatic const char * const mac0_groups[] = {\n\t\"gpio18\",\n};\n\nstatic const char * const mac1_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const mdc0_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const mdc1_groups[] = {\n\t\"gpio27\",\n};\n\nstatic const char * const mdio0_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char * const mdio1_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const pc_groups[] = {\n\t\"gpio35\",\n};\n\nstatic const char * const pcie0_clk_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const pcie0_wake_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const pcie1_clk_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const pcie1_wake_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const pcie2_clk_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const pcie2_wake_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const pll_test_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const prng_rosc0_groups[] = {\n\t\"gpio22\",\n};\n\nstatic const char * const prng_rosc1_groups[] = {\n\t\"gpio24\",\n};\n\nstatic const char * const prng_rosc2_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const prng_rosc3_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char * const pta_groups[] = {\n\t\"gpio49\", \"gpio50\", \"gpio51\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\n\nstatic const char * const qdss_cti_trig_in_a0_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const qdss_cti_trig_in_a1_groups[] = {\n\t\"gpio7\",\n};\n\nstatic const char * const qdss_cti_trig_in_b0_groups[] = {\n\t\"gpio47\",\n};\n\nstatic const char * const qdss_cti_trig_in_b1_groups[] = {\n\t\"gpio49\",\n};\n\nstatic const char * const qdss_cti_trig_out_a0_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const qdss_cti_trig_out_a1_groups[] = {\n\t\"gpio6\",\n};\n\nstatic const char * const qdss_cti_trig_out_b0_groups[] = {\n\t\"gpio46\",\n};\n\nstatic const char * const qdss_cti_trig_out_b1_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const qdss_traceclk_a_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const qdss_traceclk_b_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const qdss_tracectl_a_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const qdss_tracectl_b_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\",\n\t\"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio22\", \"gpio24\", \"gpio25\",\n\t\"gpio26\", \"gpio27\",\n};\n\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio52\",\n};\n\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const qspi_data_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\n\nstatic const char * const resout_groups[] = {\n\t\"gpio20\",\n};\n\nstatic const char * const rx0_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const rx1_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const sdc_clk_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const sdc_cmd_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const sdc_data_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\n\nstatic const char * const tsens_max_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const wci_txd_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio36\", \"gpio43\", \"gpio45\",\n};\n\nstatic const char * const wci_rxd_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio35\", \"gpio36\", \"gpio43\", \"gpio45\",\n};\n\nstatic const char * const wsi_clk_groups[] = {\n\t\"gpio40\", \"gpio42\",\n};\n\nstatic const char * const wsi_clk3_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const wsi_data_groups[] = {\n\t\"gpio41\", \"gpio52\",\n};\n\nstatic const char * const wsi_data3_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const wsis_reset_groups[] = {\n\t\"gpio41\",\n};\n\nstatic const char * const xfem_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const struct pinfunction ipq5332_functions[] = {\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_tic),\n\tMSM_PIN_FUNCTION(audio_pri),\n\tMSM_PIN_FUNCTION(audio_pri0),\n\tMSM_PIN_FUNCTION(audio_pri1),\n\tMSM_PIN_FUNCTION(audio_sec),\n\tMSM_PIN_FUNCTION(audio_sec0),\n\tMSM_PIN_FUNCTION(audio_sec1),\n\tMSM_PIN_FUNCTION(blsp0_i2c),\n\tMSM_PIN_FUNCTION(blsp0_spi),\n\tMSM_PIN_FUNCTION(blsp0_uart0),\n\tMSM_PIN_FUNCTION(blsp0_uart1),\n\tMSM_PIN_FUNCTION(blsp1_i2c0),\n\tMSM_PIN_FUNCTION(blsp1_i2c1),\n\tMSM_PIN_FUNCTION(blsp1_spi0),\n\tMSM_PIN_FUNCTION(blsp1_spi1),\n\tMSM_PIN_FUNCTION(blsp1_uart0),\n\tMSM_PIN_FUNCTION(blsp1_uart1),\n\tMSM_PIN_FUNCTION(blsp1_uart2),\n\tMSM_PIN_FUNCTION(blsp2_i2c0),\n\tMSM_PIN_FUNCTION(blsp2_i2c1),\n\tMSM_PIN_FUNCTION(blsp2_spi),\n\tMSM_PIN_FUNCTION(blsp2_spi0),\n\tMSM_PIN_FUNCTION(blsp2_spi1),\n\tMSM_PIN_FUNCTION(core_voltage),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(cri_trng2),\n\tMSM_PIN_FUNCTION(cri_trng3),\n\tMSM_PIN_FUNCTION(cxc_clk),\n\tMSM_PIN_FUNCTION(cxc_data),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gcc_tlmm),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(lock_det),\n\tMSM_PIN_FUNCTION(mac0),\n\tMSM_PIN_FUNCTION(mac1),\n\tMSM_PIN_FUNCTION(mdc0),\n\tMSM_PIN_FUNCTION(mdc1),\n\tMSM_PIN_FUNCTION(mdio0),\n\tMSM_PIN_FUNCTION(mdio1),\n\tMSM_PIN_FUNCTION(pc),\n\tMSM_PIN_FUNCTION(pcie0_clk),\n\tMSM_PIN_FUNCTION(pcie0_wake),\n\tMSM_PIN_FUNCTION(pcie1_clk),\n\tMSM_PIN_FUNCTION(pcie1_wake),\n\tMSM_PIN_FUNCTION(pcie2_clk),\n\tMSM_PIN_FUNCTION(pcie2_wake),\n\tMSM_PIN_FUNCTION(pll_test),\n\tMSM_PIN_FUNCTION(prng_rosc0),\n\tMSM_PIN_FUNCTION(prng_rosc1),\n\tMSM_PIN_FUNCTION(prng_rosc2),\n\tMSM_PIN_FUNCTION(prng_rosc3),\n\tMSM_PIN_FUNCTION(pta),\n\tMSM_PIN_FUNCTION(pwm0),\n\tMSM_PIN_FUNCTION(pwm1),\n\tMSM_PIN_FUNCTION(pwm2),\n\tMSM_PIN_FUNCTION(pwm3),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_traceclk_b),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_b),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(qspi_data),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(resout),\n\tMSM_PIN_FUNCTION(rx0),\n\tMSM_PIN_FUNCTION(rx1),\n\tMSM_PIN_FUNCTION(sdc_data),\n\tMSM_PIN_FUNCTION(sdc_clk),\n\tMSM_PIN_FUNCTION(sdc_cmd),\n\tMSM_PIN_FUNCTION(tsens_max),\n\tMSM_PIN_FUNCTION(wci_txd),\n\tMSM_PIN_FUNCTION(wci_rxd),\n\tMSM_PIN_FUNCTION(wsi_clk),\n\tMSM_PIN_FUNCTION(wsi_clk3),\n\tMSM_PIN_FUNCTION(wsi_data),\n\tMSM_PIN_FUNCTION(wsi_data3),\n\tMSM_PIN_FUNCTION(wsis_reset),\n\tMSM_PIN_FUNCTION(xfem),\n};\n\nstatic const struct msm_pingroup ipq5332_groups[] = {\n\tPINGROUP(0, atest_char0, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(1, atest_char1, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(2, atest_char2, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(3, atest_char3, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(4, qdss_cti_trig_out_a0, wci_txd, wci_rxd, xfem, _, _, _, _,\t _),\n\tPINGROUP(5, qdss_cti_trig_in_a0, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(6, qdss_cti_trig_out_a1, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(7, qdss_cti_trig_in_a1, wci_txd, wci_rxd, xfem, _, _, _, _, _),\n\tPINGROUP(8, sdc_data, qspi_data, pwm3, qdss_traceclk_a, _, _, _, _, _),\n\tPINGROUP(9, sdc_data, qspi_data, pwm3, qdss_tracectl_a, _, atest_tic, _, _, _),\n\tPINGROUP(10, sdc_data, qspi_data, pwm3, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(11, sdc_data, qspi_data, pwm3, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(12, sdc_cmd, qspi_cs, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(13, sdc_clk, qspi_clk, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(14, blsp0_spi, blsp1_uart0, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(15, blsp0_spi, blsp1_uart0, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(16, blsp0_spi, blsp0_i2c, blsp1_uart0, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(17, blsp0_spi, blsp0_i2c, blsp1_uart0, _, cri_trng0, qdss_tracedata_a, _, _, _),\n\tPINGROUP(18, blsp0_uart0, mac0, _, cri_trng1, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(19, blsp0_uart0, mac1, _, cri_trng2, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(20, resout, _, cri_trng3, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(21, core_voltage, _, _, _, _, _, _, _, _),\n\tPINGROUP(22, _, prng_rosc0, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(23, core_voltage, _, _, _, _, _, _, _, _),\n\tPINGROUP(24, _, prng_rosc1, qdss_tracedata_a, _, _, _, _, _, _),\n\tPINGROUP(25, mdc0, blsp1_uart1, blsp1_spi1, pwm2, _, _, prng_rosc2, qdss_tracedata_a, _),\n\tPINGROUP(26, mdio0, blsp1_uart1, blsp1_spi1, pwm2, _, _, prng_rosc3, qdss_tracedata_a, _),\n\tPINGROUP(27, mdc1, blsp0_uart1, blsp1_uart1, blsp1_spi1, pwm2, _, _, qdss_tracedata_a, _),\n\tPINGROUP(28, mdio1, blsp0_uart1, blsp1_uart1, blsp1_spi1, pwm2, _, tsens_max, _, _),\n\tPINGROUP(29, audio_pri, blsp1_spi0, blsp1_i2c0, pwm1, _, qdss_tracedata_b, _, _, _),\n\tPINGROUP(30, audio_pri, blsp1_spi0, blsp1_i2c0, pwm1, audio_sec0, audio_sec0, _, qdss_tracedata_b, _),\n\tPINGROUP(31, audio_pri, blsp1_spi0, pwm1, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(32, audio_pri, blsp1_spi0, pwm1, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(33, audio_sec, blsp1_uart2, blsp2_i2c1, blsp2_spi0, _, qdss_tracedata_b, _, _, _),\n\tPINGROUP(34, audio_sec, blsp1_uart2, blsp2_i2c1, blsp2_spi0, audio_pri0, audio_pri0, _, qdss_tracedata_b, _),\n\tPINGROUP(35, audio_sec, blsp1_uart2, pc, wci_rxd, blsp2_spi0,  _, qdss_tracedata_b, _, _),\n\tPINGROUP(36, audio_sec, blsp1_uart2, wci_txd, wci_rxd, blsp2_spi0, _, qdss_tracedata_b, _, _),\n\tPINGROUP(37, pcie0_clk, blsp2_spi, _, qdss_tracedata_b, _, _, _, _, _),\n\tPINGROUP(38, _, qdss_tracedata_b, _, _, _, _, _, _, _),\n\tPINGROUP(39, pcie0_wake, _, qdss_tracedata_b, _, _, _, _, _, _),\n\tPINGROUP(40, wsi_clk, blsp1_i2c1, blsp2_spi1, _, _, qdss_tracedata_b, _, _, _),\n\tPINGROUP(41, wsi_data, blsp1_i2c1, blsp2_spi1, _, _, qdss_tracedata_b, _, wsis_reset, _),\n\tPINGROUP(42, wsi_clk, blsp2_spi1, _, qdss_tracedata_b, _, _, _, _, _),\n\tPINGROUP(43, pcie2_clk, wci_txd, wci_rxd, blsp2_i2c0, pwm0, audio_pri1, audio_pri1, _, gcc_plltest),\n\tPINGROUP(44, pwm0, _, gcc_tlmm, qdss_tracectl_b, _, wsi_data3, _, _, _),\n\tPINGROUP(45, pcie2_wake, wci_txd, wci_rxd, blsp2_i2c0, rx1, pwm0, audio_sec1, audio_sec1, _),\n\tPINGROUP(46, pcie1_clk, atest_char, pwm0, _, qdss_cti_trig_out_b0, _, _, _, _),\n\tPINGROUP(47, _, qdss_cti_trig_in_b0, _, _, _, _, _, _, _),\n\tPINGROUP(48, pcie1_wake, rx0, dbg_out, qdss_cti_trig_out_b1, _, _, _, _, _),\n\tPINGROUP(49, pta, cxc_clk, pll_test, _, qdss_cti_trig_in_b1, _, _, _, _),\n\tPINGROUP(50, pta, cxc_data, _, _, _, _, _, _, _),\n\tPINGROUP(51, pta, lock_det, _, _, _, _, _, _, _),\n\tPINGROUP(52, wsi_data, blsp2_spi1, _, qdss_tracedata_b, _, _, _, _, _),\n};\n\nstatic const struct msm_pinctrl_soc_data ipq5332_pinctrl = {\n\t.pins = ipq5332_pins,\n\t.npins = ARRAY_SIZE(ipq5332_pins),\n\t.functions = ipq5332_functions,\n\t.nfunctions = ARRAY_SIZE(ipq5332_functions),\n\t.groups = ipq5332_groups,\n\t.ngroups = ARRAY_SIZE(ipq5332_groups),\n\t.ngpios = 53,\n};\n\nstatic int ipq5332_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &ipq5332_pinctrl);\n}\n\nstatic const struct of_device_id ipq5332_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,ipq5332-tlmm\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, ipq5332_pinctrl_of_match);\n\nstatic struct platform_driver ipq5332_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"ipq5332-tlmm\",\n\t\t.of_match_table = ipq5332_pinctrl_of_match,\n\t},\n\t.probe = ipq5332_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init ipq5332_pinctrl_init(void)\n{\n\treturn platform_driver_register(&ipq5332_pinctrl_driver);\n}\narch_initcall(ipq5332_pinctrl_init);\n\nstatic void __exit ipq5332_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&ipq5332_pinctrl_driver);\n}\nmodule_exit(ipq5332_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI IPQ5332 TLMM driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}