#define HDMIRX_P0_DTOP_DEC_MISC_BASE 0x170800
//Page P0_HDMIRX_DTOP_DEC_MISC
#define REG_0000_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x00)//0x1708_00h
    #define REG_0000_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DTOP_DEC_SW_RST Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x02)//0x1708_01h
    #define REG_0004_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DTOP_DEC_MISC_CLK_DET_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x08)//0x1708_04h
    #define REG_0010_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_STABLE_DET_PERIOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_STABLE_DET_TIMES Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0014_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x0a)//0x1708_05h
    #define REG_0014_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_STABLE_DET_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0014_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_STABLE_DET_OVF_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_STABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x0c)//0x1708_06h
    #define REG_0018_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_STABLE_DET_PERIOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0018_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_STABLE_DET_TIMES Fld(4,8,AC_MSKB1)//[11:8]
#define REG_001C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x0e)//0x1708_07h
    #define REG_001C_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_STABLE_DET_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_001C_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_STABLE_DET_OVF_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_STABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x10)//0x1708_08h
    #define REG_0020_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_MASK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x12)//0x1708_09h
    #define REG_0024_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_MASK_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x14)//0x1708_0ah
    #define REG_0028_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_FORCE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x16)//0x1708_0bh
    #define REG_002C_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_FORCE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x18)//0x1708_0ch
    #define REG_0030_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_STATUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x1a)//0x1708_0dh
    #define REG_0034_P0_HDMIRX_DTOP_DEC_MISC_REG_DTOP_DEC_MISC_IRQ_STATUS_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x20)//0x1708_10h
    #define REG_0040_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_LINK_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0044_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x22)//0x1708_11h
    #define REG_0044_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDMI_1P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0048_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x24)//0x1708_12h
    #define REG_0048_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDMI_8P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_004C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x26)//0x1708_13h
    #define REG_004C_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDMI_MUX_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0050_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x28)//0x1708_14h
    #define REG_0050_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDCP_1P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0054_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x2a)//0x1708_15h
    #define REG_0054_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDCP_4P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0058_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x2c)//0x1708_16h
    #define REG_0058_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TMDS_HDCP_MUX_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_005C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x2e)//0x1708_17h
    #define REG_005C_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_PIX_1P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0060_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x30)//0x1708_18h
    #define REG_0060_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_PIX_8P_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0064_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x32)//0x1708_19h
    #define REG_0064_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_PIX_DC_MUX_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0068_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x34)//0x1708_1ah
    #define REG_0068_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_TIMING_DET_DEC_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0070_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x38)//0x1708_1ch
    #define REG_0070_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_0_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0074_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x3a)//0x1708_1dh
    #define REG_0074_P0_HDMIRX_DTOP_DEC_MISC_REG_CLK_DEC_MISC_1_DET_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0080_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x40)//0x1708_20h
    #define REG_0080_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_STABLE_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_STABLE_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_STABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0080_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMI_FRL_MD_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0080_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMI_FRL_MD_OVE Fld(1,5,AC_MSKB0)//[5:5]
#define REG_00A0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x50)//0x1708_28h
    #define REG_00A0_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_DET_CNT_TOL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A0_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_DET_VSYNC_CNT Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00A0_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_DET_VSYNC_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00A0_P0_HDMIRX_DTOP_DEC_MISC_REG_DE_DET_TIMEOUT_TIMER_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00A4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x52)//0x1708_29h
    #define REG_00A4_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_DE_PERIOD Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_00A4_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_DE_CHANGE Fld(1,14,AC_MSKB1)//[14:14]
#define REG_00A8_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x54)//0x1708_2ah
    #define REG_00A8_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_HDMI_MODE_TIMEOUT_TH Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00A8_P0_HDMIRX_DTOP_DEC_MISC_REG_HDCP_RB_SWAP Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00A8_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX2XC_ENC_EN_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00A8_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX2XC_ENC_EN_OVE Fld(1,11,AC_MSKB1)//[11:11]
#define REG_00AC_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x56)//0x1708_2bh
    #define REG_00AC_P0_HDMIRX_DTOP_DEC_MISC_REG_HDCP_8P_HW_CONTROL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x58)//0x1708_2ch
    #define REG_00B0_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_DEBUG_BUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x5a)//0x1708_2dh
    #define REG_00B4_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_DEBUG_BUS_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B4_P0_HDMIRX_DTOP_DEC_MISC_REG_8P_DEBUG_SEL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x5e)//0x1708_2fh
    #define REG_00BC_P0_HDMIRX_DTOP_DEC_MISC_REG_DVI_RPT_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x60)//0x1708_30h
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DC_FIFO_RST Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_AUTO_DC_FIFO_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_DE_UNSTABLE_RST_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_MODE_CHANGE_RST_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_EN_DEEP_COLOR Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_EN_DF_ADJUST Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_MANUAL_AP_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_WP_AUTO_ADJUST Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_VS_POL_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_MANUAL_VS_POL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_AT_MULT_PP_CHK_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00C0_P0_HDMIRX_DTOP_DEC_MISC_REG_ADJUST_WR_DISABLE Fld(1,11,AC_MSKB1)//[11:11]
#define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x62)//0x1708_31h
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_FIFO_FULL_DIFF Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_FIFO_EMPTY_DIFF Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_FIFO_WRITE_SHIFT_PROT Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_FIFO_READ_SHIFT_PROT Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_READ_PTR_START_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_MANUAL_ADJUST_PHASE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_DIS_NO_GCP_QUIT Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00C4_P0_HDMIRX_DTOP_DEC_MISC_REG_PHASE_DIFF Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00D8_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x6c)//0x1708_36h
    #define REG_00D8_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DTOP_DEC_TESTBUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x6e)//0x1708_37h
    #define REG_00DC_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DTOP_DEC_TESTBUS_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DTOP_DEC_TESTBUS_SEL Fld(4,8,AC_MSKB1)//[11:8]
#define REG_00E0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x70)//0x1708_38h
    #define REG_00E0_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_GRAY Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00E0_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_GRAY_S1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00E0_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_A1_GRAY Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00E0_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_A2_GRAY Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00E4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x72)//0x1708_39h
    #define REG_00E4_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_A3_GRAY Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00E4_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_D1_GRAY Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00E4_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_D2_GRAY Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00E4_P0_HDMIRX_DTOP_DEC_MISC_REG_TMDS_PTR_D3_GRAY Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00E8_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x74)//0x1708_3ah
    #define REG_00E8_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_GRAY Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00E8_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_GRAY_S1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00E8_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_A1_GRAY Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00E8_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_A2_GRAY Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00EC_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x76)//0x1708_3bh
    #define REG_00EC_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_A3_GRAY Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00EC_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_D1_GRAY Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00EC_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_D2_GRAY Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00EC_P0_HDMIRX_DTOP_DEC_MISC_REG_PIX_PTR_D3_GRAY Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00F0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x78)//0x1708_3ch
    #define REG_00F0_P0_HDMIRX_DTOP_DEC_MISC_REG_DEF_PHASE_ALIGN_EN Fld(12,0,AC_MSKW10)//[11:0]
#define REG_00F4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x7a)//0x1708_3dh
    #define REG_00F4_P0_HDMIRX_DTOP_DEC_MISC_REG_DEF_PHASE_ALIGN_EN_8P Fld(12,0,AC_MSKW10)//[11:0]
#define REG_00F8_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x7c)//0x1708_3eh
    #define REG_00F8_P0_HDMIRX_DTOP_DEC_MISC_REG_DC_FIFO_ADJ_TH Fld(7,0,AC_MSKB0)//[6:0]
#define REG_0100_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x80)//0x1708_40h
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_SEL Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_PIX_PER_CYCLE Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_V_POL_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_V_POL_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_H_POL_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_H_POL_OVE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_I_MD_DET_CONDI_EN Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_FIELD_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0100_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_FIELD_INV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0104_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x82)//0x1708_41h
    #define REG_0104_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_V_BACK_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x84)//0x1708_42h
    #define REG_0108_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HTT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x86)//0x1708_43h
    #define REG_010C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VTT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x88)//0x1708_44h
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VTT_1 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_NO_SIGNAL_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_NO_SIGNAL_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_TESTBUS_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_STABLE_RPT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_VS_POL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_HS_POL Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_FIELD_NON_MATCH Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_I_MD_ODD_FIELD Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_I_MD_VTT_EQ Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0110_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_SRC_DET_I_MD_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0114_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x8a)//0x1708_45h
    #define REG_0114_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x8c)//0x1708_46h
    #define REG_0118_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VDE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x8e)//0x1708_47h
    #define REG_011C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x90)//0x1708_48h
    #define REG_0120_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VS_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x92)//0x1708_49h
    #define REG_0124_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_H_FRONT_PORCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x94)//0x1708_4ah
    #define REG_0128_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_V_FRONT_PORCH_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x96)//0x1708_4bh
    #define REG_012C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_V_FRONT_PORCH_1 Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0134_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x9a)//0x1708_4dh
    #define REG_0134_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HDE_STABLE_CNT Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HTT_STABLE_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x9c)//0x1708_4eh
    #define REG_0138_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VDE_STABLE_CNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0138_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VTT_STABLE_CNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0138_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HDE_STABLE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0138_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HTT_STABLE_TOL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_013C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0x9e)//0x1708_4fh
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VDE_STABLE_TOL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VTT_STABLE_TOL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HDE_STABLE_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_HTT_STABLE_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VDE_STABLE_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_VTT_STABLE_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_STABLE_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_013C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_TIMING_DET_STABLE_OVE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0180_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xc0)//0x1708_60h
    #define REG_0180_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xc2)//0x1708_61h
    #define REG_0184_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xc4)//0x1708_62h
    #define REG_0188_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xc6)//0x1708_63h
    #define REG_018C_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xd0)//0x1708_68h
    #define REG_01A0_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xd2)//0x1708_69h
    #define REG_01A4_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xd4)//0x1708_6ah
    #define REG_01A8_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_RD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_DTOP_DEC_MISC (HDMIRX_P0_DTOP_DEC_MISC_BASE +0xd6)//0x1708_6bh
    #define REG_01AC_P0_HDMIRX_DTOP_DEC_MISC_REG_HDMIRX_DEC_MISC_RSV_RD_3 Fld(16,0,AC_FULLW10)//[15:0]

