// Seed: 280599263
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  always @(id_3) id_3 <= $display;
endmodule
macromodule module_1 (
    output logic id_0,
    output wire id_1,
    output wand id_2,
    output wand id_3,
    output supply1 id_4,
    input wand id_5,
    output tri id_6,
    input tri1 id_7
);
  wire id_9;
  always_latch id_0 = #1 1'd0;
  wire id_10;
  module_0(
      id_10, id_10
  );
endmodule
module module_2 (
    output tri0  id_0,
    output logic id_1,
    input  uwire id_2
);
  initial begin
    id_1 <= "";
  end
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_1 = 1'b0;
  assign id_1 = 1'b0 + 1'h0;
  wire id_7 = id_4;
  module_0(
      id_4, id_6
  );
  wire id_8;
endmodule
