glabel func_8005BAC0
/* 8005BAC0 00057080  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8005BAC4 00057084  7C 08 02 A6 */	mflr r0
/* 8005BAC8 00057088  90 01 00 44 */	stw r0, 0x44(r1)
/* 8005BACC 0005708C  39 61 00 40 */	addi r11, r1, 0x40
/* 8005BAD0 00057090  48 0F 73 85 */	bl _savegpr_26
/* 8005BAD4 00057094  80 8D 89 20 */	lwz r4, gSystem-_SDA_BASE_(r13)
/* 8005BAD8 00057098  7C 7A 1B 78 */	mr r26, r3
/* 8005BADC 0005709C  80 63 00 0C */	lwz r3, 0xc(r3)
/* 8005BAE0 000570A0  38 A1 00 10 */	addi r5, r1, 0x10
/* 8005BAE4 000570A4  83 C4 00 10 */	lwz r30, 0x10(r4)
/* 8005BAE8 000570A8  54 60 84 3E */	srwi r0, r3, 0x10
/* 8005BAEC 000570AC  3B 9E 0F 60 */	addi r28, r30, 0xf60
/* 8005BAF0 000570B0  3B BE 0B 60 */	addi r29, r30, 0xb60
/* 8005BAF4 000570B4  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BAF8 000570B8  54 00 10 3A */	slwi r0, r0, 2
/* 8005BAFC 000570BC  7C DD 00 2E */	lwzx r6, r29, r0
/* 8005BB00 000570C0  80 06 00 08 */	lwz r0, 8(r6)
/* 8005BB04 000570C4  81 86 00 14 */	lwz r12, 0x14(r6)
/* 8005BB08 000570C8  7C 83 02 14 */	add r4, r3, r0
/* 8005BB0C 000570CC  80 66 00 04 */	lwz r3, 4(r6)
/* 8005BB10 000570D0  7D 89 03 A6 */	mtctr r12
/* 8005BB14 000570D4  4E 80 04 21 */	bctrl 
/* 8005BB18 000570D8  80 7A 00 0C */	lwz r3, 0xc(r26)
/* 8005BB1C 000570DC  38 A1 00 14 */	addi r5, r1, 0x14
/* 8005BB20 000570E0  38 63 00 04 */	addi r3, r3, 4
/* 8005BB24 000570E4  54 60 84 3E */	srwi r0, r3, 0x10
/* 8005BB28 000570E8  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BB2C 000570EC  54 00 10 3A */	slwi r0, r0, 2
/* 8005BB30 000570F0  7C DD 00 2E */	lwzx r6, r29, r0
/* 8005BB34 000570F4  80 06 00 08 */	lwz r0, 8(r6)
/* 8005BB38 000570F8  81 86 00 14 */	lwz r12, 0x14(r6)
/* 8005BB3C 000570FC  7C 83 02 14 */	add r4, r3, r0
/* 8005BB40 00057100  80 66 00 04 */	lwz r3, 4(r6)
/* 8005BB44 00057104  7D 89 03 A6 */	mtctr r12
/* 8005BB48 00057108  4E 80 04 21 */	bctrl 
/* 8005BB4C 0005710C  80 81 00 10 */	lwz r4, 0x10(r1)
/* 8005BB50 00057110  54 80 36 BE */	srwi r0, r4, 0x1a
/* 8005BB54 00057114  28 00 00 0F */	cmplwi r0, 0xf
/* 8005BB58 00057118  40 82 00 74 */	bne lbl_8005BBCC
/* 8005BB5C 0005711C  80 61 00 14 */	lwz r3, 0x14(r1)
/* 8005BB60 00057120  54 60 36 BE */	srwi r0, r3, 0x1a
/* 8005BB64 00057124  28 00 00 09 */	cmplwi r0, 9
/* 8005BB68 00057128  40 82 00 64 */	bne lbl_8005BBCC
/* 8005BB6C 0005712C  54 60 04 3E */	clrlwi r0, r3, 0x10
/* 8005BB70 00057130  54 84 80 1E */	slwi r4, r4, 0x10
/* 8005BB74 00057134  7C 00 07 34 */	extsh r0, r0
/* 8005BB78 00057138  7F C3 F3 78 */	mr r3, r30
/* 8005BB7C 0005713C  7F 64 02 14 */	add r27, r4, r0
/* 8005BB80 00057140  38 81 00 0C */	addi r4, r1, 0xc
/* 8005BB84 00057144  7F 65 DB 78 */	mr r5, r27
/* 8005BB88 00057148  4B FE 17 BD */	bl cpuGetAddressOffset
/* 8005BB8C 0005714C  2C 03 00 00 */	cmpwi r3, 0
/* 8005BB90 00057150  40 82 00 0C */	bne lbl_8005BB9C
/* 8005BB94 00057154  38 60 00 00 */	li r3, 0
/* 8005BB98 00057158  48 00 06 44 */	b lbl_8005C1DC
lbl_8005BB9C:
/* 8005BB9C 0005715C  67 60 80 00 */	oris r0, r27, 0x8000
/* 8005BBA0 00057160  38 9A 00 2C */	addi r4, r26, 0x2c
/* 8005BBA4 00057164  90 1A 00 54 */	stw r0, 0x54(r26)
/* 8005BBA8 00057168  38 C0 00 00 */	li r6, 0
/* 8005BBAC 0005716C  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BBB0 00057170  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BBB4 00057174  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BBB8 00057178  4B FE 61 25 */	bl ramGetBuffer
/* 8005BBBC 0005717C  2C 03 00 00 */	cmpwi r3, 0
/* 8005BBC0 00057180  40 82 00 14 */	bne lbl_8005BBD4
/* 8005BBC4 00057184  38 60 00 00 */	li r3, 0
/* 8005BBC8 00057188  48 00 06 14 */	b lbl_8005C1DC
lbl_8005BBCC:
/* 8005BBCC 0005718C  38 60 00 00 */	li r3, 0
/* 8005BBD0 00057190  48 00 06 0C */	b lbl_8005C1DC
lbl_8005BBD4:
/* 8005BBD4 00057194  80 7A 00 0C */	lwz r3, 0xc(r26)
/* 8005BBD8 00057198  3B 63 00 08 */	addi r27, r3, 8
lbl_8005BBDC:
/* 8005BBDC 0005719C  57 60 84 3E */	srwi r0, r27, 0x10
/* 8005BBE0 000571A0  38 A1 00 08 */	addi r5, r1, 8
/* 8005BBE4 000571A4  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BBE8 000571A8  54 00 10 3A */	slwi r0, r0, 2
/* 8005BBEC 000571AC  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BBF0 000571B0  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BBF4 000571B4  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BBF8 000571B8  7C 9B 02 14 */	add r4, r27, r0
/* 8005BBFC 000571BC  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BC00 000571C0  7D 89 03 A6 */	mtctr r12
/* 8005BC04 000571C4  4E 80 04 21 */	bctrl 
/* 8005BC08 000571C8  80 61 00 08 */	lwz r3, 8(r1)
/* 8005BC0C 000571CC  3B 7B 00 04 */	addi r27, r27, 4
/* 8005BC10 000571D0  3C 03 FC C0 */	addis r0, r3, 0xfcc0
/* 8005BC14 000571D4  28 00 40 21 */	cmplwi r0, 0x4021
/* 8005BC18 000571D8  41 82 00 0C */	beq lbl_8005BC24
/* 8005BC1C 000571DC  28 00 40 25 */	cmplwi r0, 0x4025
/* 8005BC20 000571E0  40 82 FF BC */	bne lbl_8005BBDC
lbl_8005BC24:
/* 8005BC24 000571E4  57 60 84 3E */	srwi r0, r27, 0x10
/* 8005BC28 000571E8  38 A1 00 10 */	addi r5, r1, 0x10
/* 8005BC2C 000571EC  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BC30 000571F0  54 00 10 3A */	slwi r0, r0, 2
/* 8005BC34 000571F4  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BC38 000571F8  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BC3C 000571FC  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BC40 00057200  7C 9B 02 14 */	add r4, r27, r0
/* 8005BC44 00057204  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BC48 00057208  7D 89 03 A6 */	mtctr r12
/* 8005BC4C 0005720C  4E 80 04 21 */	bctrl 
/* 8005BC50 00057210  38 1B 00 04 */	addi r0, r27, 4
/* 8005BC54 00057214  38 A1 00 14 */	addi r5, r1, 0x14
/* 8005BC58 00057218  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005BC5C 0005721C  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BC60 00057220  54 00 10 3A */	slwi r0, r0, 2
/* 8005BC64 00057224  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BC68 00057228  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BC6C 0005722C  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BC70 00057230  7C 9B 02 14 */	add r4, r27, r0
/* 8005BC74 00057234  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BC78 00057238  38 84 00 04 */	addi r4, r4, 4
/* 8005BC7C 0005723C  7D 89 03 A6 */	mtctr r12
/* 8005BC80 00057240  4E 80 04 21 */	bctrl 
/* 8005BC84 00057244  38 1B 00 08 */	addi r0, r27, 8
/* 8005BC88 00057248  38 A1 00 18 */	addi r5, r1, 0x18
/* 8005BC8C 0005724C  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005BC90 00057250  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BC94 00057254  54 00 10 3A */	slwi r0, r0, 2
/* 8005BC98 00057258  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BC9C 0005725C  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BCA0 00057260  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BCA4 00057264  7C 9B 02 14 */	add r4, r27, r0
/* 8005BCA8 00057268  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BCAC 0005726C  38 84 00 08 */	addi r4, r4, 8
/* 8005BCB0 00057270  7D 89 03 A6 */	mtctr r12
/* 8005BCB4 00057274  4E 80 04 21 */	bctrl 
/* 8005BCB8 00057278  80 61 00 10 */	lwz r3, 0x10(r1)
/* 8005BCBC 0005727C  54 60 36 BE */	srwi r0, r3, 0x1a
/* 8005BCC0 00057280  28 00 00 0F */	cmplwi r0, 0xf
/* 8005BCC4 00057284  40 82 00 1C */	bne lbl_8005BCE0
/* 8005BCC8 00057288  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8005BCCC 0005728C  54 63 80 1E */	slwi r3, r3, 0x10
/* 8005BCD0 00057290  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 8005BCD4 00057294  7C 00 07 34 */	extsh r0, r0
/* 8005BCD8 00057298  7F E3 02 14 */	add r31, r3, r0
/* 8005BCDC 0005729C  48 00 00 1C */	b lbl_8005BCF8
lbl_8005BCE0:
/* 8005BCE0 000572A0  80 01 00 18 */	lwz r0, 0x18(r1)
/* 8005BCE4 000572A4  80 61 00 14 */	lwz r3, 0x14(r1)
/* 8005BCE8 000572A8  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 8005BCEC 000572AC  54 63 80 1E */	slwi r3, r3, 0x10
/* 8005BCF0 000572B0  7C 00 07 34 */	extsh r0, r0
/* 8005BCF4 000572B4  7F E3 02 14 */	add r31, r3, r0
lbl_8005BCF8:
/* 8005BCF8 000572B8  7F C3 F3 78 */	mr r3, r30
/* 8005BCFC 000572BC  7F E5 FB 78 */	mr r5, r31
/* 8005BD00 000572C0  38 81 00 0C */	addi r4, r1, 0xc
/* 8005BD04 000572C4  4B FE 16 41 */	bl cpuGetAddressOffset
/* 8005BD08 000572C8  2C 03 00 00 */	cmpwi r3, 0
/* 8005BD0C 000572CC  40 82 00 0C */	bne lbl_8005BD18
/* 8005BD10 000572D0  38 60 00 00 */	li r3, 0
/* 8005BD14 000572D4  48 00 04 C8 */	b lbl_8005C1DC
lbl_8005BD18:
/* 8005BD18 000572D8  67 E0 80 00 */	oris r0, r31, 0x8000
/* 8005BD1C 000572DC  38 9A 00 34 */	addi r4, r26, 0x34
/* 8005BD20 000572E0  90 1A 00 5C */	stw r0, 0x5c(r26)
/* 8005BD24 000572E4  38 C0 00 00 */	li r6, 0
/* 8005BD28 000572E8  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BD2C 000572EC  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BD30 000572F0  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BD34 000572F4  4B FE 5F A9 */	bl ramGetBuffer
/* 8005BD38 000572F8  2C 03 00 00 */	cmpwi r3, 0
/* 8005BD3C 000572FC  40 82 00 0C */	bne lbl_8005BD48
/* 8005BD40 00057300  38 60 00 00 */	li r3, 0
/* 8005BD44 00057304  48 00 04 98 */	b lbl_8005C1DC
lbl_8005BD48:
/* 8005BD48 00057308  38 1F 00 04 */	addi r0, r31, 4
/* 8005BD4C 0005730C  38 9A 00 30 */	addi r4, r26, 0x30
/* 8005BD50 00057310  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BD54 00057314  38 C0 00 00 */	li r6, 0
/* 8005BD58 00057318  90 1A 00 58 */	stw r0, 0x58(r26)
/* 8005BD5C 0005731C  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BD60 00057320  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BD64 00057324  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BD68 00057328  38 A5 00 04 */	addi r5, r5, 4
/* 8005BD6C 0005732C  4B FE 5F 71 */	bl ramGetBuffer
/* 8005BD70 00057330  2C 03 00 00 */	cmpwi r3, 0
/* 8005BD74 00057334  40 82 00 0C */	bne lbl_8005BD80
/* 8005BD78 00057338  38 60 00 00 */	li r3, 0
/* 8005BD7C 0005733C  48 00 04 60 */	b lbl_8005C1DC
lbl_8005BD80:
/* 8005BD80 00057340  38 1F FF FC */	addi r0, r31, -4
/* 8005BD84 00057344  38 9A 00 28 */	addi r4, r26, 0x28
/* 8005BD88 00057348  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BD8C 0005734C  38 C0 00 00 */	li r6, 0
/* 8005BD90 00057350  90 1A 00 50 */	stw r0, 0x50(r26)
/* 8005BD94 00057354  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BD98 00057358  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BD9C 0005735C  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BDA0 00057360  38 A5 FF FC */	addi r5, r5, -4
/* 8005BDA4 00057364  4B FE 5F 39 */	bl ramGetBuffer
/* 8005BDA8 00057368  2C 03 00 00 */	cmpwi r3, 0
/* 8005BDAC 0005736C  40 82 00 0C */	bne lbl_8005BDB8
/* 8005BDB0 00057370  38 60 00 00 */	li r3, 0
/* 8005BDB4 00057374  48 00 04 28 */	b lbl_8005C1DC
lbl_8005BDB8:
/* 8005BDB8 00057378  38 1F FF F8 */	addi r0, r31, -8
/* 8005BDBC 0005737C  38 9A 00 24 */	addi r4, r26, 0x24
/* 8005BDC0 00057380  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BDC4 00057384  38 C0 00 00 */	li r6, 0
/* 8005BDC8 00057388  90 1A 00 4C */	stw r0, 0x4c(r26)
/* 8005BDCC 0005738C  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BDD0 00057390  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BDD4 00057394  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BDD8 00057398  38 A5 FF F8 */	addi r5, r5, -8
/* 8005BDDC 0005739C  4B FE 5F 01 */	bl ramGetBuffer
/* 8005BDE0 000573A0  2C 03 00 00 */	cmpwi r3, 0
/* 8005BDE4 000573A4  40 82 00 0C */	bne lbl_8005BDF0
/* 8005BDE8 000573A8  38 60 00 00 */	li r3, 0
/* 8005BDEC 000573AC  48 00 03 F0 */	b lbl_8005C1DC
lbl_8005BDF0:
/* 8005BDF0 000573B0  57 60 84 3E */	srwi r0, r27, 0x10
/* 8005BDF4 000573B4  38 A1 00 08 */	addi r5, r1, 8
/* 8005BDF8 000573B8  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BDFC 000573BC  54 00 10 3A */	slwi r0, r0, 2
/* 8005BE00 000573C0  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BE04 000573C4  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BE08 000573C8  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BE0C 000573CC  7C 9B 02 14 */	add r4, r27, r0
/* 8005BE10 000573D0  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BE14 000573D4  7D 89 03 A6 */	mtctr r12
/* 8005BE18 000573D8  4E 80 04 21 */	bctrl 
/* 8005BE1C 000573DC  80 61 00 08 */	lwz r3, 8(r1)
/* 8005BE20 000573E0  3B 7B 00 04 */	addi r27, r27, 4
/* 8005BE24 000573E4  3C 03 EE E0 */	addis r0, r3, 0xeee0
/* 8005BE28 000573E8  28 00 00 13 */	cmplwi r0, 0x13
/* 8005BE2C 000573EC  41 82 00 24 */	beq lbl_8005BE50
/* 8005BE30 000573F0  28 00 00 11 */	cmplwi r0, 0x11
/* 8005BE34 000573F4  41 82 00 1C */	beq lbl_8005BE50
/* 8005BE38 000573F8  28 00 00 0D */	cmplwi r0, 0xd
/* 8005BE3C 000573FC  41 82 00 14 */	beq lbl_8005BE50
/* 8005BE40 00057400  28 00 00 0B */	cmplwi r0, 0xb
/* 8005BE44 00057404  41 82 00 0C */	beq lbl_8005BE50
/* 8005BE48 00057408  28 00 00 09 */	cmplwi r0, 9
/* 8005BE4C 0005740C  40 82 FF A4 */	bne lbl_8005BDF0
lbl_8005BE50:
/* 8005BE50 00057410  38 1B 00 04 */	addi r0, r27, 4
/* 8005BE54 00057414  38 A1 00 10 */	addi r5, r1, 0x10
/* 8005BE58 00057418  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005BE5C 0005741C  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BE60 00057420  54 00 10 3A */	slwi r0, r0, 2
/* 8005BE64 00057424  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BE68 00057428  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BE6C 0005742C  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BE70 00057430  7C 9B 02 14 */	add r4, r27, r0
/* 8005BE74 00057434  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BE78 00057438  38 84 00 04 */	addi r4, r4, 4
/* 8005BE7C 0005743C  7D 89 03 A6 */	mtctr r12
/* 8005BE80 00057440  4E 80 04 21 */	bctrl 
/* 8005BE84 00057444  38 1B 00 08 */	addi r0, r27, 8
/* 8005BE88 00057448  38 A1 00 14 */	addi r5, r1, 0x14
/* 8005BE8C 0005744C  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005BE90 00057450  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BE94 00057454  54 00 10 3A */	slwi r0, r0, 2
/* 8005BE98 00057458  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BE9C 0005745C  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BEA0 00057460  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BEA4 00057464  7C 9B 02 14 */	add r4, r27, r0
/* 8005BEA8 00057468  80 63 00 04 */	lwz r3, 4(r3)
/* 8005BEAC 0005746C  38 84 00 08 */	addi r4, r4, 8
/* 8005BEB0 00057470  7D 89 03 A6 */	mtctr r12
/* 8005BEB4 00057474  4E 80 04 21 */	bctrl 
/* 8005BEB8 00057478  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8005BEBC 0005747C  80 61 00 10 */	lwz r3, 0x10(r1)
/* 8005BEC0 00057480  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 8005BEC4 00057484  54 63 80 1E */	slwi r3, r3, 0x10
/* 8005BEC8 00057488  7C 00 07 34 */	extsh r0, r0
/* 8005BECC 0005748C  7F E3 02 14 */	add r31, r3, r0
/* 8005BED0 00057490  3C 1F 40 00 */	addis r0, r31, 0x4000
/* 8005BED4 00057494  28 00 00 08 */	cmplwi r0, 8
/* 8005BED8 00057498  40 82 00 0C */	bne lbl_8005BEE4
/* 8005BEDC 0005749C  38 60 00 00 */	li r3, 0
/* 8005BEE0 000574A0  48 00 02 FC */	b lbl_8005C1DC
lbl_8005BEE4:
/* 8005BEE4 000574A4  7F C3 F3 78 */	mr r3, r30
/* 8005BEE8 000574A8  7F E5 FB 78 */	mr r5, r31
/* 8005BEEC 000574AC  38 81 00 0C */	addi r4, r1, 0xc
/* 8005BEF0 000574B0  4B FE 14 55 */	bl cpuGetAddressOffset
/* 8005BEF4 000574B4  2C 03 00 00 */	cmpwi r3, 0
/* 8005BEF8 000574B8  40 82 00 0C */	bne lbl_8005BF04
/* 8005BEFC 000574BC  38 60 00 00 */	li r3, 0
/* 8005BF00 000574C0  48 00 02 DC */	b lbl_8005C1DC
lbl_8005BF04:
/* 8005BF04 000574C4  67 E0 80 00 */	oris r0, r31, 0x8000
/* 8005BF08 000574C8  38 9A 00 20 */	addi r4, r26, 0x20
/* 8005BF0C 000574CC  90 1A 00 48 */	stw r0, 0x48(r26)
/* 8005BF10 000574D0  38 C0 00 00 */	li r6, 0
/* 8005BF14 000574D4  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BF18 000574D8  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BF1C 000574DC  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BF20 000574E0  4B FE 5D BD */	bl ramGetBuffer
/* 8005BF24 000574E4  2C 03 00 00 */	cmpwi r3, 0
/* 8005BF28 000574E8  40 82 00 0C */	bne lbl_8005BF34
/* 8005BF2C 000574EC  38 60 00 00 */	li r3, 0
/* 8005BF30 000574F0  48 00 02 AC */	b lbl_8005C1DC
lbl_8005BF34:
/* 8005BF34 000574F4  38 1F FF FC */	addi r0, r31, -4
/* 8005BF38 000574F8  38 9A 00 1C */	addi r4, r26, 0x1c
/* 8005BF3C 000574FC  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BF40 00057500  38 C0 00 00 */	li r6, 0
/* 8005BF44 00057504  90 1A 00 44 */	stw r0, 0x44(r26)
/* 8005BF48 00057508  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BF4C 0005750C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BF50 00057510  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BF54 00057514  38 A5 FF FC */	addi r5, r5, -4
/* 8005BF58 00057518  4B FE 5D 85 */	bl ramGetBuffer
/* 8005BF5C 0005751C  2C 03 00 00 */	cmpwi r3, 0
/* 8005BF60 00057520  40 82 00 0C */	bne lbl_8005BF6C
/* 8005BF64 00057524  38 60 00 00 */	li r3, 0
/* 8005BF68 00057528  48 00 02 74 */	b lbl_8005C1DC
lbl_8005BF6C:
/* 8005BF6C 0005752C  38 1F FF F8 */	addi r0, r31, -8
/* 8005BF70 00057530  38 9A 00 18 */	addi r4, r26, 0x18
/* 8005BF74 00057534  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BF78 00057538  38 C0 00 00 */	li r6, 0
/* 8005BF7C 0005753C  90 1A 00 40 */	stw r0, 0x40(r26)
/* 8005BF80 00057540  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BF84 00057544  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BF88 00057548  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BF8C 0005754C  38 A5 FF F8 */	addi r5, r5, -8
/* 8005BF90 00057550  4B FE 5D 4D */	bl ramGetBuffer
/* 8005BF94 00057554  2C 03 00 00 */	cmpwi r3, 0
/* 8005BF98 00057558  40 82 00 0C */	bne lbl_8005BFA4
/* 8005BF9C 0005755C  38 60 00 00 */	li r3, 0
/* 8005BFA0 00057560  48 00 02 3C */	b lbl_8005C1DC
lbl_8005BFA4:
/* 8005BFA4 00057564  38 1F FF F0 */	addi r0, r31, -16
/* 8005BFA8 00057568  38 9A 00 14 */	addi r4, r26, 0x14
/* 8005BFAC 0005756C  64 00 80 00 */	oris r0, r0, 0x8000
/* 8005BFB0 00057570  38 C0 00 00 */	li r6, 0
/* 8005BFB4 00057574  90 1A 00 3C */	stw r0, 0x3c(r26)
/* 8005BFB8 00057578  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005BFBC 0005757C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005BFC0 00057580  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005BFC4 00057584  38 A5 FF F0 */	addi r5, r5, -16
/* 8005BFC8 00057588  4B FE 5D 15 */	bl ramGetBuffer
/* 8005BFCC 0005758C  2C 03 00 00 */	cmpwi r3, 0
/* 8005BFD0 00057590  40 82 00 0C */	bne lbl_8005BFDC
/* 8005BFD4 00057594  38 60 00 00 */	li r3, 0
/* 8005BFD8 00057598  48 00 02 04 */	b lbl_8005C1DC
lbl_8005BFDC:
/* 8005BFDC 0005759C  57 60 84 3E */	srwi r0, r27, 0x10
/* 8005BFE0 000575A0  38 A1 00 08 */	addi r5, r1, 8
/* 8005BFE4 000575A4  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005BFE8 000575A8  54 00 10 3A */	slwi r0, r0, 2
/* 8005BFEC 000575AC  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005BFF0 000575B0  80 03 00 08 */	lwz r0, 8(r3)
/* 8005BFF4 000575B4  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005BFF8 000575B8  7C 9B 02 14 */	add r4, r27, r0
/* 8005BFFC 000575BC  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C000 000575C0  7D 89 03 A6 */	mtctr r12
/* 8005C004 000575C4  4E 80 04 21 */	bctrl 
/* 8005C008 000575C8  80 61 00 08 */	lwz r3, 8(r1)
/* 8005C00C 000575CC  3B 7B 00 04 */	addi r27, r27, 4
/* 8005C010 000575D0  3C 03 BF 77 */	addis r0, r3, 0xbf77
/* 8005C014 000575D4  28 00 58 00 */	cmplwi r0, 0x5800
/* 8005C018 000575D8  40 82 FF C4 */	bne lbl_8005BFDC
/* 8005C01C 000575DC  57 60 84 3E */	srwi r0, r27, 0x10
/* 8005C020 000575E0  38 A1 00 10 */	addi r5, r1, 0x10
/* 8005C024 000575E4  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005C028 000575E8  54 00 10 3A */	slwi r0, r0, 2
/* 8005C02C 000575EC  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005C030 000575F0  80 03 00 08 */	lwz r0, 8(r3)
/* 8005C034 000575F4  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005C038 000575F8  7C 9B 02 14 */	add r4, r27, r0
/* 8005C03C 000575FC  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C040 00057600  7D 89 03 A6 */	mtctr r12
/* 8005C044 00057604  4E 80 04 21 */	bctrl 
/* 8005C048 00057608  38 1B 00 04 */	addi r0, r27, 4
/* 8005C04C 0005760C  38 A1 00 14 */	addi r5, r1, 0x14
/* 8005C050 00057610  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005C054 00057614  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005C058 00057618  54 00 10 3A */	slwi r0, r0, 2
/* 8005C05C 0005761C  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005C060 00057620  80 03 00 08 */	lwz r0, 8(r3)
/* 8005C064 00057624  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005C068 00057628  7C 9B 02 14 */	add r4, r27, r0
/* 8005C06C 0005762C  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C070 00057630  38 84 00 04 */	addi r4, r4, 4
/* 8005C074 00057634  7D 89 03 A6 */	mtctr r12
/* 8005C078 00057638  4E 80 04 21 */	bctrl 
/* 8005C07C 0005763C  80 61 00 10 */	lwz r3, 0x10(r1)
/* 8005C080 00057640  54 60 36 BE */	srwi r0, r3, 0x1a
/* 8005C084 00057644  28 00 00 03 */	cmplwi r0, 3
/* 8005C088 00057648  40 82 00 10 */	bne lbl_8005C098
/* 8005C08C 0005764C  54 7F 11 3A */	rlwinm r31, r3, 2, 4, 0x1d
/* 8005C090 00057650  53 7F 00 06 */	rlwimi r31, r27, 0, 0, 3
/* 8005C094 00057654  48 00 00 14 */	b lbl_8005C0A8
lbl_8005C098:
/* 8005C098 00057658  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8005C09C 0005765C  38 7B 00 04 */	addi r3, r27, 4
/* 8005C0A0 00057660  54 1F 11 3A */	rlwinm r31, r0, 2, 4, 0x1d
/* 8005C0A4 00057664  50 7F 00 06 */	rlwimi r31, r3, 0, 0, 3
lbl_8005C0A8:
/* 8005C0A8 00057668  57 E0 84 3E */	srwi r0, r31, 0x10
/* 8005C0AC 0005766C  38 A1 00 10 */	addi r5, r1, 0x10
/* 8005C0B0 00057670  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005C0B4 00057674  54 00 10 3A */	slwi r0, r0, 2
/* 8005C0B8 00057678  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005C0BC 0005767C  80 03 00 08 */	lwz r0, 8(r3)
/* 8005C0C0 00057680  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005C0C4 00057684  7C 9F 02 14 */	add r4, r31, r0
/* 8005C0C8 00057688  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C0CC 0005768C  7D 89 03 A6 */	mtctr r12
/* 8005C0D0 00057690  4E 80 04 21 */	bctrl 
/* 8005C0D4 00057694  38 1F 00 04 */	addi r0, r31, 4
/* 8005C0D8 00057698  38 A1 00 14 */	addi r5, r1, 0x14
/* 8005C0DC 0005769C  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005C0E0 000576A0  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005C0E4 000576A4  54 00 10 3A */	slwi r0, r0, 2
/* 8005C0E8 000576A8  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005C0EC 000576AC  80 03 00 08 */	lwz r0, 8(r3)
/* 8005C0F0 000576B0  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005C0F4 000576B4  7C 9F 02 14 */	add r4, r31, r0
/* 8005C0F8 000576B8  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C0FC 000576BC  38 84 00 04 */	addi r4, r4, 4
/* 8005C100 000576C0  7D 89 03 A6 */	mtctr r12
/* 8005C104 000576C4  4E 80 04 21 */	bctrl 
/* 8005C108 000576C8  38 1F 00 08 */	addi r0, r31, 8
/* 8005C10C 000576CC  38 A1 00 18 */	addi r5, r1, 0x18
/* 8005C110 000576D0  54 00 84 3E */	srwi r0, r0, 0x10
/* 8005C114 000576D4  7C 1C 00 AE */	lbzx r0, r28, r0
/* 8005C118 000576D8  54 00 10 3A */	slwi r0, r0, 2
/* 8005C11C 000576DC  7C 7D 00 2E */	lwzx r3, r29, r0
/* 8005C120 000576E0  80 03 00 08 */	lwz r0, 8(r3)
/* 8005C124 000576E4  81 83 00 14 */	lwz r12, 0x14(r3)
/* 8005C128 000576E8  7C 9F 02 14 */	add r4, r31, r0
/* 8005C12C 000576EC  80 63 00 04 */	lwz r3, 4(r3)
/* 8005C130 000576F0  38 84 00 08 */	addi r4, r4, 8
/* 8005C134 000576F4  7D 89 03 A6 */	mtctr r12
/* 8005C138 000576F8  4E 80 04 21 */	bctrl 
/* 8005C13C 000576FC  80 61 00 10 */	lwz r3, 0x10(r1)
/* 8005C140 00057700  54 60 36 BE */	srwi r0, r3, 0x1a
/* 8005C144 00057704  28 00 00 0F */	cmplwi r0, 0xf
/* 8005C148 00057708  40 82 00 1C */	bne lbl_8005C164
/* 8005C14C 0005770C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8005C150 00057710  54 63 80 1E */	slwi r3, r3, 0x10
/* 8005C154 00057714  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 8005C158 00057718  7C 00 07 34 */	extsh r0, r0
/* 8005C15C 0005771C  7F 63 02 14 */	add r27, r3, r0
/* 8005C160 00057720  48 00 00 1C */	b lbl_8005C17C
lbl_8005C164:
/* 8005C164 00057724  80 01 00 18 */	lwz r0, 0x18(r1)
/* 8005C168 00057728  80 61 00 14 */	lwz r3, 0x14(r1)
/* 8005C16C 0005772C  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 8005C170 00057730  54 63 80 1E */	slwi r3, r3, 0x10
/* 8005C174 00057734  7C 00 07 34 */	extsh r0, r0
/* 8005C178 00057738  7F 63 02 14 */	add r27, r3, r0
lbl_8005C17C:
/* 8005C17C 0005773C  7F C3 F3 78 */	mr r3, r30
/* 8005C180 00057740  7F 65 DB 78 */	mr r5, r27
/* 8005C184 00057744  38 81 00 0C */	addi r4, r1, 0xc
/* 8005C188 00057748  4B FE 11 BD */	bl cpuGetAddressOffset
/* 8005C18C 0005774C  2C 03 00 00 */	cmpwi r3, 0
/* 8005C190 00057750  40 82 00 0C */	bne lbl_8005C19C
/* 8005C194 00057754  38 60 00 00 */	li r3, 0
/* 8005C198 00057758  48 00 00 44 */	b lbl_8005C1DC
lbl_8005C19C:
/* 8005C19C 0005775C  67 60 80 00 */	oris r0, r27, 0x8000
/* 8005C1A0 00057760  38 9A 00 38 */	addi r4, r26, 0x38
/* 8005C1A4 00057764  90 1A 00 60 */	stw r0, 0x60(r26)
/* 8005C1A8 00057768  38 C0 00 00 */	li r6, 0
/* 8005C1AC 0005776C  80 6D 89 20 */	lwz r3, gSystem-_SDA_BASE_(r13)
/* 8005C1B0 00057770  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 8005C1B4 00057774  80 63 00 18 */	lwz r3, 0x18(r3)
/* 8005C1B8 00057778  4B FE 5B 25 */	bl ramGetBuffer
/* 8005C1BC 0005777C  2C 03 00 00 */	cmpwi r3, 0
/* 8005C1C0 00057780  40 82 00 0C */	bne lbl_8005C1CC
/* 8005C1C4 00057784  38 60 00 00 */	li r3, 0
/* 8005C1C8 00057788  48 00 00 14 */	b lbl_8005C1DC
lbl_8005C1CC:
/* 8005C1CC 0005778C  80 1A 00 00 */	lwz r0, 0(r26)
/* 8005C1D0 00057790  38 60 00 01 */	li r3, 1
/* 8005C1D4 00057794  60 00 00 04 */	ori r0, r0, 4
/* 8005C1D8 00057798  90 1A 00 00 */	stw r0, 0(r26)
lbl_8005C1DC:
/* 8005C1DC 0005779C  39 61 00 40 */	addi r11, r1, 0x40
/* 8005C1E0 000577A0  48 0F 6C C1 */	bl _restgpr_26
/* 8005C1E4 000577A4  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8005C1E8 000577A8  7C 08 03 A6 */	mtlr r0
/* 8005C1EC 000577AC  38 21 00 40 */	addi r1, r1, 0x40
/* 8005C1F0 000577B0  4E 80 00 20 */	blr 
