// Seed: 3115270109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_9;
  logic id_10;
  type_13(
      .id_0(id_2), .id_1(1), .id_2(id_3), .id_3(1), .id_4(1'd0), .id_5(1), .id_6(1), .id_7(id_8)
  );
  always begin
    id_7 <= id_8;
  end
endmodule
