
Part1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000267e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000036  00802000  0000267e  00002712  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000210  00802036  00802036  00002748  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002748  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000027a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003f8  00000000  00000000  000027e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000100d0  00000000  00000000  00002be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005272  00000000  00000000  00012cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000089ec  00000000  00000000  00017f22  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e00  00000000  00000000  00020910  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000330a6  00000000  00000000  00021710  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006a17  00000000  00000000  000547b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004f0  00000000  00000000  0005b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c52a  00000000  00000000  0005b6c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	46 c2       	rjmp	.+1164   	; 0x48e <__ctors_end>
       2:	00 00       	nop
       4:	64 c2       	rjmp	.+1224   	; 0x4ce <__bad_interrupt>
       6:	00 00       	nop
       8:	62 c2       	rjmp	.+1220   	; 0x4ce <__bad_interrupt>
       a:	00 00       	nop
       c:	60 c2       	rjmp	.+1216   	; 0x4ce <__bad_interrupt>
       e:	00 00       	nop
      10:	5e c2       	rjmp	.+1212   	; 0x4ce <__bad_interrupt>
      12:	00 00       	nop
      14:	5c c2       	rjmp	.+1208   	; 0x4ce <__bad_interrupt>
      16:	00 00       	nop
      18:	5a c2       	rjmp	.+1204   	; 0x4ce <__bad_interrupt>
      1a:	00 00       	nop
      1c:	58 c2       	rjmp	.+1200   	; 0x4ce <__bad_interrupt>
      1e:	00 00       	nop
      20:	56 c2       	rjmp	.+1196   	; 0x4ce <__bad_interrupt>
      22:	00 00       	nop
      24:	54 c2       	rjmp	.+1192   	; 0x4ce <__bad_interrupt>
      26:	00 00       	nop
      28:	52 c2       	rjmp	.+1188   	; 0x4ce <__bad_interrupt>
      2a:	00 00       	nop
      2c:	50 c2       	rjmp	.+1184   	; 0x4ce <__bad_interrupt>
      2e:	00 00       	nop
      30:	4e c2       	rjmp	.+1180   	; 0x4ce <__bad_interrupt>
      32:	00 00       	nop
      34:	4c c2       	rjmp	.+1176   	; 0x4ce <__bad_interrupt>
      36:	00 00       	nop
      38:	4a c2       	rjmp	.+1172   	; 0x4ce <__bad_interrupt>
      3a:	00 00       	nop
      3c:	48 c2       	rjmp	.+1168   	; 0x4ce <__bad_interrupt>
      3e:	00 00       	nop
      40:	46 c2       	rjmp	.+1164   	; 0x4ce <__bad_interrupt>
      42:	00 00       	nop
      44:	44 c2       	rjmp	.+1160   	; 0x4ce <__bad_interrupt>
      46:	00 00       	nop
      48:	42 c2       	rjmp	.+1156   	; 0x4ce <__bad_interrupt>
      4a:	00 00       	nop
      4c:	40 c2       	rjmp	.+1152   	; 0x4ce <__bad_interrupt>
      4e:	00 00       	nop
      50:	3e c2       	rjmp	.+1148   	; 0x4ce <__bad_interrupt>
      52:	00 00       	nop
      54:	3c c2       	rjmp	.+1144   	; 0x4ce <__bad_interrupt>
      56:	00 00       	nop
      58:	3a c2       	rjmp	.+1140   	; 0x4ce <__bad_interrupt>
      5a:	00 00       	nop
      5c:	38 c2       	rjmp	.+1136   	; 0x4ce <__bad_interrupt>
      5e:	00 00       	nop
      60:	36 c2       	rjmp	.+1132   	; 0x4ce <__bad_interrupt>
      62:	00 00       	nop
      64:	34 c2       	rjmp	.+1128   	; 0x4ce <__bad_interrupt>
      66:	00 00       	nop
      68:	32 c2       	rjmp	.+1124   	; 0x4ce <__bad_interrupt>
      6a:	00 00       	nop
      6c:	30 c2       	rjmp	.+1120   	; 0x4ce <__bad_interrupt>
      6e:	00 00       	nop
      70:	2e c2       	rjmp	.+1116   	; 0x4ce <__bad_interrupt>
      72:	00 00       	nop
      74:	2c c2       	rjmp	.+1112   	; 0x4ce <__bad_interrupt>
      76:	00 00       	nop
      78:	2a c2       	rjmp	.+1108   	; 0x4ce <__bad_interrupt>
      7a:	00 00       	nop
      7c:	28 c2       	rjmp	.+1104   	; 0x4ce <__bad_interrupt>
      7e:	00 00       	nop
      80:	26 c2       	rjmp	.+1100   	; 0x4ce <__bad_interrupt>
      82:	00 00       	nop
      84:	24 c2       	rjmp	.+1096   	; 0x4ce <__bad_interrupt>
      86:	00 00       	nop
      88:	22 c2       	rjmp	.+1092   	; 0x4ce <__bad_interrupt>
      8a:	00 00       	nop
      8c:	20 c2       	rjmp	.+1088   	; 0x4ce <__bad_interrupt>
      8e:	00 00       	nop
      90:	1e c2       	rjmp	.+1084   	; 0x4ce <__bad_interrupt>
      92:	00 00       	nop
      94:	1c c2       	rjmp	.+1080   	; 0x4ce <__bad_interrupt>
      96:	00 00       	nop
      98:	1a c2       	rjmp	.+1076   	; 0x4ce <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 95 0a 	jmp	0x152a	; 0x152a <__vector_39>
      a0:	0c 94 c7 0a 	jmp	0x158e	; 0x158e <__vector_40>
      a4:	0c 94 f9 0a 	jmp	0x15f2	; 0x15f2 <__vector_41>
      a8:	0c 94 2b 0b 	jmp	0x1656	; 0x1656 <__vector_42>
      ac:	10 c2       	rjmp	.+1056   	; 0x4ce <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0e c2       	rjmp	.+1052   	; 0x4ce <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0c c2       	rjmp	.+1048   	; 0x4ce <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0a c2       	rjmp	.+1044   	; 0x4ce <__bad_interrupt>
      ba:	00 00       	nop
      bc:	08 c2       	rjmp	.+1040   	; 0x4ce <__bad_interrupt>
      be:	00 00       	nop
      c0:	06 c2       	rjmp	.+1036   	; 0x4ce <__bad_interrupt>
      c2:	00 00       	nop
      c4:	04 c2       	rjmp	.+1032   	; 0x4ce <__bad_interrupt>
      c6:	00 00       	nop
      c8:	02 c2       	rjmp	.+1028   	; 0x4ce <__bad_interrupt>
      ca:	00 00       	nop
      cc:	00 c2       	rjmp	.+1024   	; 0x4ce <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fe c1       	rjmp	.+1020   	; 0x4ce <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fc c1       	rjmp	.+1016   	; 0x4ce <__bad_interrupt>
      d6:	00 00       	nop
      d8:	fa c1       	rjmp	.+1012   	; 0x4ce <__bad_interrupt>
      da:	00 00       	nop
      dc:	f8 c1       	rjmp	.+1008   	; 0x4ce <__bad_interrupt>
      de:	00 00       	nop
      e0:	f6 c1       	rjmp	.+1004   	; 0x4ce <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f4 c1       	rjmp	.+1000   	; 0x4ce <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f2 c1       	rjmp	.+996    	; 0x4ce <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f0 c1       	rjmp	.+992    	; 0x4ce <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ee c1       	rjmp	.+988    	; 0x4ce <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ec c1       	rjmp	.+984    	; 0x4ce <__bad_interrupt>
      f6:	00 00       	nop
      f8:	ea c1       	rjmp	.+980    	; 0x4ce <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e8 c1       	rjmp	.+976    	; 0x4ce <__bad_interrupt>
      fe:	00 00       	nop
     100:	e6 c1       	rjmp	.+972    	; 0x4ce <__bad_interrupt>
     102:	00 00       	nop
     104:	e4 c1       	rjmp	.+968    	; 0x4ce <__bad_interrupt>
     106:	00 00       	nop
     108:	e2 c1       	rjmp	.+964    	; 0x4ce <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e0 c1       	rjmp	.+960    	; 0x4ce <__bad_interrupt>
     10e:	00 00       	nop
     110:	de c1       	rjmp	.+956    	; 0x4ce <__bad_interrupt>
     112:	00 00       	nop
     114:	dc c1       	rjmp	.+952    	; 0x4ce <__bad_interrupt>
     116:	00 00       	nop
     118:	da c1       	rjmp	.+948    	; 0x4ce <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 cd 09 	jmp	0x139a	; 0x139a <__vector_71>
     120:	0c 94 ff 09 	jmp	0x13fe	; 0x13fe <__vector_72>
     124:	0c 94 31 0a 	jmp	0x1462	; 0x1462 <__vector_73>
     128:	0c 94 63 0a 	jmp	0x14c6	; 0x14c6 <__vector_74>
     12c:	d0 c1       	rjmp	.+928    	; 0x4ce <__bad_interrupt>
     12e:	00 00       	nop
     130:	ce c1       	rjmp	.+924    	; 0x4ce <__bad_interrupt>
     132:	00 00       	nop
     134:	cc c1       	rjmp	.+920    	; 0x4ce <__bad_interrupt>
     136:	00 00       	nop
     138:	ca c1       	rjmp	.+916    	; 0x4ce <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c8 c1       	rjmp	.+912    	; 0x4ce <__bad_interrupt>
     13e:	00 00       	nop
     140:	c6 c1       	rjmp	.+908    	; 0x4ce <__bad_interrupt>
     142:	00 00       	nop
     144:	c4 c1       	rjmp	.+904    	; 0x4ce <__bad_interrupt>
     146:	00 00       	nop
     148:	c2 c1       	rjmp	.+900    	; 0x4ce <__bad_interrupt>
     14a:	00 00       	nop
     14c:	c0 c1       	rjmp	.+896    	; 0x4ce <__bad_interrupt>
     14e:	00 00       	nop
     150:	be c1       	rjmp	.+892    	; 0x4ce <__bad_interrupt>
     152:	00 00       	nop
     154:	bc c1       	rjmp	.+888    	; 0x4ce <__bad_interrupt>
     156:	00 00       	nop
     158:	ba c1       	rjmp	.+884    	; 0x4ce <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b8 c1       	rjmp	.+880    	; 0x4ce <__bad_interrupt>
     15e:	00 00       	nop
     160:	b6 c1       	rjmp	.+876    	; 0x4ce <__bad_interrupt>
     162:	00 00       	nop
     164:	b4 c1       	rjmp	.+872    	; 0x4ce <__bad_interrupt>
     166:	00 00       	nop
     168:	b2 c1       	rjmp	.+868    	; 0x4ce <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b0 c1       	rjmp	.+864    	; 0x4ce <__bad_interrupt>
     16e:	00 00       	nop
     170:	ae c1       	rjmp	.+860    	; 0x4ce <__bad_interrupt>
     172:	00 00       	nop
     174:	ac c1       	rjmp	.+856    	; 0x4ce <__bad_interrupt>
     176:	00 00       	nop
     178:	aa c1       	rjmp	.+852    	; 0x4ce <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a8 c1       	rjmp	.+848    	; 0x4ce <__bad_interrupt>
     17e:	00 00       	nop
     180:	a6 c1       	rjmp	.+844    	; 0x4ce <__bad_interrupt>
     182:	00 00       	nop
     184:	a4 c1       	rjmp	.+840    	; 0x4ce <__bad_interrupt>
     186:	00 00       	nop
     188:	a2 c1       	rjmp	.+836    	; 0x4ce <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a0 c1       	rjmp	.+832    	; 0x4ce <__bad_interrupt>
     18e:	00 00       	nop
     190:	9e c1       	rjmp	.+828    	; 0x4ce <__bad_interrupt>
     192:	00 00       	nop
     194:	9c c1       	rjmp	.+824    	; 0x4ce <__bad_interrupt>
     196:	00 00       	nop
     198:	9a c1       	rjmp	.+820    	; 0x4ce <__bad_interrupt>
     19a:	00 00       	nop
     19c:	98 c1       	rjmp	.+816    	; 0x4ce <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	96 c1       	rjmp	.+812    	; 0x4ce <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	94 c1       	rjmp	.+808    	; 0x4ce <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	92 c1       	rjmp	.+804    	; 0x4ce <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	90 c1       	rjmp	.+800    	; 0x4ce <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8e c1       	rjmp	.+796    	; 0x4ce <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8c c1       	rjmp	.+792    	; 0x4ce <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	8a c1       	rjmp	.+788    	; 0x4ce <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	88 c1       	rjmp	.+784    	; 0x4ce <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	86 c1       	rjmp	.+780    	; 0x4ce <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	84 c1       	rjmp	.+776    	; 0x4ce <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	82 c1       	rjmp	.+772    	; 0x4ce <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	80 c1       	rjmp	.+768    	; 0x4ce <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7e c1       	rjmp	.+764    	; 0x4ce <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7c c1       	rjmp	.+760    	; 0x4ce <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	7a c1       	rjmp	.+756    	; 0x4ce <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	78 c1       	rjmp	.+752    	; 0x4ce <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	76 c1       	rjmp	.+748    	; 0x4ce <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	74 c1       	rjmp	.+744    	; 0x4ce <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	72 c1       	rjmp	.+740    	; 0x4ce <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	70 c1       	rjmp	.+736    	; 0x4ce <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6e c1       	rjmp	.+732    	; 0x4ce <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6c c1       	rjmp	.+728    	; 0x4ce <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	6a c1       	rjmp	.+724    	; 0x4ce <__bad_interrupt>
	...

000001fc <__trampolines_end>:
     1fc:	00 00       	nop
     1fe:	00 00       	nop
     200:	00 00       	nop
     202:	00 20       	and	r0, r0
     204:	20 20       	and	r2, r0
     206:	20 20       	and	r2, r0
     208:	00 20       	and	r0, r0
     20a:	50 50       	subi	r21, 0x00	; 0
     20c:	50 00       	.word	0x0050	; ????
     20e:	00 00       	nop
     210:	00 50       	subi	r16, 0x00	; 0
     212:	50 f8       	bld	r5, 0
     214:	50 f8       	bld	r5, 0
     216:	50 50       	subi	r21, 0x00	; 0
     218:	20 78       	andi	r18, 0x80	; 128
     21a:	a0 70       	andi	r26, 0x00	; 0
     21c:	28 f0       	brcs	.+10     	; 0x228 <__trampolines_end+0x2c>
     21e:	20 c0       	rjmp	.+64     	; 0x260 <__trampolines_end+0x64>
     220:	c8 10       	cpse	r12, r8
     222:	20 40       	sbci	r18, 0x00	; 0
     224:	98 18       	sub	r9, r8
     226:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1e5a>
     22a:	a8 90       	.word	0x90a8	; ????
     22c:	68 60       	ori	r22, 0x08	; 8
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 00       	nop
     232:	00 00       	nop
     234:	10 20       	and	r1, r0
     236:	40 40       	sbci	r20, 0x00	; 0
     238:	40 20       	and	r4, r0
     23a:	10 40       	sbci	r17, 0x00	; 0
     23c:	20 10       	cpse	r2, r0
     23e:	10 10       	cpse	r1, r0
     240:	20 40       	sbci	r18, 0x00	; 0
     242:	00 50       	subi	r16, 0x00	; 0
     244:	20 f8       	bld	r2, 0
     246:	20 50       	subi	r18, 0x00	; 0
     248:	00 00       	nop
     24a:	20 20       	and	r2, r0
     24c:	f8 20       	and	r15, r8
     24e:	20 00       	.word	0x0020	; ????
     250:	00 00       	nop
     252:	00 00       	nop
     254:	60 20       	and	r6, r0
     256:	40 00       	.word	0x0040	; ????
     258:	00 00       	nop
     25a:	f8 00       	.word	0x00f8	; ????
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	00 60       	ori	r16, 0x00	; 0
     264:	60 00       	.word	0x0060	; ????
     266:	08 10       	cpse	r0, r8
     268:	20 40       	sbci	r18, 0x00	; 0
     26a:	80 00       	.word	0x0080	; ????
     26c:	70 88       	ldd	r7, Z+16	; 0x10
     26e:	98 a8       	ldd	r9, Y+48	; 0x30
     270:	c8 88       	ldd	r12, Y+16	; 0x10
     272:	70 20       	and	r7, r0
     274:	60 20       	and	r6, r0
     276:	20 20       	and	r2, r0
     278:	20 70       	andi	r18, 0x00	; 0
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	08 10       	cpse	r0, r8
     27e:	20 40       	sbci	r18, 0x00	; 0
     280:	f8 f8       	.word	0xf8f8	; ????
     282:	10 20       	and	r1, r0
     284:	10 08       	sbc	r1, r0
     286:	88 70       	andi	r24, 0x08	; 8
     288:	10 30       	cpi	r17, 0x00	; 0
     28a:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7010f8>
     28e:	10 f8       	bld	r1, 0
     290:	80 f0       	brcs	.+32     	; 0x2b2 <__trampolines_end+0xb6>
     292:	08 08       	sbc	r0, r8
     294:	88 70       	andi	r24, 0x08	; 8
     296:	30 40       	sbci	r19, 0x00	; 0
     298:	80 f0       	brcs	.+32     	; 0x2ba <__trampolines_end+0xbe>
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	70 f8       	bld	r7, 0
     29e:	08 10       	cpse	r0, r8
     2a0:	20 40       	sbci	r18, 0x00	; 0
     2a2:	40 40       	sbci	r20, 0x00	; 0
     2a4:	70 88       	ldd	r7, Z+16	; 0x10
     2a6:	88 70       	andi	r24, 0x08	; 8
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 70       	andi	r23, 0x00	; 0
     2ac:	88 88       	ldd	r8, Y+16	; 0x10
     2ae:	78 08       	sbc	r7, r8
     2b0:	10 60       	ori	r17, 0x00	; 0
     2b2:	00 60       	ori	r16, 0x00	; 0
     2b4:	60 00       	.word	0x0060	; ????
     2b6:	60 60       	ori	r22, 0x00	; 0
     2b8:	00 00       	nop
     2ba:	60 60       	ori	r22, 0x00	; 0
     2bc:	00 60       	ori	r16, 0x00	; 0
     2be:	20 40       	sbci	r18, 0x00	; 0
     2c0:	08 10       	cpse	r0, r8
     2c2:	20 40       	sbci	r18, 0x00	; 0
     2c4:	20 10       	cpse	r2, r0
     2c6:	08 00       	.word	0x0008	; ????
     2c8:	00 f8       	bld	r0, 0
     2ca:	00 f8       	bld	r0, 0
     2cc:	00 00       	nop
     2ce:	80 40       	sbci	r24, 0x00	; 0
     2d0:	20 10       	cpse	r2, r0
     2d2:	20 40       	sbci	r18, 0x00	; 0
     2d4:	80 70       	andi	r24, 0x00	; 0
     2d6:	88 08       	sbc	r8, r8
     2d8:	10 20       	and	r1, r0
     2da:	00 20       	and	r0, r0
     2dc:	70 88       	ldd	r7, Z+16	; 0x10
     2de:	08 68       	ori	r16, 0x88	; 136
     2e0:	a8 a8       	ldd	r10, Y+48	; 0x30
     2e2:	70 70       	andi	r23, 0x00	; 0
     2e4:	88 88       	ldd	r8, Y+16	; 0x10
     2e6:	88 f8       	.word	0xf888	; ????
     2e8:	88 88       	ldd	r8, Y+16	; 0x10
     2ea:	f0 88       	ldd	r15, Z+16	; 0x10
     2ec:	88 f0       	brcs	.+34     	; 0x310 <__trampolines_end+0x114>
     2ee:	88 88       	ldd	r8, Y+16	; 0x10
     2f0:	f0 70       	andi	r31, 0x00	; 0
     2f2:	88 80       	ld	r8, Y
     2f4:	80 80       	ld	r8, Z
     2f6:	88 70       	andi	r24, 0x08	; 8
     2f8:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x6642>
     2fc:	88 90       	.word	0x9088	; ????
     2fe:	e0 f8       	bld	r14, 0
     300:	80 80       	ld	r8, Z
     302:	f0 80       	ld	r15, Z
     304:	80 f8       	bld	r8, 0
     306:	f8 80       	ld	r15, Y
     308:	80 e0       	ldi	r24, 0x00	; 0
     30a:	80 80       	ld	r8, Z
     30c:	80 70       	andi	r24, 0x00	; 0
     30e:	88 80       	ld	r8, Y
     310:	80 98       	cbi	0x10, 0	; 16
     312:	88 70       	andi	r24, 0x08	; 8
     314:	88 88       	ldd	r8, Y+16	; 0x10
     316:	88 f8       	.word	0xf888	; ????
     318:	88 88       	ldd	r8, Y+16	; 0x10
     31a:	88 70       	andi	r24, 0x08	; 8
     31c:	20 20       	and	r2, r0
     31e:	20 20       	and	r2, r0
     320:	20 70       	andi	r18, 0x00	; 0
     322:	38 10       	cpse	r3, r8
     324:	10 10       	cpse	r1, r0
     326:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x661a>
     32a:	90 a0       	ldd	r9, Z+32	; 0x20
     32c:	c0 a0       	ldd	r12, Z+32	; 0x20
     32e:	90 88       	ldd	r9, Z+16	; 0x10
     330:	80 80       	ld	r8, Z
     332:	80 80       	ld	r8, Z
     334:	80 80       	ld	r8, Z
     336:	f8 88       	ldd	r15, Y+16	; 0x10
     338:	d8 a8       	ldd	r13, Y+48	; 0x30
     33a:	88 88       	ldd	r8, Y+16	; 0x10
     33c:	88 88       	ldd	r8, Y+16	; 0x10
     33e:	88 88       	ldd	r8, Y+16	; 0x10
     340:	c8 a8       	ldd	r12, Y+48	; 0x30
     342:	98 88       	ldd	r9, Y+16	; 0x10
     344:	88 70       	andi	r24, 0x08	; 8
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 70       	andi	r24, 0x08	; 8
     34c:	f0 88       	ldd	r15, Z+16	; 0x10
     34e:	88 f0       	brcs	.+34     	; 0x372 <__trampolines_end+0x176>
     350:	80 80       	ld	r8, Z
     352:	80 70       	andi	r24, 0x00	; 0
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 a8       	ldd	r8, Y+48	; 0x30
     358:	90 68       	ori	r25, 0x80	; 128
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x184>
     35e:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x5642>
     362:	80 80       	ld	r8, Z
     364:	70 08       	sbc	r7, r0
     366:	08 f0       	brcs	.+2      	; 0x36a <__trampolines_end+0x16e>
     368:	f8 20       	and	r15, r8
     36a:	20 20       	and	r2, r0
     36c:	20 20       	and	r2, r0
     36e:	20 88       	ldd	r2, Z+16	; 0x10
     370:	88 88       	ldd	r8, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 70       	andi	r24, 0x08	; 8
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	a8 a8       	ldd	r10, Y+48	; 0x30
     382:	d8 88       	ldd	r13, Y+16	; 0x10
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	50 20       	and	r5, r0
     388:	50 88       	ldd	r5, Z+16	; 0x10
     38a:	88 88       	ldd	r8, Y+16	; 0x10
     38c:	88 50       	subi	r24, 0x08	; 8
     38e:	20 20       	and	r2, r0
     390:	20 20       	and	r2, r0
     392:	f8 08       	sbc	r15, r8
     394:	10 20       	and	r1, r0
     396:	40 80       	ld	r4, Z
     398:	f8 38       	cpi	r31, 0x88	; 136
     39a:	20 20       	and	r2, r0
     39c:	20 20       	and	r2, r0
     39e:	20 38       	cpi	r18, 0x80	; 128
     3a0:	00 80       	ld	r0, Z
     3a2:	40 20       	and	r4, r0
     3a4:	10 08       	sbc	r1, r0
     3a6:	00 e0       	ldi	r16, 0x00	; 0
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 e0       	ldi	r18, 0x00	; 0
     3ae:	20 50       	subi	r18, 0x00	; 0
     3b0:	88 00       	.word	0x0088	; ????
	...
     3ba:	00 f8       	bld	r0, 0
     3bc:	40 20       	and	r4, r0
     3be:	10 00       	.word	0x0010	; ????
     3c0:	00 00       	nop
     3c2:	00 00       	nop
     3c4:	00 70       	andi	r16, 0x00	; 0
     3c6:	08 78       	andi	r16, 0x88	; 136
     3c8:	88 78       	andi	r24, 0x88	; 136
     3ca:	80 80       	ld	r8, Z
     3cc:	b0 c8       	rjmp	.-3744   	; 0xfffff52e <__eeprom_end+0xff7ef52e>
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	f0 00       	.word	0x00f0	; ????
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	80 80       	ld	r8, Z
     3d6:	88 70       	andi	r24, 0x08	; 8
     3d8:	08 08       	sbc	r0, r8
     3da:	68 98       	cbi	0x0d, 0	; 13
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	78 00       	.word	0x0078	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	88 f8       	.word	0xf888	; ????
     3e4:	80 70       	andi	r24, 0x00	; 0
     3e6:	30 48       	sbci	r19, 0x80	; 128
     3e8:	40 e0       	ldi	r20, 0x00	; 0
     3ea:	40 40       	sbci	r20, 0x00	; 0
     3ec:	40 00       	.word	0x0040	; ????
     3ee:	00 78       	andi	r16, 0x80	; 128
     3f0:	88 78       	andi	r24, 0x88	; 136
     3f2:	08 30       	cpi	r16, 0x08	; 8
     3f4:	80 80       	ld	r8, Z
     3f6:	b0 c8       	rjmp	.-3744   	; 0xfffff558 <__eeprom_end+0xff7ef558>
     3f8:	88 88       	ldd	r8, Y+16	; 0x10
     3fa:	88 20       	and	r8, r8
     3fc:	00 60       	ori	r16, 0x00	; 0
     3fe:	20 20       	and	r2, r0
     400:	20 70       	andi	r18, 0x00	; 0
     402:	10 00       	.word	0x0010	; ????
     404:	30 10       	cpse	r3, r0
     406:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1e1a>
     40a:	40 48       	sbci	r20, 0x80	; 128
     40c:	50 60       	ori	r21, 0x00	; 0
     40e:	50 48       	sbci	r21, 0x80	; 128
     410:	60 20       	and	r6, r0
     412:	20 20       	and	r2, r0
     414:	20 20       	and	r2, r0
     416:	70 00       	.word	0x0070	; ????
     418:	00 d0       	rcall	.+0      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     41a:	a8 a8       	ldd	r10, Y+48	; 0x30
     41c:	88 88       	ldd	r8, Y+16	; 0x10
     41e:	00 00       	nop
     420:	b0 c8       	rjmp	.-3744   	; 0xfffff582 <__eeprom_end+0xff7ef582>
     422:	88 88       	ldd	r8, Y+16	; 0x10
     424:	88 00       	.word	0x0088	; ????
     426:	00 70       	andi	r16, 0x00	; 0
     428:	88 88       	ldd	r8, Y+16	; 0x10
     42a:	88 70       	andi	r24, 0x08	; 8
     42c:	00 00       	nop
     42e:	f0 88       	ldd	r15, Z+16	; 0x10
     430:	f0 80       	ld	r15, Z
     432:	80 00       	.word	0x0080	; ????
     434:	00 68       	ori	r16, 0x80	; 128
     436:	98 78       	andi	r25, 0x88	; 136
     438:	08 08       	sbc	r0, r8
     43a:	00 00       	nop
     43c:	b0 c8       	rjmp	.-3744   	; 0xfffff59e <__eeprom_end+0xff7ef59e>
     43e:	80 80       	ld	r8, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 70       	andi	r16, 0x00	; 0
     444:	80 70       	andi	r24, 0x00	; 0
     446:	08 f0       	brcs	.+2      	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	e0 40       	sbci	r30, 0x00	; 0
     44c:	40 48       	sbci	r20, 0x80	; 128
     44e:	30 00       	.word	0x0030	; ????
     450:	00 88       	ldd	r0, Z+16	; 0x10
     452:	88 88       	ldd	r8, Y+16	; 0x10
     454:	98 68       	ori	r25, 0x88	; 136
     456:	00 00       	nop
     458:	88 88       	ldd	r8, Y+16	; 0x10
     45a:	88 50       	subi	r24, 0x08	; 8
     45c:	20 00       	.word	0x0020	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 a8       	ldd	r8, Y+48	; 0x30
     462:	a8 50       	subi	r26, 0x08	; 8
     464:	00 00       	nop
     466:	88 50       	subi	r24, 0x08	; 8
     468:	20 50       	subi	r18, 0x00	; 0
     46a:	88 00       	.word	0x0088	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 78       	andi	r24, 0x88	; 136
     470:	08 70       	andi	r16, 0x08	; 8
     472:	00 00       	nop
     474:	f8 10       	cpse	r15, r8
     476:	20 40       	sbci	r18, 0x00	; 0
     478:	f8 10       	cpse	r15, r8
     47a:	20 20       	and	r2, r0
     47c:	40 20       	and	r4, r0
     47e:	20 10       	cpse	r2, r0
     480:	20 20       	and	r2, r0
     482:	20 20       	and	r2, r0
     484:	20 20       	and	r2, r0
     486:	20 40       	sbci	r18, 0x00	; 0
     488:	20 20       	and	r2, r0
     48a:	10 20       	and	r1, r0
     48c:	20 40       	sbci	r18, 0x00	; 0

0000048e <__ctors_end>:
     48e:	11 24       	eor	r1, r1
     490:	1f be       	out	0x3f, r1	; 63
     492:	cf ef       	ldi	r28, 0xFF	; 255
     494:	cd bf       	out	0x3d, r28	; 61
     496:	df e5       	ldi	r29, 0x5F	; 95
     498:	de bf       	out	0x3e, r29	; 62
     49a:	00 e0       	ldi	r16, 0x00	; 0
     49c:	0c bf       	out	0x3c, r16	; 60

0000049e <__do_copy_data>:
     49e:	10 e2       	ldi	r17, 0x20	; 32
     4a0:	a0 e0       	ldi	r26, 0x00	; 0
     4a2:	b0 e2       	ldi	r27, 0x20	; 32
     4a4:	ee e7       	ldi	r30, 0x7E	; 126
     4a6:	f6 e2       	ldi	r31, 0x26	; 38
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0b bf       	out	0x3b, r16	; 59
     4ac:	02 c0       	rjmp	.+4      	; 0x4b2 <__do_copy_data+0x14>
     4ae:	07 90       	elpm	r0, Z+
     4b0:	0d 92       	st	X+, r0
     4b2:	a6 33       	cpi	r26, 0x36	; 54
     4b4:	b1 07       	cpc	r27, r17
     4b6:	d9 f7       	brne	.-10     	; 0x4ae <__do_copy_data+0x10>

000004b8 <__do_clear_bss>:
     4b8:	22 e2       	ldi	r18, 0x22	; 34
     4ba:	a6 e3       	ldi	r26, 0x36	; 54
     4bc:	b0 e2       	ldi	r27, 0x20	; 32
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <.do_clear_bss_start>

000004c0 <.do_clear_bss_loop>:
     4c0:	1d 92       	st	X+, r1

000004c2 <.do_clear_bss_start>:
     4c2:	a6 34       	cpi	r26, 0x46	; 70
     4c4:	b2 07       	cpc	r27, r18
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <.do_clear_bss_loop>
     4c8:	fc d0       	rcall	.+504    	; 0x6c2 <main>
     4ca:	0c 94 3d 13 	jmp	0x267a	; 0x267a <_exit>

000004ce <__bad_interrupt>:
     4ce:	98 cd       	rjmp	.-1232   	; 0x0 <__vectors>

000004d0 <adc_handler>:
* \param adc Pointer to ADC module.
* \param ch_mask ADC channel mask.
* \param result Conversion result from ADC channel.
*/
static void adc_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
     4d0:	4f 92       	push	r4
     4d2:	5f 92       	push	r5
     4d4:	6f 92       	push	r6
     4d6:	7f 92       	push	r7
     4d8:	bf 92       	push	r11
     4da:	cf 92       	push	r12
     4dc:	df 92       	push	r13
     4de:	ef 92       	push	r14
     4e0:	ff 92       	push	r15
     4e2:	0f 93       	push	r16
     4e4:	1f 93       	push	r17
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	cd b7       	in	r28, 0x3d	; 61
     4ec:	de b7       	in	r29, 0x3e	; 62
     4ee:	a5 97       	sbiw	r28, 0x25	; 37
     4f0:	cd bf       	out	0x3d, r28	; 61
     4f2:	de bf       	out	0x3e, r29	; 62
     4f4:	6c 01       	movw	r12, r24
     4f6:	b6 2e       	mov	r11, r22
     4f8:	8a 01       	movw	r16, r20
	
	/* Compute current temperature in Celsius, based on linearization
	* of the temperature sensor adc data.
	*/

	voltage = ((0.0157*result) + 0.0108); //calculated by the linear fit on excel
     4fa:	ba 01       	movw	r22, r20
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     504:	6a a3       	std	Y+34, r22	; 0x22
     506:	7b a3       	std	Y+35, r23	; 0x23
     508:	8c a3       	std	Y+36, r24	; 0x24
     50a:	9d a3       	std	Y+37, r25	; 0x25
     50c:	29 e4       	ldi	r18, 0x49	; 73
     50e:	3d e9       	ldi	r19, 0x9D	; 157
     510:	40 e8       	ldi	r20, 0x80	; 128
     512:	5c e3       	ldi	r21, 0x3C	; 60
     514:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <__mulsf3>
     518:	2c e7       	ldi	r18, 0x7C	; 124
     51a:	32 ef       	ldi	r19, 0xF2	; 242
     51c:	40 e3       	ldi	r20, 0x30	; 48
     51e:	5c e3       	ldi	r21, 0x3C	; 60
     520:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <__addsf3>
     524:	2b 01       	movw	r4, r22
     526:	3c 01       	movw	r6, r24
	last_voltage = (uint8_t)voltage > 2 ? 0 : voltage;
     528:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <__fixunssfsi>
     52c:	63 30       	cpi	r22, 0x03	; 3
     52e:	18 f0       	brcs	.+6      	; 0x536 <adc_handler+0x66>
     530:	41 2c       	mov	r4, r1
     532:	51 2c       	mov	r5, r1
     534:	32 01       	movw	r6, r4
	//So we're setting result = voltage again
	//result = voltage;
	
	if (result > 697) {
		temperature = (int8_t)((-0.0295 * result) + 40.5);
		} if (result > 420) {
     536:	05 3a       	cpi	r16, 0xA5	; 165
     538:	11 40       	sbci	r17, 0x01	; 1
     53a:	c0 f0       	brcs	.+48     	; 0x56c <adc_handler+0x9c>
		temperature = (int8_t)((-0.0474 * result) + 53.3);
     53c:	21 e8       	ldi	r18, 0x81	; 129
     53e:	36 e2       	ldi	r19, 0x26	; 38
     540:	42 e4       	ldi	r20, 0x42	; 66
     542:	5d eb       	ldi	r21, 0xBD	; 189
     544:	6a a1       	ldd	r22, Y+34	; 0x22
     546:	7b a1       	ldd	r23, Y+35	; 0x23
     548:	8c a1       	ldd	r24, Y+36	; 0x24
     54a:	9d a1       	ldd	r25, Y+37	; 0x25
     54c:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <__mulsf3>
     550:	23 e3       	ldi	r18, 0x33	; 51
     552:	33 e3       	ldi	r19, 0x33	; 51
     554:	45 e5       	ldi	r20, 0x55	; 85
     556:	52 e4       	ldi	r21, 0x42	; 66
     558:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <__addsf3>
     55c:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     560:	86 2f       	mov	r24, r22
     562:	66 0f       	add	r22, r22
     564:	99 0b       	sbc	r25, r25
     566:	aa 0b       	sbc	r26, r26
     568:	bb 0b       	sbc	r27, r27
     56a:	17 c0       	rjmp	.+46     	; 0x59a <adc_handler+0xca>
		} else {
		temperature = (int8_t)((-0.0777 * result) + 65.1);
     56c:	2d e2       	ldi	r18, 0x2D	; 45
     56e:	31 e2       	ldi	r19, 0x21	; 33
     570:	4f e9       	ldi	r20, 0x9F	; 159
     572:	5d eb       	ldi	r21, 0xBD	; 189
     574:	6a a1       	ldd	r22, Y+34	; 0x22
     576:	7b a1       	ldd	r23, Y+35	; 0x23
     578:	8c a1       	ldd	r24, Y+36	; 0x24
     57a:	9d a1       	ldd	r25, Y+37	; 0x25
     57c:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <__mulsf3>
     580:	23 e3       	ldi	r18, 0x33	; 51
     582:	33 e3       	ldi	r19, 0x33	; 51
     584:	42 e8       	ldi	r20, 0x82	; 130
     586:	52 e4       	ldi	r21, 0x42	; 66
     588:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <__addsf3>
     58c:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     590:	86 2f       	mov	r24, r22
     592:	66 0f       	add	r22, r22
     594:	99 0b       	sbc	r25, r25
     596:	aa 0b       	sbc	r26, r26
     598:	bb 0b       	sbc	r27, r27
	}

	last_temperature = temperature;
     59a:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <__data_end>
     59e:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <__data_end+0x1>

	// Write temperature to display
	snprintf(out_str, OUTPUT_STR_SIZE, "Temperature: %4d C", last_temperature);
     5a2:	80 91 36 20 	lds	r24, 0x2036	; 0x802036 <__data_end>
     5a6:	90 91 37 20 	lds	r25, 0x2037	; 0x802037 <__data_end+0x1>
     5aa:	9f 93       	push	r25
     5ac:	8f 93       	push	r24
     5ae:	8d e0       	ldi	r24, 0x0D	; 13
     5b0:	90 e2       	ldi	r25, 0x20	; 32
     5b2:	9f 93       	push	r25
     5b4:	8f 93       	push	r24
     5b6:	1f 92       	push	r1
     5b8:	68 94       	set
     5ba:	ff 24       	eor	r15, r15
     5bc:	f5 f8       	bld	r15, 5
     5be:	ff 92       	push	r15
     5c0:	8e 01       	movw	r16, r28
     5c2:	0f 5f       	subi	r16, 0xFF	; 255
     5c4:	1f 4f       	sbci	r17, 0xFF	; 255
     5c6:	1f 93       	push	r17
     5c8:	0f 93       	push	r16
     5ca:	0e 94 60 10 	call	0x20c0	; 0x20c0 <snprintf>
	gfx_mono_draw_string(out_str, 0, 0, &sysfont);
     5ce:	20 e0       	ldi	r18, 0x00	; 0
     5d0:	30 e2       	ldi	r19, 0x20	; 32
     5d2:	40 e0       	ldi	r20, 0x00	; 0
     5d4:	60 e0       	ldi	r22, 0x00	; 0
     5d6:	c8 01       	movw	r24, r16
     5d8:	44 d5       	rcall	.+2696   	; 0x1062 <gfx_mono_draw_string>
	// Write voltage to display
	snprintf(out_str, OUTPUT_STR_SIZE, "Voltage: %4d.%02d VDC", (uint8_t)last_voltage, (uint8_t)(last_voltage * 100)%100);
     5da:	20 e0       	ldi	r18, 0x00	; 0
     5dc:	30 e0       	ldi	r19, 0x00	; 0
     5de:	48 ec       	ldi	r20, 0xC8	; 200
     5e0:	52 e4       	ldi	r21, 0x42	; 66
     5e2:	c3 01       	movw	r24, r6
     5e4:	b2 01       	movw	r22, r4
     5e6:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <__mulsf3>
     5ea:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <__fixunssfsi>
     5ee:	89 e2       	ldi	r24, 0x29	; 41
     5f0:	68 9f       	mul	r22, r24
     5f2:	81 2d       	mov	r24, r1
     5f4:	11 24       	eor	r1, r1
     5f6:	82 95       	swap	r24
     5f8:	8f 70       	andi	r24, 0x0F	; 15
     5fa:	94 e6       	ldi	r25, 0x64	; 100
     5fc:	89 9f       	mul	r24, r25
     5fe:	60 19       	sub	r22, r0
     600:	11 24       	eor	r1, r1
     602:	1f 92       	push	r1
     604:	6f 93       	push	r22
     606:	c3 01       	movw	r24, r6
     608:	b2 01       	movw	r22, r4
     60a:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <__fixunssfsi>
     60e:	1f 92       	push	r1
     610:	6f 93       	push	r22
     612:	80 e2       	ldi	r24, 0x20	; 32
     614:	90 e2       	ldi	r25, 0x20	; 32
     616:	9f 93       	push	r25
     618:	8f 93       	push	r24
     61a:	1f 92       	push	r1
     61c:	ff 92       	push	r15
     61e:	1f 93       	push	r17
     620:	0f 93       	push	r16
     622:	0e 94 60 10 	call	0x20c0	; 0x20c0 <snprintf>
	gfx_mono_draw_string(out_str, 0, 8, &sysfont);
     626:	20 e0       	ldi	r18, 0x00	; 0
     628:	30 e2       	ldi	r19, 0x20	; 32
     62a:	48 e0       	ldi	r20, 0x08	; 8
     62c:	60 e0       	ldi	r22, 0x00	; 0
     62e:	c8 01       	movw	r24, r16
     630:	18 d5       	rcall	.+2608   	; 0x1062 <gfx_mono_draw_string>
	
	//Insert new line
	//gfx_mono_draw_string(out_str, 0, 16, &sysfont); //maybe 8 to increment it, but I think its saying position 16 for the y coord
	int dotsToDraw = ( int )( last_voltage *62.1359); //determines width of bar to draw
     632:	29 e2       	ldi	r18, 0x29	; 41
     634:	3b e8       	ldi	r19, 0x8B	; 139
     636:	48 e7       	ldi	r20, 0x78	; 120
     638:	52 e4       	ldi	r21, 0x42	; 66
     63a:	c3 01       	movw	r24, r6
     63c:	b2 01       	movw	r22, r4
     63e:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <__mulsf3>
     642:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     646:	16 2f       	mov	r17, r22
     648:	86 2f       	mov	r24, r22
     64a:	97 2f       	mov	r25, r23
     64c:	7c 01       	movw	r14, r24
	gfx_mono_draw_filled_rect ( dotsToDraw ,20,128- dotsToDraw ,12, GFX_PIXEL_CLR );
     64e:	40 e8       	ldi	r20, 0x80	; 128
     650:	41 1b       	sub	r20, r17
     652:	00 e0       	ldi	r16, 0x00	; 0
     654:	2c e0       	ldi	r18, 0x0C	; 12
     656:	64 e1       	ldi	r22, 0x14	; 20
     658:	8d d4       	rcall	.+2330   	; 0xf74 <gfx_mono_generic_draw_filled_rect>
	gfx_mono_draw_filled_rect (0,20, dotsToDraw ,12, GFX_PIXEL_SET ); //draws to rectangles
     65a:	01 e0       	ldi	r16, 0x01	; 1
     65c:	2c e0       	ldi	r18, 0x0C	; 12
     65e:	41 2f       	mov	r20, r17
     660:	64 e1       	ldi	r22, 0x14	; 20
     662:	80 e0       	ldi	r24, 0x00	; 0
     664:	87 d4       	rcall	.+2318   	; 0xf74 <gfx_mono_generic_draw_filled_rect>
	//one “clear” and one “set” - lengths relative to
	//voltage reading
	if ( dotsToDraw == 128){ //flashes the bar if voltage is ADC max
     666:	cd bf       	out	0x3d, r28	; 61
     668:	de bf       	out	0x3e, r29	; 62
     66a:	f0 e8       	ldi	r31, 0x80	; 128
     66c:	ef 16       	cp	r14, r31
     66e:	f1 04       	cpc	r15, r1
     670:	61 f4       	brne	.+24     	; 0x68a <adc_handler+0x1ba>
		gfx_mono_draw_filled_rect (0,20,128,12, GFX_PIXEL_CLR );
     672:	00 e0       	ldi	r16, 0x00	; 0
     674:	2c e0       	ldi	r18, 0x0C	; 12
     676:	40 e8       	ldi	r20, 0x80	; 128
     678:	64 e1       	ldi	r22, 0x14	; 20
     67a:	80 e0       	ldi	r24, 0x00	; 0
		gfx_mono_draw_filled_rect (0,20,128,12, GFX_PIXEL_SET );
     67c:	7b d4       	rcall	.+2294   	; 0xf74 <gfx_mono_generic_draw_filled_rect>
     67e:	01 e0       	ldi	r16, 0x01	; 1
     680:	2c e0       	ldi	r18, 0x0C	; 12
     682:	40 e8       	ldi	r20, 0x80	; 128
     684:	64 e1       	ldi	r22, 0x14	; 20
     686:	80 e0       	ldi	r24, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     688:	75 d4       	rcall	.+2282   	; 0xf74 <gfx_mono_generic_draw_filled_rect>
     68a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     68c:	89 a3       	std	Y+33, r24	; 0x21
	return flags;
     68e:	f8 94       	cli
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     690:	99 a1       	ldd	r25, Y+33	; 0x21
     692:	f6 01       	movw	r30, r12
     694:	80 81       	ld	r24, Z
     696:	bb 0c       	add	r11, r11
     698:	bb 0c       	add	r11, r11
     69a:	b8 2a       	or	r11, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     69c:	b0 82       	st	Z, r11
	}

	// Start next conversion.
	adc_start_conversion(adc, ch_mask);
}
     69e:	9f bf       	out	0x3f, r25	; 63
     6a0:	a5 96       	adiw	r28, 0x25	; 37
     6a2:	cd bf       	out	0x3d, r28	; 61
     6a4:	de bf       	out	0x3e, r29	; 62
     6a6:	df 91       	pop	r29
     6a8:	cf 91       	pop	r28
     6aa:	1f 91       	pop	r17
     6ac:	0f 91       	pop	r16
     6ae:	ff 90       	pop	r15
     6b0:	ef 90       	pop	r14
     6b2:	df 90       	pop	r13
     6b4:	cf 90       	pop	r12
     6b6:	bf 90       	pop	r11
     6b8:	7f 90       	pop	r7
     6ba:	6f 90       	pop	r6
     6bc:	5f 90       	pop	r5
     6be:	4f 90       	pop	r4
     6c0:	08 95       	ret

000006c2 <main>:

int main(void)
{
     6c2:	cf 93       	push	r28
     6c4:	df 93       	push	r29
     6c6:	cd b7       	in	r28, 0x3d	; 61
     6c8:	de b7       	in	r29, 0x3e	; 62
     6ca:	2c 97       	sbiw	r28, 0x0c	; 12
     6cc:	cd bf       	out	0x3d, r28	; 61
	struct adc_config         adc_conf;
	struct adc_channel_config adcch_conf;
	
	board_init();
	sysclk_init();
     6ce:	de bf       	out	0x3e, r29	; 62
     6d0:	8d d5       	rcall	.+2842   	; 0x11ec <board_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     6d2:	48 d2       	rcall	.+1168   	; 0xb64 <sysclk_init>
     6d4:	ec e3       	ldi	r30, 0x3C	; 60
     6d6:	f2 e2       	ldi	r31, 0x22	; 34
     6d8:	10 82       	st	Z, r1
     6da:	11 82       	std	Z+1, r1	; 0x01
     6dc:	12 82       	std	Z+2, r1	; 0x02
     6de:	13 82       	std	Z+3, r1	; 0x03
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     6e0:	14 82       	std	Z+4, r1	; 0x04
     6e2:	11 e0       	ldi	r17, 0x01	; 1
	sleepmgr_init();
	irq_initialize_vectors();
     6e4:	15 83       	std	Z+5, r17	; 0x05
     6e6:	87 e0       	ldi	r24, 0x07	; 7
	cpu_irq_enable();
     6e8:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	gfx_mono_init();
     6ec:	78 94       	sei
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     6ee:	45 d3       	rcall	.+1674   	; 0xd7a <gfx_mono_st7565r_init>
     6f0:	80 e1       	ldi	r24, 0x10	; 16
     6f2:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
	#ifndef CONF_BOARD_OLED_UG_2832HSWEG04
	ioport_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);
	#endif
	
	// Initialize configuration structures.
	adc_read_configuration(&ADCB, &adc_conf);
     6f6:	be 01       	movw	r22, r28
     6f8:	6f 5f       	subi	r22, 0xFF	; 255
     6fa:	7f 4f       	sbci	r23, 0xFF	; 255
     6fc:	80 e4       	ldi	r24, 0x40	; 64
     6fe:	92 e0       	ldi	r25, 0x02	; 2
     700:	0e 94 c3 0b 	call	0x1786	; 0x1786 <adc_read_configuration>
	adcch_read_configuration(&ADCB, ADC_CH0, &adcch_conf);
     704:	ae 01       	movw	r20, r28
     706:	48 5f       	subi	r20, 0xF8	; 248
     708:	5f 4f       	sbci	r21, 0xFF	; 255
     70a:	61 e0       	ldi	r22, 0x01	; 1
     70c:	80 e4       	ldi	r24, 0x40	; 64
     70e:	92 e0       	ldi	r25, 0x02	; 2
     710:	0e 94 47 0c 	call	0x188e	; 0x188e <adcch_read_configuration>
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     714:	9a 81       	ldd	r25, Y+2	; 0x02
     716:	8b 81       	ldd	r24, Y+3	; 0x03
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     718:	8f 78       	andi	r24, 0x8F	; 143
     71a:	24 e0       	ldi	r18, 0x04	; 4
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     71c:	2d 83       	std	Y+5, r18	; 0x05
     71e:	91 7e       	andi	r25, 0xE1	; 225
     720:	94 61       	ori	r25, 0x14	; 20
		conf->evctrl = ADC_EVACT_NONE_gc;
     722:	9a 83       	std	Y+2, r25	; 0x02
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     724:	1c 82       	std	Y+4, r1	; 0x04
     726:	81 61       	ori	r24, 0x11	; 17
	ADC_REF_VCC);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_enable_internal_input(&adc_conf, ADC_INT_TEMPSENSE);
	
	adc_write_configuration(&ADCB, &adc_conf);
     728:	8b 83       	std	Y+3, r24	; 0x03
     72a:	be 01       	movw	r22, r28
     72c:	6f 5f       	subi	r22, 0xFF	; 255
     72e:	7f 4f       	sbci	r23, 0xFF	; 255
     730:	80 e4       	ldi	r24, 0x40	; 64
     732:	92 e0       	ldi	r25, 0x02	; 2
	adc_set_callback(&ADCB, &adc_handler);
     734:	c2 d7       	rcall	.+3972   	; 0x16ba <adc_write_configuration>
     736:	68 e6       	ldi	r22, 0x68	; 104
     738:	72 e0       	ldi	r23, 0x02	; 2
     73a:	80 e4       	ldi	r24, 0x40	; 64
     73c:	92 e0       	ldi	r25, 0x02	; 2
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     73e:	a5 d5       	rcall	.+2890   	; 0x128a <adc_set_callback>
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     740:	18 87       	std	Y+8, r17	; 0x08
     742:	88 e0       	ldi	r24, 0x08	; 8
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     744:	89 87       	std	Y+9, r24	; 0x09
     746:	8a 85       	ldd	r24, Y+10	; 0x0a
     748:	80 7f       	andi	r24, 0xF0	; 240
     74a:	81 60       	ori	r24, 0x01	; 1
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE,
	1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcch_conf);
	
	adcch_write_configuration(&ADCB, ADC_CH0, &adcch_conf);
     74c:	8a 87       	std	Y+10, r24	; 0x0a
     74e:	ae 01       	movw	r20, r28
     750:	48 5f       	subi	r20, 0xF8	; 248
     752:	5f 4f       	sbci	r21, 0xFF	; 255
     754:	61 e0       	ldi	r22, 0x01	; 1
     756:	80 e4       	ldi	r24, 0x40	; 64
     758:	92 e0       	ldi	r25, 0x02	; 2
	
	// Enable the ADC and start the first conversion.
	adc_enable(&ADCB);
     75a:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <adcch_write_configuration>
     75e:	80 e4       	ldi	r24, 0x40	; 64
     760:	92 e0       	ldi	r25, 0x02	; 2

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     762:	ef d5       	rcall	.+3038   	; 0x1342 <adc_enable>
     764:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
     766:	8c 87       	std	Y+12, r24	; 0x0c
	return flags;
     768:	f8 94       	cli
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     76a:	9c 85       	ldd	r25, Y+12	; 0x0c
     76c:	e0 e4       	ldi	r30, 0x40	; 64
     76e:	f2 e0       	ldi	r31, 0x02	; 2
     770:	80 81       	ld	r24, Z
     772:	84 60       	ori	r24, 0x04	; 4
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     774:	80 83       	st	Z, r24

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
     776:	9f bf       	out	0x3f, r25	; 63
     778:	4c e3       	ldi	r20, 0x3C	; 60
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
     77a:	52 e2       	ldi	r21, 0x22	; 34
     77c:	28 e4       	ldi	r18, 0x48	; 72
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
     77e:	30 e0       	ldi	r19, 0x00	; 0

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
     780:	f8 94       	cli
     782:	da 01       	movw	r26, r20
     784:	8c 91       	ld	r24, X
     786:	81 11       	cpse	r24, r1
     788:	09 c0       	rjmp	.+18     	; 0x79c <main+0xda>
     78a:	ad e3       	ldi	r26, 0x3D	; 61
     78c:	b2 e2       	ldi	r27, 0x22	; 34
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
     78e:	e0 e0       	ldi	r30, 0x00	; 0

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
     790:	ef 5f       	subi	r30, 0xFF	; 255
     792:	8d 91       	ld	r24, X+
     794:	88 23       	and	r24, r24
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
     796:	e1 f3       	breq	.-8      	; 0x790 <main+0xce>
     798:	e1 11       	cpse	r30, r1
		cpu_irq_enable();
     79a:	02 c0       	rjmp	.+4      	; 0x7a0 <main+0xde>
     79c:	78 94       	sei
     79e:	f0 cf       	rjmp	.-32     	; 0x780 <main+0xbe>
     7a0:	d9 01       	movw	r26, r18

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
     7a2:	8c 91       	ld	r24, X
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	ea 5f       	subi	r30, 0xFA	; 250
     7a8:	ff 4d       	sbci	r31, 0xDF	; 223
     7aa:	81 7f       	andi	r24, 0xF1	; 241
     7ac:	90 81       	ld	r25, Z
     7ae:	89 2b       	or	r24, r25
	sleep_enable();
     7b0:	8c 93       	st	X, r24
     7b2:	8c 91       	ld	r24, X
     7b4:	81 60       	ori	r24, 0x01	; 1

	cpu_irq_enable();
     7b6:	8c 93       	st	X, r24
	sleep_enter();
     7b8:	78 94       	sei

	sleep_disable();
     7ba:	88 95       	sleep
     7bc:	f9 01       	movw	r30, r18
     7be:	80 81       	ld	r24, Z
     7c0:	8e 7f       	andi	r24, 0xFE	; 254
     7c2:	80 83       	st	Z, r24
     7c4:	dd cf       	rjmp	.-70     	; 0x780 <main+0xbe>

000007c6 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     7c6:	04 c0       	rjmp	.+8      	; 0x7d0 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     7c8:	61 50       	subi	r22, 0x01	; 1
     7ca:	71 09       	sbc	r23, r1
     7cc:	81 09       	sbc	r24, r1
     7ce:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     7d0:	61 15       	cp	r22, r1
     7d2:	71 05       	cpc	r23, r1
     7d4:	81 05       	cpc	r24, r1
     7d6:	91 05       	cpc	r25, r1
     7d8:	b9 f7       	brne	.-18     	; 0x7c8 <__portable_avr_delay_cycles+0x2>
     7da:	08 95       	ret

000007dc <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     7dc:	bf 92       	push	r11
     7de:	cf 92       	push	r12
     7e0:	df 92       	push	r13
     7e2:	ef 92       	push	r14
     7e4:	ff 92       	push	r15
     7e6:	0f 93       	push	r16
     7e8:	1f 93       	push	r17
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	1f 92       	push	r1
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     7f4:	00 e0       	ldi	r16, 0x00	; 0
     7f6:	16 e0       	ldi	r17, 0x06	; 6
     7f8:	68 94       	set
     7fa:	ff 24       	eor	r15, r15
     7fc:	f3 f8       	bld	r15, 3
     7fe:	f8 01       	movw	r30, r16
     800:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     802:	6e e0       	ldi	r22, 0x0E	; 14
     804:	70 e0       	ldi	r23, 0x00	; 0
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	dd df       	rcall	.-70     	; 0x7c6 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     80c:	f8 01       	movw	r30, r16
     80e:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     810:	6e e0       	ldi	r22, 0x0E	; 14
     812:	70 e0       	ldi	r23, 0x00	; 0
     814:	80 e0       	ldi	r24, 0x00	; 0
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	d6 df       	rcall	.-84     	; 0x7c6 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     81a:	0f 2e       	mov	r0, r31
     81c:	fb e2       	ldi	r31, 0x2B	; 43
     81e:	bf 2e       	mov	r11, r31
     820:	f0 2d       	mov	r31, r0
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     822:	b9 82       	std	Y+1, r11	; 0x01
     824:	80 ea       	ldi	r24, 0xA0	; 160
     826:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     828:	6c d4       	rcall	.+2264   	; 0x1102 <usart_spi_init>
     82a:	c1 2c       	mov	r12, r1
     82c:	d1 2c       	mov	r13, r1
     82e:	76 01       	movw	r14, r12
     830:	00 e4       	ldi	r16, 0x40	; 64
     832:	12 e4       	ldi	r17, 0x42	; 66
     834:	2f e0       	ldi	r18, 0x0F	; 15
     836:	30 e0       	ldi	r19, 0x00	; 0
     838:	43 e0       	ldi	r20, 0x03	; 3
     83a:	be 01       	movw	r22, r28
     83c:	6f 5f       	subi	r22, 0xFF	; 255
     83e:	7f 4f       	sbci	r23, 0xFF	; 255
     840:	80 ea       	ldi	r24, 0xA0	; 160
     842:	99 e0       	ldi	r25, 0x09	; 9
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     844:	8d d4       	rcall	.+2330   	; 0x1160 <usart_spi_setup_device>
     846:	00 e6       	ldi	r16, 0x60	; 96
     848:	16 e0       	ldi	r17, 0x06	; 6
     84a:	ff 24       	eor	r15, r15
     84c:	f3 94       	inc	r15
     84e:	f8 01       	movw	r30, r16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     850:	f6 82       	std	Z+6, r15	; 0x06
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     852:	b9 82       	std	Y+1, r11	; 0x01
     854:	be 01       	movw	r22, r28
     856:	6f 5f       	subi	r22, 0xFF	; 255
     858:	7f 4f       	sbci	r23, 0xFF	; 255
     85a:	80 ea       	ldi	r24, 0xA0	; 160
     85c:	99 e0       	ldi	r25, 0x09	; 9
     85e:	9a d4       	rcall	.+2356   	; 0x1194 <usart_spi_select_device>
     860:	f8 01       	movw	r30, r16
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     862:	f6 82       	std	Z+6, r15	; 0x06
     864:	e0 ea       	ldi	r30, 0xA0	; 160
     866:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     868:	81 81       	ldd	r24, Z+1	; 0x01
     86a:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     86c:	fd cf       	rjmp	.-6      	; 0x868 <st7565r_init+0x8c>
     86e:	80 ea       	ldi	r24, 0xA0	; 160
     870:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     874:	e0 ea       	ldi	r30, 0xA0	; 160
     876:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     878:	81 81       	ldd	r24, Z+1	; 0x01
     87a:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     87c:	fd cf       	rjmp	.-6      	; 0x878 <st7565r_init+0x9c>
     87e:	e0 ea       	ldi	r30, 0xA0	; 160
     880:	f9 e0       	ldi	r31, 0x09	; 9
     882:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     884:	81 83       	std	Z+1, r24	; 0x01
     886:	80 81       	ld	r24, Z
     888:	be 01       	movw	r22, r28
     88a:	6f 5f       	subi	r22, 0xFF	; 255
     88c:	7f 4f       	sbci	r23, 0xFF	; 255
     88e:	80 ea       	ldi	r24, 0xA0	; 160
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     890:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     892:	96 d4       	rcall	.+2348   	; 0x11c0 <usart_spi_deselect_device>
     894:	8b e2       	ldi	r24, 0x2B	; 43
     896:	89 83       	std	Y+1, r24	; 0x01
     898:	be 01       	movw	r22, r28
     89a:	6f 5f       	subi	r22, 0xFF	; 255
     89c:	7f 4f       	sbci	r23, 0xFF	; 255
     89e:	80 ea       	ldi	r24, 0xA0	; 160
     8a0:	99 e0       	ldi	r25, 0x09	; 9
     8a2:	78 d4       	rcall	.+2288   	; 0x1194 <usart_spi_select_device>
     8a4:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8a6:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     8aa:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8ac:	f9 e0       	ldi	r31, 0x09	; 9
     8ae:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8b0:	85 ff       	sbrs	r24, 5
     8b2:	fd cf       	rjmp	.-6      	; 0x8ae <st7565r_init+0xd2>
     8b4:	86 ea       	ldi	r24, 0xA6	; 166
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8b6:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     8ba:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8bc:	f9 e0       	ldi	r31, 0x09	; 9
     8be:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8c0:	86 ff       	sbrs	r24, 6
     8c2:	fd cf       	rjmp	.-6      	; 0x8be <st7565r_init+0xe2>
     8c4:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8c6:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8c8:	80 e4       	ldi	r24, 0x40	; 64
     8ca:	81 83       	std	Z+1, r24	; 0x01
     8cc:	80 81       	ld	r24, Z
     8ce:	be 01       	movw	r22, r28
     8d0:	6f 5f       	subi	r22, 0xFF	; 255
     8d2:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8d4:	80 ea       	ldi	r24, 0xA0	; 160
     8d6:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8d8:	73 d4       	rcall	.+2278   	; 0x11c0 <usart_spi_deselect_device>
     8da:	8b e2       	ldi	r24, 0x2B	; 43
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	be 01       	movw	r22, r28
     8e0:	6f 5f       	subi	r22, 0xFF	; 255
     8e2:	7f 4f       	sbci	r23, 0xFF	; 255
     8e4:	80 ea       	ldi	r24, 0xA0	; 160
     8e6:	99 e0       	ldi	r25, 0x09	; 9
     8e8:	55 d4       	rcall	.+2218   	; 0x1194 <usart_spi_select_device>
     8ea:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8ec:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     8f0:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8f2:	f9 e0       	ldi	r31, 0x09	; 9
     8f4:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8f6:	85 ff       	sbrs	r24, 5
     8f8:	fd cf       	rjmp	.-6      	; 0x8f4 <st7565r_init+0x118>
     8fa:	88 ec       	ldi	r24, 0xC8	; 200
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8fc:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     900:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     902:	f9 e0       	ldi	r31, 0x09	; 9
     904:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     906:	86 ff       	sbrs	r24, 6
     908:	fd cf       	rjmp	.-6      	; 0x904 <st7565r_init+0x128>
     90a:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     90c:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     90e:	80 e4       	ldi	r24, 0x40	; 64
     910:	81 83       	std	Z+1, r24	; 0x01
     912:	80 81       	ld	r24, Z
     914:	be 01       	movw	r22, r28
     916:	6f 5f       	subi	r22, 0xFF	; 255
     918:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     91a:	80 ea       	ldi	r24, 0xA0	; 160
     91c:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     91e:	50 d4       	rcall	.+2208   	; 0x11c0 <usart_spi_deselect_device>
     920:	8b e2       	ldi	r24, 0x2B	; 43
     922:	89 83       	std	Y+1, r24	; 0x01
     924:	be 01       	movw	r22, r28
     926:	6f 5f       	subi	r22, 0xFF	; 255
     928:	7f 4f       	sbci	r23, 0xFF	; 255
     92a:	80 ea       	ldi	r24, 0xA0	; 160
     92c:	99 e0       	ldi	r25, 0x09	; 9
     92e:	32 d4       	rcall	.+2148   	; 0x1194 <usart_spi_select_device>
     930:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     932:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     936:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     938:	f9 e0       	ldi	r31, 0x09	; 9
     93a:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     93c:	85 ff       	sbrs	r24, 5
     93e:	fd cf       	rjmp	.-6      	; 0x93a <st7565r_init+0x15e>
     940:	82 ea       	ldi	r24, 0xA2	; 162
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     942:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     946:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     948:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     94a:	81 81       	ldd	r24, Z+1	; 0x01
     94c:	86 ff       	sbrs	r24, 6
     94e:	fd cf       	rjmp	.-6      	; 0x94a <st7565r_init+0x16e>
     950:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     952:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     954:	80 e4       	ldi	r24, 0x40	; 64
     956:	81 83       	std	Z+1, r24	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	be 01       	movw	r22, r28
     95c:	6f 5f       	subi	r22, 0xFF	; 255
     95e:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     960:	80 ea       	ldi	r24, 0xA0	; 160
     962:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     964:	2d d4       	rcall	.+2138   	; 0x11c0 <usart_spi_deselect_device>
     966:	8b e2       	ldi	r24, 0x2B	; 43
     968:	89 83       	std	Y+1, r24	; 0x01
     96a:	be 01       	movw	r22, r28
     96c:	6f 5f       	subi	r22, 0xFF	; 255
     96e:	7f 4f       	sbci	r23, 0xFF	; 255
     970:	80 ea       	ldi	r24, 0xA0	; 160
     972:	99 e0       	ldi	r25, 0x09	; 9
     974:	0f d4       	rcall	.+2078   	; 0x1194 <usart_spi_select_device>
     976:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     978:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     97c:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     97e:	f9 e0       	ldi	r31, 0x09	; 9
     980:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     982:	85 ff       	sbrs	r24, 5
     984:	fd cf       	rjmp	.-6      	; 0x980 <st7565r_init+0x1a4>
     986:	8f e2       	ldi	r24, 0x2F	; 47
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     988:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     98c:	e0 ea       	ldi	r30, 0xA0	; 160
     98e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     990:	81 81       	ldd	r24, Z+1	; 0x01
     992:	86 ff       	sbrs	r24, 6
     994:	fd cf       	rjmp	.-6      	; 0x990 <st7565r_init+0x1b4>
     996:	e0 ea       	ldi	r30, 0xA0	; 160
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     998:	f9 e0       	ldi	r31, 0x09	; 9
     99a:	80 e4       	ldi	r24, 0x40	; 64
     99c:	81 83       	std	Z+1, r24	; 0x01
     99e:	80 81       	ld	r24, Z
     9a0:	be 01       	movw	r22, r28
     9a2:	6f 5f       	subi	r22, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9a4:	7f 4f       	sbci	r23, 0xFF	; 255
     9a6:	80 ea       	ldi	r24, 0xA0	; 160
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9a8:	99 e0       	ldi	r25, 0x09	; 9
     9aa:	0a d4       	rcall	.+2068   	; 0x11c0 <usart_spi_deselect_device>
     9ac:	8b e2       	ldi	r24, 0x2B	; 43
     9ae:	89 83       	std	Y+1, r24	; 0x01
     9b0:	be 01       	movw	r22, r28
     9b2:	6f 5f       	subi	r22, 0xFF	; 255
     9b4:	7f 4f       	sbci	r23, 0xFF	; 255
     9b6:	80 ea       	ldi	r24, 0xA0	; 160
     9b8:	99 e0       	ldi	r25, 0x09	; 9
     9ba:	ec d3       	rcall	.+2008   	; 0x1194 <usart_spi_select_device>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     9c2:	e0 ea       	ldi	r30, 0xA0	; 160
     9c4:	f9 e0       	ldi	r31, 0x09	; 9
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     9c6:	81 81       	ldd	r24, Z+1	; 0x01
     9c8:	85 ff       	sbrs	r24, 5
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     9ca:	fd cf       	rjmp	.-6      	; 0x9c6 <st7565r_init+0x1ea>
     9cc:	88 ef       	ldi	r24, 0xF8	; 248
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9ce:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9d2:	e0 ea       	ldi	r30, 0xA0	; 160
     9d4:	f9 e0       	ldi	r31, 0x09	; 9
     9d6:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9d8:	86 ff       	sbrs	r24, 6
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9da:	fd cf       	rjmp	.-6      	; 0x9d6 <st7565r_init+0x1fa>
     9dc:	e0 ea       	ldi	r30, 0xA0	; 160
     9de:	f9 e0       	ldi	r31, 0x09	; 9
     9e0:	80 e4       	ldi	r24, 0x40	; 64
     9e2:	81 83       	std	Z+1, r24	; 0x01
     9e4:	80 81       	ld	r24, Z
     9e6:	be 01       	movw	r22, r28
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9e8:	6f 5f       	subi	r22, 0xFF	; 255
     9ea:	7f 4f       	sbci	r23, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9ec:	80 ea       	ldi	r24, 0xA0	; 160
     9ee:	99 e0       	ldi	r25, 0x09	; 9
     9f0:	e7 d3       	rcall	.+1998   	; 0x11c0 <usart_spi_deselect_device>
     9f2:	8b e2       	ldi	r24, 0x2B	; 43
     9f4:	89 83       	std	Y+1, r24	; 0x01
     9f6:	be 01       	movw	r22, r28
     9f8:	6f 5f       	subi	r22, 0xFF	; 255
     9fa:	7f 4f       	sbci	r23, 0xFF	; 255
     9fc:	80 ea       	ldi	r24, 0xA0	; 160
     9fe:	99 e0       	ldi	r25, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a00:	c9 d3       	rcall	.+1938   	; 0x1194 <usart_spi_select_device>
     a02:	81 e0       	ldi	r24, 0x01	; 1
     a04:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a08:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a0a:	f9 e0       	ldi	r31, 0x09	; 9
     a0c:	81 81       	ldd	r24, Z+1	; 0x01
     a0e:	85 ff       	sbrs	r24, 5
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a10:	fd cf       	rjmp	.-6      	; 0xa0c <st7565r_init+0x230>
     a12:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a16:	e0 ea       	ldi	r30, 0xA0	; 160
     a18:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a1a:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a1c:	86 ff       	sbrs	r24, 6
     a1e:	fd cf       	rjmp	.-6      	; 0xa1a <st7565r_init+0x23e>
     a20:	e0 ea       	ldi	r30, 0xA0	; 160
     a22:	f9 e0       	ldi	r31, 0x09	; 9
     a24:	80 e4       	ldi	r24, 0x40	; 64
     a26:	81 83       	std	Z+1, r24	; 0x01
     a28:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a2a:	be 01       	movw	r22, r28
     a2c:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a2e:	7f 4f       	sbci	r23, 0xFF	; 255
     a30:	80 ea       	ldi	r24, 0xA0	; 160
     a32:	99 e0       	ldi	r25, 0x09	; 9
     a34:	c5 d3       	rcall	.+1930   	; 0x11c0 <usart_spi_deselect_device>
     a36:	8b e2       	ldi	r24, 0x2B	; 43
     a38:	89 83       	std	Y+1, r24	; 0x01
     a3a:	be 01       	movw	r22, r28
     a3c:	6f 5f       	subi	r22, 0xFF	; 255
     a3e:	7f 4f       	sbci	r23, 0xFF	; 255
     a40:	80 ea       	ldi	r24, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a42:	99 e0       	ldi	r25, 0x09	; 9
     a44:	a7 d3       	rcall	.+1870   	; 0x1194 <usart_spi_select_device>
     a46:	81 e0       	ldi	r24, 0x01	; 1
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a48:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a4c:	e0 ea       	ldi	r30, 0xA0	; 160
     a4e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a50:	81 81       	ldd	r24, Z+1	; 0x01
     a52:	85 ff       	sbrs	r24, 5
     a54:	fd cf       	rjmp	.-6      	; 0xa50 <st7565r_init+0x274>
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a56:	81 e2       	ldi	r24, 0x21	; 33
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a58:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     a5c:	e0 ea       	ldi	r30, 0xA0	; 160
     a5e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a60:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a62:	86 ff       	sbrs	r24, 6
     a64:	fd cf       	rjmp	.-6      	; 0xa60 <st7565r_init+0x284>
     a66:	e0 ea       	ldi	r30, 0xA0	; 160
     a68:	f9 e0       	ldi	r31, 0x09	; 9
     a6a:	80 e4       	ldi	r24, 0x40	; 64
     a6c:	81 83       	std	Z+1, r24	; 0x01
     a6e:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     a70:	be 01       	movw	r22, r28
     a72:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     a74:	7f 4f       	sbci	r23, 0xFF	; 255
     a76:	80 ea       	ldi	r24, 0xA0	; 160
     a78:	99 e0       	ldi	r25, 0x09	; 9
     a7a:	a2 d3       	rcall	.+1860   	; 0x11c0 <usart_spi_deselect_device>
     a7c:	8b e2       	ldi	r24, 0x2B	; 43
     a7e:	89 83       	std	Y+1, r24	; 0x01
     a80:	be 01       	movw	r22, r28
     a82:	6f 5f       	subi	r22, 0xFF	; 255
     a84:	7f 4f       	sbci	r23, 0xFF	; 255
     a86:	80 ea       	ldi	r24, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     a88:	99 e0       	ldi	r25, 0x09	; 9
     a8a:	84 d3       	rcall	.+1800   	; 0x1194 <usart_spi_select_device>
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a92:	e0 ea       	ldi	r30, 0xA0	; 160
     a94:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a96:	81 81       	ldd	r24, Z+1	; 0x01
     a98:	85 ff       	sbrs	r24, 5
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a9a:	fd cf       	rjmp	.-6      	; 0xa96 <st7565r_init+0x2ba>
     a9c:	81 e8       	ldi	r24, 0x81	; 129
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a9e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     aa2:	e0 ea       	ldi	r30, 0xA0	; 160
     aa4:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     aa8:	86 ff       	sbrs	r24, 6
     aaa:	fd cf       	rjmp	.-6      	; 0xaa6 <st7565r_init+0x2ca>
     aac:	e0 ea       	ldi	r30, 0xA0	; 160
     aae:	f9 e0       	ldi	r31, 0x09	; 9
     ab0:	80 e4       	ldi	r24, 0x40	; 64
     ab2:	81 83       	std	Z+1, r24	; 0x01
     ab4:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     ab6:	be 01       	movw	r22, r28
     ab8:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     aba:	7f 4f       	sbci	r23, 0xFF	; 255
     abc:	80 ea       	ldi	r24, 0xA0	; 160
     abe:	99 e0       	ldi	r25, 0x09	; 9
     ac0:	7f d3       	rcall	.+1790   	; 0x11c0 <usart_spi_deselect_device>
     ac2:	8b e2       	ldi	r24, 0x2B	; 43
     ac4:	89 83       	std	Y+1, r24	; 0x01
     ac6:	be 01       	movw	r22, r28
     ac8:	6f 5f       	subi	r22, 0xFF	; 255
     aca:	7f 4f       	sbci	r23, 0xFF	; 255
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     acc:	80 ea       	ldi	r24, 0xA0	; 160
     ace:	99 e0       	ldi	r25, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     ad0:	61 d3       	rcall	.+1730   	; 0x1194 <usart_spi_select_device>
     ad2:	81 e0       	ldi	r24, 0x01	; 1
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     ad4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     ad8:	e0 ea       	ldi	r30, 0xA0	; 160
     ada:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     adc:	81 81       	ldd	r24, Z+1	; 0x01
     ade:	85 ff       	sbrs	r24, 5
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     ae0:	fd cf       	rjmp	.-6      	; 0xadc <st7565r_init+0x300>
     ae2:	89 e3       	ldi	r24, 0x39	; 57
     ae4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     ae8:	e0 ea       	ldi	r30, 0xA0	; 160
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     aea:	f9 e0       	ldi	r31, 0x09	; 9
     aec:	81 81       	ldd	r24, Z+1	; 0x01
     aee:	86 ff       	sbrs	r24, 6
     af0:	fd cf       	rjmp	.-6      	; 0xaec <st7565r_init+0x310>
     af2:	e0 ea       	ldi	r30, 0xA0	; 160
     af4:	f9 e0       	ldi	r31, 0x09	; 9
     af6:	80 e4       	ldi	r24, 0x40	; 64
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     af8:	81 83       	std	Z+1, r24	; 0x01
     afa:	80 81       	ld	r24, Z
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     afc:	be 01       	movw	r22, r28
     afe:	6f 5f       	subi	r22, 0xFF	; 255
     b00:	7f 4f       	sbci	r23, 0xFF	; 255
     b02:	80 ea       	ldi	r24, 0xA0	; 160
     b04:	99 e0       	ldi	r25, 0x09	; 9
     b06:	5c d3       	rcall	.+1720   	; 0x11c0 <usart_spi_deselect_device>
     b08:	8b e2       	ldi	r24, 0x2B	; 43
     b0a:	89 83       	std	Y+1, r24	; 0x01
     b0c:	be 01       	movw	r22, r28
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     b0e:	6f 5f       	subi	r22, 0xFF	; 255
     b10:	7f 4f       	sbci	r23, 0xFF	; 255
     b12:	80 ea       	ldi	r24, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     b14:	99 e0       	ldi	r25, 0x09	; 9
     b16:	3e d3       	rcall	.+1660   	; 0x1194 <usart_spi_select_device>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     b1e:	e0 ea       	ldi	r30, 0xA0	; 160
     b20:	f9 e0       	ldi	r31, 0x09	; 9
     b22:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     b24:	85 ff       	sbrs	r24, 5
     b26:	fd cf       	rjmp	.-6      	; 0xb22 <st7565r_init+0x346>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     b28:	8f ea       	ldi	r24, 0xAF	; 175
     b2a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     b2e:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     b30:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     b32:	81 81       	ldd	r24, Z+1	; 0x01
     b34:	86 ff       	sbrs	r24, 6
     b36:	fd cf       	rjmp	.-6      	; 0xb32 <st7565r_init+0x356>
     b38:	e0 ea       	ldi	r30, 0xA0	; 160
     b3a:	f9 e0       	ldi	r31, 0x09	; 9
     b3c:	80 e4       	ldi	r24, 0x40	; 64
     b3e:	81 83       	std	Z+1, r24	; 0x01
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     b40:	80 81       	ld	r24, Z
     b42:	be 01       	movw	r22, r28
     b44:	6f 5f       	subi	r22, 0xFF	; 255
     b46:	7f 4f       	sbci	r23, 0xFF	; 255
     b48:	80 ea       	ldi	r24, 0xA0	; 160
     b4a:	99 e0       	ldi	r25, 0x09	; 9
     b4c:	39 d3       	rcall	.+1650   	; 0x11c0 <usart_spi_deselect_device>
     b4e:	0f 90       	pop	r0
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	1f 91       	pop	r17
     b56:	0f 91       	pop	r16
     b58:	ff 90       	pop	r15
     b5a:	ef 90       	pop	r14
     b5c:	df 90       	pop	r13
     b5e:	cf 90       	pop	r12
     b60:	bf 90       	pop	r11
     b62:	08 95       	ret

00000b64 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     b64:	cf 93       	push	r28
     b66:	df 93       	push	r29
     b68:	1f 92       	push	r1
     b6a:	1f 92       	push	r1
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     b70:	8f ef       	ldi	r24, 0xFF	; 255
     b72:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     b76:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     b7a:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     b7e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     b82:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     b86:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     b8a:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
     b8e:	6c e0       	ldi	r22, 0x0C	; 12
     b90:	81 e4       	ldi	r24, 0x41	; 65
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	c7 d6       	rcall	.+3470   	; 0x1924 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b96:	8f b7       	in	r24, 0x3f	; 63
     b98:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     b9a:	f8 94       	cli
	return flags;
     b9c:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     b9e:	e0 e5       	ldi	r30, 0x50	; 80
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	82 60       	ori	r24, 0x02	; 2
     ba6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ba8:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     baa:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     bac:	81 ff       	sbrs	r24, 1
     bae:	fd cf       	rjmp	.-6      	; 0xbaa <sysclk_init+0x46>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     bb0:	61 e0       	ldi	r22, 0x01	; 1
     bb2:	80 e4       	ldi	r24, 0x40	; 64
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	b6 d6       	rcall	.+3436   	; 0x1924 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     bb8:	8f b7       	in	r24, 0x3f	; 63
     bba:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     bbc:	f8 94       	cli
	return flags;
     bbe:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     bc0:	e0 e5       	ldi	r30, 0x50	; 80
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	8e 7f       	andi	r24, 0xFE	; 254
     bc8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     bca:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     bcc:	0f 90       	pop	r0
     bce:	0f 90       	pop	r0
     bd0:	df 91       	pop	r29
     bd2:	cf 91       	pop	r28
     bd4:	08 95       	ret

00000bd6 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     bd6:	cf 93       	push	r28
     bd8:	df 93       	push	r29
     bda:	1f 92       	push	r1
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     be0:	9f b7       	in	r25, 0x3f	; 63
     be2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     be4:	f8 94       	cli
	return flags;
     be6:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     be8:	e8 2f       	mov	r30, r24
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	e0 59       	subi	r30, 0x90	; 144
     bee:	ff 4f       	sbci	r31, 0xFF	; 255
     bf0:	60 95       	com	r22
     bf2:	80 81       	ld	r24, Z
     bf4:	68 23       	and	r22, r24
     bf6:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     bf8:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     bfa:	0f 90       	pop	r0
     bfc:	df 91       	pop	r29
     bfe:	cf 91       	pop	r28
     c00:	08 95       	ret

00000c02 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
     c02:	cf 93       	push	r28
     c04:	df 93       	push	r29
     c06:	1f 92       	push	r1
     c08:	cd b7       	in	r28, 0x3d	; 61
     c0a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c0c:	9f b7       	in	r25, 0x3f	; 63
     c0e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     c10:	f8 94       	cli
	return flags;
     c12:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
     c14:	e8 2f       	mov	r30, r24
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	e0 59       	subi	r30, 0x90	; 144
     c1a:	ff 4f       	sbci	r31, 0xFF	; 255
     c1c:	80 81       	ld	r24, Z
     c1e:	68 2b       	or	r22, r24
     c20:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c22:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     c24:	0f 90       	pop	r0
     c26:	df 91       	pop	r29
     c28:	cf 91       	pop	r28
     c2a:	08 95       	ret

00000c2c <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     c2c:	ff 92       	push	r15
     c2e:	0f 93       	push	r16
     c30:	1f 93       	push	r17
     c32:	cf 93       	push	r28
     c34:	df 93       	push	r29
     c36:	1f 92       	push	r1
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
     c3c:	08 2f       	mov	r16, r24
     c3e:	f6 2e       	mov	r15, r22
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     c40:	14 2f       	mov	r17, r20
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     c42:	1a d1       	rcall	.+564    	; 0xe78 <gfx_mono_framebuffer_put_byte>
     c44:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     c46:	00 6b       	ori	r16, 0xB0	; 176
     c48:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     c4a:	89 83       	std	Y+1, r24	; 0x01
     c4c:	be 01       	movw	r22, r28
     c4e:	6f 5f       	subi	r22, 0xFF	; 255
     c50:	7f 4f       	sbci	r23, 0xFF	; 255
     c52:	80 ea       	ldi	r24, 0xA0	; 160
     c54:	99 e0       	ldi	r25, 0x09	; 9
     c56:	9e d2       	rcall	.+1340   	; 0x1194 <usart_spi_select_device>
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     c5e:	e0 ea       	ldi	r30, 0xA0	; 160
     c60:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     c62:	91 81       	ldd	r25, Z+1	; 0x01
     c64:	95 ff       	sbrs	r25, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     c66:	fd cf       	rjmp	.-6      	; 0xc62 <gfx_mono_st7565r_put_byte+0x36>
     c68:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     c6c:	e0 ea       	ldi	r30, 0xA0	; 160
     c6e:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     c74:	fd cf       	rjmp	.-6      	; 0xc70 <gfx_mono_st7565r_put_byte+0x44>
     c76:	e0 ea       	ldi	r30, 0xA0	; 160
     c78:	f9 e0       	ldi	r31, 0x09	; 9
     c7a:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     c7c:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     c7e:	80 81       	ld	r24, Z
     c80:	be 01       	movw	r22, r28
     c82:	6f 5f       	subi	r22, 0xFF	; 255
     c84:	7f 4f       	sbci	r23, 0xFF	; 255
     c86:	80 ea       	ldi	r24, 0xA0	; 160
     c88:	99 e0       	ldi	r25, 0x09	; 9
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     c8a:	9a d2       	rcall	.+1332   	; 0x11c0 <usart_spi_deselect_device>
     c8c:	0f 2d       	mov	r16, r15
     c8e:	0f 77       	andi	r16, 0x7F	; 127
     c90:	02 95       	swap	r16
     c92:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     c94:	00 61       	ori	r16, 0x10	; 16
     c96:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     c98:	89 83       	std	Y+1, r24	; 0x01
     c9a:	be 01       	movw	r22, r28
     c9c:	6f 5f       	subi	r22, 0xFF	; 255
     c9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ca0:	80 ea       	ldi	r24, 0xA0	; 160
     ca2:	99 e0       	ldi	r25, 0x09	; 9
     ca4:	77 d2       	rcall	.+1262   	; 0x1194 <usart_spi_select_device>
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     cac:	e0 ea       	ldi	r30, 0xA0	; 160
     cae:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     cb0:	81 81       	ldd	r24, Z+1	; 0x01
     cb2:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     cb4:	fd cf       	rjmp	.-6      	; 0xcb0 <gfx_mono_st7565r_put_byte+0x84>
     cb6:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     cba:	e0 ea       	ldi	r30, 0xA0	; 160
     cbc:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     cbe:	81 81       	ldd	r24, Z+1	; 0x01
     cc0:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     cc2:	fd cf       	rjmp	.-6      	; 0xcbe <gfx_mono_st7565r_put_byte+0x92>
     cc4:	e0 ea       	ldi	r30, 0xA0	; 160
     cc6:	f9 e0       	ldi	r31, 0x09	; 9
     cc8:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     cca:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     ccc:	80 81       	ld	r24, Z
     cce:	be 01       	movw	r22, r28
     cd0:	6f 5f       	subi	r22, 0xFF	; 255
     cd2:	7f 4f       	sbci	r23, 0xFF	; 255
     cd4:	80 ea       	ldi	r24, 0xA0	; 160
     cd6:	99 e0       	ldi	r25, 0x09	; 9
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     cd8:	73 d2       	rcall	.+1254   	; 0x11c0 <usart_spi_deselect_device>
     cda:	0f 2d       	mov	r16, r15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     cdc:	0f 70       	andi	r16, 0x0F	; 15
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     cde:	8b e2       	ldi	r24, 0x2B	; 43
     ce0:	89 83       	std	Y+1, r24	; 0x01
     ce2:	be 01       	movw	r22, r28
     ce4:	6f 5f       	subi	r22, 0xFF	; 255
     ce6:	7f 4f       	sbci	r23, 0xFF	; 255
     ce8:	80 ea       	ldi	r24, 0xA0	; 160
     cea:	99 e0       	ldi	r25, 0x09	; 9
     cec:	53 d2       	rcall	.+1190   	; 0x1194 <usart_spi_select_device>
     cee:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     cf0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     cf4:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     cf6:	f9 e0       	ldi	r31, 0x09	; 9
     cf8:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     cfa:	85 ff       	sbrs	r24, 5
     cfc:	fd cf       	rjmp	.-6      	; 0xcf8 <gfx_mono_st7565r_put_byte+0xcc>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     cfe:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     d02:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     d04:	f9 e0       	ldi	r31, 0x09	; 9
     d06:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     d08:	86 ff       	sbrs	r24, 6
     d0a:	fd cf       	rjmp	.-6      	; 0xd06 <gfx_mono_st7565r_put_byte+0xda>
     d0c:	e0 ea       	ldi	r30, 0xA0	; 160
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     d0e:	f9 e0       	ldi	r31, 0x09	; 9
     d10:	80 e4       	ldi	r24, 0x40	; 64
     d12:	81 83       	std	Z+1, r24	; 0x01
     d14:	80 81       	ld	r24, Z
     d16:	be 01       	movw	r22, r28
     d18:	6f 5f       	subi	r22, 0xFF	; 255
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     d1a:	7f 4f       	sbci	r23, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     d1c:	80 ea       	ldi	r24, 0xA0	; 160
     d1e:	99 e0       	ldi	r25, 0x09	; 9
     d20:	4f d2       	rcall	.+1182   	; 0x11c0 <usart_spi_deselect_device>
     d22:	8b e2       	ldi	r24, 0x2B	; 43
     d24:	89 83       	std	Y+1, r24	; 0x01
     d26:	be 01       	movw	r22, r28
     d28:	6f 5f       	subi	r22, 0xFF	; 255
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     d2a:	7f 4f       	sbci	r23, 0xFF	; 255
     d2c:	80 ea       	ldi	r24, 0xA0	; 160
     d2e:	99 e0       	ldi	r25, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     d30:	31 d2       	rcall	.+1122   	; 0x1194 <usart_spi_select_device>
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     d38:	e0 ea       	ldi	r30, 0xA0	; 160
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     d3a:	f9 e0       	ldi	r31, 0x09	; 9
     d3c:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     d3e:	85 ff       	sbrs	r24, 5
     d40:	fd cf       	rjmp	.-6      	; 0xd3c <gfx_mono_st7565r_put_byte+0x110>
     d42:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     d46:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     d48:	f9 e0       	ldi	r31, 0x09	; 9
     d4a:	81 81       	ldd	r24, Z+1	; 0x01
     d4c:	86 ff       	sbrs	r24, 6
     d4e:	fd cf       	rjmp	.-6      	; 0xd4a <gfx_mono_st7565r_put_byte+0x11e>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     d50:	e0 ea       	ldi	r30, 0xA0	; 160
     d52:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     d54:	80 e4       	ldi	r24, 0x40	; 64
     d56:	81 83       	std	Z+1, r24	; 0x01
     d58:	80 81       	ld	r24, Z
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     d60:	be 01       	movw	r22, r28

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     d62:	6f 5f       	subi	r22, 0xFF	; 255
     d64:	7f 4f       	sbci	r23, 0xFF	; 255
     d66:	80 ea       	ldi	r24, 0xA0	; 160
     d68:	99 e0       	ldi	r25, 0x09	; 9
     d6a:	2a d2       	rcall	.+1108   	; 0x11c0 <usart_spi_deselect_device>
     d6c:	0f 90       	pop	r0
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	ff 90       	pop	r15
     d78:	08 95       	ret

00000d7a <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     d7a:	0f 93       	push	r16
     d7c:	1f 93       	push	r17
     d7e:	cf 93       	push	r28
     d80:	df 93       	push	r29
     d82:	1f 92       	push	r1
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     d88:	88 e3       	ldi	r24, 0x38	; 56
     d8a:	90 e2       	ldi	r25, 0x20	; 32
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     d8c:	70 d0       	rcall	.+224    	; 0xe6e <gfx_mono_set_framebuffer>
     d8e:	26 dd       	rcall	.-1460   	; 0x7dc <st7565r_init>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     d90:	8b e2       	ldi	r24, 0x2B	; 43
     d92:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     d94:	be 01       	movw	r22, r28
     d96:	6f 5f       	subi	r22, 0xFF	; 255
     d98:	7f 4f       	sbci	r23, 0xFF	; 255
     d9a:	80 ea       	ldi	r24, 0xA0	; 160
     d9c:	99 e0       	ldi	r25, 0x09	; 9
     d9e:	fa d1       	rcall	.+1012   	; 0x1194 <usart_spi_select_device>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     da6:	e0 ea       	ldi	r30, 0xA0	; 160
     da8:	f9 e0       	ldi	r31, 0x09	; 9
     daa:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     dac:	85 ff       	sbrs	r24, 5
     dae:	fd cf       	rjmp	.-6      	; 0xdaa <gfx_mono_st7565r_init+0x30>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     db0:	80 e4       	ldi	r24, 0x40	; 64
     db2:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     db6:	e0 ea       	ldi	r30, 0xA0	; 160
     db8:	f9 e0       	ldi	r31, 0x09	; 9
     dba:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     dbc:	86 ff       	sbrs	r24, 6
     dbe:	fd cf       	rjmp	.-6      	; 0xdba <gfx_mono_st7565r_init+0x40>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     dc0:	e0 ea       	ldi	r30, 0xA0	; 160
     dc2:	f9 e0       	ldi	r31, 0x09	; 9
     dc4:	80 e4       	ldi	r24, 0x40	; 64
     dc6:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     dc8:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     dca:	be 01       	movw	r22, r28
     dcc:	6f 5f       	subi	r22, 0xFF	; 255
     dce:	7f 4f       	sbci	r23, 0xFF	; 255
     dd0:	80 ea       	ldi	r24, 0xA0	; 160
     dd2:	99 e0       	ldi	r25, 0x09	; 9
     dd4:	f5 d1       	rcall	.+1002   	; 0x11c0 <usart_spi_deselect_device>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     dd6:	00 e0       	ldi	r16, 0x00	; 0
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     dd8:	0a c0       	rjmp	.+20     	; 0xdee <gfx_mono_st7565r_init+0x74>
     dda:	40 e0       	ldi	r20, 0x00	; 0
     ddc:	61 2f       	mov	r22, r17
     dde:	80 2f       	mov	r24, r16
     de0:	25 df       	rcall	.-438    	; 0xc2c <gfx_mono_st7565r_put_byte>
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     de2:	1f 5f       	subi	r17, 0xFF	; 255
     de4:	10 38       	cpi	r17, 0x80	; 128
     de6:	c9 f7       	brne	.-14     	; 0xdda <gfx_mono_st7565r_init+0x60>

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     de8:	0f 5f       	subi	r16, 0xFF	; 255
     dea:	04 30       	cpi	r16, 0x04	; 4
     dec:	11 f0       	breq	.+4      	; 0xdf2 <gfx_mono_st7565r_init+0x78>
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     dee:	10 e0       	ldi	r17, 0x00	; 0
     df0:	f4 cf       	rjmp	.-24     	; 0xdda <gfx_mono_st7565r_init+0x60>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     df2:	0f 90       	pop	r0
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	1f 91       	pop	r17
     dfa:	0f 91       	pop	r16
     dfc:	08 95       	ret

00000dfe <gfx_mono_st7565r_draw_pixel>:
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     dfe:	ff 92       	push	r15
     e00:	0f 93       	push	r16
     e02:	1f 93       	push	r17
     e04:	cf 93       	push	r28
     e06:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     e08:	88 23       	and	r24, r24
     e0a:	4c f1       	brlt	.+82     	; 0xe5e <gfx_mono_st7565r_draw_pixel+0x60>
     e0c:	60 32       	cpi	r22, 0x20	; 32
     e0e:	38 f5       	brcc	.+78     	; 0xe5e <gfx_mono_st7565r_draw_pixel+0x60>
     e10:	d4 2f       	mov	r29, r20
     e12:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     e14:	f6 2e       	mov	r15, r22
     e16:	f6 94       	lsr	r15
     e18:	f6 94       	lsr	r15
     e1a:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     e1c:	70 e0       	ldi	r23, 0x00	; 0
     e1e:	88 e0       	ldi	r24, 0x08	; 8
     e20:	f8 9e       	mul	r15, r24
     e22:	60 19       	sub	r22, r0
     e24:	71 09       	sbc	r23, r1
     e26:	11 24       	eor	r1, r1
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	90 e0       	ldi	r25, 0x00	; 0
     e2c:	8c 01       	movw	r16, r24
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <gfx_mono_st7565r_draw_pixel+0x36>
     e30:	00 0f       	add	r16, r16
     e32:	11 1f       	adc	r17, r17
     e34:	6a 95       	dec	r22
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     e38:	6c 2f       	mov	r22, r28
     e3a:	8f 2d       	mov	r24, r15
     e3c:	2b d0       	rcall	.+86     	; 0xe94 <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     e3e:	d1 30       	cpi	r29, 0x01	; 1
     e40:	21 f0       	breq	.+8      	; 0xe4a <gfx_mono_st7565r_draw_pixel+0x4c>
     e42:	28 f0       	brcs	.+10     	; 0xe4e <gfx_mono_st7565r_draw_pixel+0x50>
     e44:	d2 30       	cpi	r29, 0x02	; 2
     e46:	31 f0       	breq	.+12     	; 0xe54 <gfx_mono_st7565r_draw_pixel+0x56>
     e48:	06 c0       	rjmp	.+12     	; 0xe56 <gfx_mono_st7565r_draw_pixel+0x58>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     e4a:	80 2b       	or	r24, r16
		break;
     e4c:	04 c0       	rjmp	.+8      	; 0xe56 <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     e4e:	00 95       	com	r16
     e50:	80 23       	and	r24, r16
		break;
     e52:	01 c0       	rjmp	.+2      	; 0xe56 <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     e54:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     e56:	48 2f       	mov	r20, r24
     e58:	6c 2f       	mov	r22, r28
     e5a:	8f 2d       	mov	r24, r15
     e5c:	e7 de       	rcall	.-562    	; 0xc2c <gfx_mono_st7565r_put_byte>
}
     e5e:	df 91       	pop	r29
     e60:	cf 91       	pop	r28
     e62:	1f 91       	pop	r17
     e64:	0f 91       	pop	r16
     e66:	ff 90       	pop	r15
     e68:	08 95       	ret

00000e6a <gfx_mono_st7565r_get_byte>:
 * \code
	data = gfx_mono_st7565r_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
     e6a:	14 c0       	rjmp	.+40     	; 0xe94 <gfx_mono_framebuffer_get_byte>
     e6c:	08 95       	ret

00000e6e <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
     e6e:	80 93 38 22 	sts	0x2238, r24	; 0x802238 <fbpointer>
     e72:	90 93 39 22 	sts	0x2239, r25	; 0x802239 <fbpointer+0x1>
     e76:	08 95       	ret

00000e78 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     e78:	20 91 38 22 	lds	r18, 0x2238	; 0x802238 <fbpointer>
     e7c:	30 91 39 22 	lds	r19, 0x2239	; 0x802239 <fbpointer+0x1>
     e80:	90 e8       	ldi	r25, 0x80	; 128
     e82:	89 9f       	mul	r24, r25
     e84:	20 0d       	add	r18, r0
     e86:	31 1d       	adc	r19, r1
     e88:	11 24       	eor	r1, r1
     e8a:	f9 01       	movw	r30, r18
     e8c:	e6 0f       	add	r30, r22
     e8e:	f1 1d       	adc	r31, r1
     e90:	40 83       	st	Z, r20
     e92:	08 95       	ret

00000e94 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     e94:	20 91 38 22 	lds	r18, 0x2238	; 0x802238 <fbpointer>
     e98:	30 91 39 22 	lds	r19, 0x2239	; 0x802239 <fbpointer+0x1>
     e9c:	90 e8       	ldi	r25, 0x80	; 128
     e9e:	89 9f       	mul	r24, r25
     ea0:	20 0d       	add	r18, r0
     ea2:	31 1d       	adc	r19, r1
     ea4:	11 24       	eor	r1, r1
     ea6:	f9 01       	movw	r30, r18
     ea8:	e6 0f       	add	r30, r22
     eaa:	f1 1d       	adc	r31, r1
}
     eac:	80 81       	ld	r24, Z
     eae:	08 95       	ret

00000eb0 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
     eb0:	ff 92       	push	r15
     eb2:	0f 93       	push	r16
     eb4:	1f 93       	push	r17
     eb6:	cf 93       	push	r28
     eb8:	df 93       	push	r29
     eba:	e4 2f       	mov	r30, r20
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	e8 0f       	add	r30, r24
     ec0:	f1 1d       	adc	r31, r1
     ec2:	e1 38       	cpi	r30, 0x81	; 129
     ec4:	f1 05       	cpc	r31, r1
     ec6:	1c f0       	brlt	.+6      	; 0xece <gfx_mono_generic_draw_horizontal_line+0x1e>
     ec8:	c0 e8       	ldi	r28, 0x80	; 128
     eca:	4c 2f       	mov	r20, r28
     ecc:	48 1b       	sub	r20, r24
     ece:	44 23       	and	r20, r20
     ed0:	09 f4       	brne	.+2      	; 0xed4 <gfx_mono_generic_draw_horizontal_line+0x24>
     ed2:	4a c0       	rjmp	.+148    	; 0xf68 <gfx_mono_generic_draw_horizontal_line+0xb8>
     ed4:	d6 2f       	mov	r29, r22
     ed6:	d6 95       	lsr	r29
     ed8:	d6 95       	lsr	r29
     eda:	d6 95       	lsr	r29
     edc:	70 e0       	ldi	r23, 0x00	; 0
     ede:	98 e0       	ldi	r25, 0x08	; 8
     ee0:	d9 9f       	mul	r29, r25
     ee2:	60 19       	sub	r22, r0
     ee4:	71 09       	sbc	r23, r1
     ee6:	11 24       	eor	r1, r1
     ee8:	e1 e0       	ldi	r30, 0x01	; 1
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	df 01       	movw	r26, r30
     eee:	02 c0       	rjmp	.+4      	; 0xef4 <gfx_mono_generic_draw_horizontal_line+0x44>
     ef0:	aa 0f       	add	r26, r26
     ef2:	bb 1f       	adc	r27, r27
     ef4:	6a 95       	dec	r22
     ef6:	e2 f7       	brpl	.-8      	; 0xef0 <gfx_mono_generic_draw_horizontal_line+0x40>
     ef8:	fa 2e       	mov	r15, r26
     efa:	21 30       	cpi	r18, 0x01	; 1
     efc:	21 f0       	breq	.+8      	; 0xf06 <gfx_mono_generic_draw_horizontal_line+0x56>
     efe:	98 f0       	brcs	.+38     	; 0xf26 <gfx_mono_generic_draw_horizontal_line+0x76>
     f00:	22 30       	cpi	r18, 0x02	; 2
     f02:	19 f1       	breq	.+70     	; 0xf4a <gfx_mono_generic_draw_horizontal_line+0x9a>
     f04:	31 c0       	rjmp	.+98     	; 0xf68 <gfx_mono_generic_draw_horizontal_line+0xb8>
     f06:	c4 2f       	mov	r28, r20
     f08:	1f ef       	ldi	r17, 0xFF	; 255
     f0a:	18 0f       	add	r17, r24
     f0c:	01 2f       	mov	r16, r17
     f0e:	0c 0f       	add	r16, r28
     f10:	60 2f       	mov	r22, r16
     f12:	8d 2f       	mov	r24, r29
     f14:	aa df       	rcall	.-172    	; 0xe6a <gfx_mono_st7565r_get_byte>
     f16:	4f 2d       	mov	r20, r15
     f18:	48 2b       	or	r20, r24
     f1a:	60 2f       	mov	r22, r16
     f1c:	8d 2f       	mov	r24, r29
     f1e:	86 de       	rcall	.-756    	; 0xc2c <gfx_mono_st7565r_put_byte>
     f20:	c1 50       	subi	r28, 0x01	; 1
     f22:	a1 f7       	brne	.-24     	; 0xf0c <gfx_mono_generic_draw_horizontal_line+0x5c>
     f24:	21 c0       	rjmp	.+66     	; 0xf68 <gfx_mono_generic_draw_horizontal_line+0xb8>
     f26:	c4 2f       	mov	r28, r20
     f28:	1f ef       	ldi	r17, 0xFF	; 255
     f2a:	18 0f       	add	r17, r24
     f2c:	fa 2e       	mov	r15, r26
     f2e:	f0 94       	com	r15
     f30:	01 2f       	mov	r16, r17
     f32:	0c 0f       	add	r16, r28
     f34:	60 2f       	mov	r22, r16
     f36:	8d 2f       	mov	r24, r29
     f38:	98 df       	rcall	.-208    	; 0xe6a <gfx_mono_st7565r_get_byte>
     f3a:	4f 2d       	mov	r20, r15
     f3c:	48 23       	and	r20, r24
     f3e:	60 2f       	mov	r22, r16
     f40:	8d 2f       	mov	r24, r29
     f42:	74 de       	rcall	.-792    	; 0xc2c <gfx_mono_st7565r_put_byte>
     f44:	c1 50       	subi	r28, 0x01	; 1
     f46:	a1 f7       	brne	.-24     	; 0xf30 <gfx_mono_generic_draw_horizontal_line+0x80>
     f48:	0f c0       	rjmp	.+30     	; 0xf68 <gfx_mono_generic_draw_horizontal_line+0xb8>
     f4a:	c4 2f       	mov	r28, r20
     f4c:	1f ef       	ldi	r17, 0xFF	; 255
     f4e:	18 0f       	add	r17, r24
     f50:	01 2f       	mov	r16, r17
     f52:	0c 0f       	add	r16, r28
     f54:	60 2f       	mov	r22, r16
     f56:	8d 2f       	mov	r24, r29
     f58:	88 df       	rcall	.-240    	; 0xe6a <gfx_mono_st7565r_get_byte>
     f5a:	4f 2d       	mov	r20, r15
     f5c:	48 27       	eor	r20, r24
     f5e:	60 2f       	mov	r22, r16
     f60:	8d 2f       	mov	r24, r29
     f62:	64 de       	rcall	.-824    	; 0xc2c <gfx_mono_st7565r_put_byte>
     f64:	c1 50       	subi	r28, 0x01	; 1
     f66:	a1 f7       	brne	.-24     	; 0xf50 <gfx_mono_generic_draw_horizontal_line+0xa0>
     f68:	df 91       	pop	r29
     f6a:	cf 91       	pop	r28
     f6c:	1f 91       	pop	r17
     f6e:	0f 91       	pop	r16
     f70:	ff 90       	pop	r15
     f72:	08 95       	ret

00000f74 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     f74:	ff 92       	push	r15
     f76:	0f 93       	push	r16
     f78:	1f 93       	push	r17
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
	if (height == 0) {
     f7e:	22 23       	and	r18, r18
     f80:	69 f0       	breq	.+26     	; 0xf9c <gfx_mono_generic_draw_filled_rect+0x28>
     f82:	f4 2e       	mov	r15, r20
     f84:	18 2f       	mov	r17, r24
     f86:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     f88:	df ef       	ldi	r29, 0xFF	; 255
     f8a:	d6 0f       	add	r29, r22
     f8c:	6d 2f       	mov	r22, r29
     f8e:	6c 0f       	add	r22, r28
     f90:	20 2f       	mov	r18, r16
     f92:	4f 2d       	mov	r20, r15
     f94:	81 2f       	mov	r24, r17
     f96:	8c df       	rcall	.-232    	; 0xeb0 <gfx_mono_generic_draw_horizontal_line>
     f98:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     f9a:	c1 f7       	brne	.-16     	; 0xf8c <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     f9c:	df 91       	pop	r29
     f9e:	cf 91       	pop	r28
     fa0:	1f 91       	pop	r17
     fa2:	0f 91       	pop	r16
     fa4:	ff 90       	pop	r15
     fa6:	08 95       	ret

00000fa8 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     fa8:	af 92       	push	r10
     faa:	bf 92       	push	r11
     fac:	cf 92       	push	r12
     fae:	df 92       	push	r13
     fb0:	ef 92       	push	r14
     fb2:	ff 92       	push	r15
     fb4:	0f 93       	push	r16
     fb6:	1f 93       	push	r17
     fb8:	cf 93       	push	r28
     fba:	df 93       	push	r29
     fbc:	c8 2f       	mov	r28, r24
     fbe:	e6 2e       	mov	r14, r22
     fc0:	b4 2e       	mov	r11, r20
     fc2:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     fc4:	00 e0       	ldi	r16, 0x00	; 0
     fc6:	f9 01       	movw	r30, r18
     fc8:	24 81       	ldd	r18, Z+4	; 0x04
     fca:	43 81       	ldd	r20, Z+3	; 0x03
     fcc:	6b 2d       	mov	r22, r11
     fce:	8e 2d       	mov	r24, r14
     fd0:	d1 df       	rcall	.-94     	; 0xf74 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     fd2:	f6 01       	movw	r30, r12
     fd4:	80 81       	ld	r24, Z
     fd6:	81 11       	cpse	r24, r1
     fd8:	39 c0       	rjmp	.+114    	; 0x104c <gfx_mono_draw_char+0xa4>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     fda:	83 81       	ldd	r24, Z+3	; 0x03
     fdc:	28 2f       	mov	r18, r24
     fde:	26 95       	lsr	r18
     fe0:	26 95       	lsr	r18
     fe2:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     fe4:	87 70       	andi	r24, 0x07	; 7
     fe6:	09 f0       	breq	.+2      	; 0xfea <gfx_mono_draw_char+0x42>
		char_row_size++;
     fe8:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     fea:	f6 01       	movw	r30, r12
     fec:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     fee:	8c 2f       	mov	r24, r28
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	35 81       	ldd	r19, Z+5	; 0x05
     ff4:	83 1b       	sub	r24, r19
     ff6:	91 09       	sbc	r25, r1
     ff8:	2a 9d       	mul	r18, r10
     ffa:	90 01       	movw	r18, r0
     ffc:	11 24       	eor	r1, r1
     ffe:	82 9f       	mul	r24, r18
    1000:	a0 01       	movw	r20, r0
    1002:	83 9f       	mul	r24, r19
    1004:	50 0d       	add	r21, r0
    1006:	92 9f       	mul	r25, r18
    1008:	50 0d       	add	r21, r0
    100a:	11 24       	eor	r1, r1
    100c:	01 81       	ldd	r16, Z+1	; 0x01
    100e:	12 81       	ldd	r17, Z+2	; 0x02
    1010:	04 0f       	add	r16, r20
    1012:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1014:	f6 01       	movw	r30, r12
    1016:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    1018:	ff 20       	and	r15, r15
    101a:	a1 f0       	breq	.+40     	; 0x1044 <gfx_mono_draw_char+0x9c>
    101c:	d0 e0       	ldi	r29, 0x00	; 0
    101e:	c0 e0       	ldi	r28, 0x00	; 0
    1020:	8e 2d       	mov	r24, r14
    1022:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1024:	9c 2f       	mov	r25, r28
    1026:	97 70       	andi	r25, 0x07	; 7
    1028:	21 f4       	brne	.+8      	; 0x1032 <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    102a:	f8 01       	movw	r30, r16
    102c:	d4 91       	lpm	r29, Z
				glyph_data++;
    102e:	0f 5f       	subi	r16, 0xFF	; 255
    1030:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    1032:	dd 23       	and	r29, r29
    1034:	1c f4       	brge	.+6      	; 0x103c <gfx_mono_draw_char+0x94>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1036:	41 e0       	ldi	r20, 0x01	; 1
    1038:	6b 2d       	mov	r22, r11
    103a:	e1 de       	rcall	.-574    	; 0xdfe <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    103c:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    103e:	cf 5f       	subi	r28, 0xFF	; 255
    1040:	fc 12       	cpse	r15, r28
    1042:	ee cf       	rjmp	.-36     	; 0x1020 <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1044:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    1046:	aa 94       	dec	r10
	} while (rows_left > 0);
    1048:	a1 10       	cpse	r10, r1
    104a:	e4 cf       	rjmp	.-56     	; 0x1014 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    104c:	df 91       	pop	r29
    104e:	cf 91       	pop	r28
    1050:	1f 91       	pop	r17
    1052:	0f 91       	pop	r16
    1054:	ff 90       	pop	r15
    1056:	ef 90       	pop	r14
    1058:	df 90       	pop	r13
    105a:	cf 90       	pop	r12
    105c:	bf 90       	pop	r11
    105e:	af 90       	pop	r10
    1060:	08 95       	ret

00001062 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1062:	df 92       	push	r13
    1064:	ef 92       	push	r14
    1066:	ff 92       	push	r15
    1068:	0f 93       	push	r16
    106a:	1f 93       	push	r17
    106c:	cf 93       	push	r28
    106e:	df 93       	push	r29
    1070:	d6 2e       	mov	r13, r22
    1072:	04 2f       	mov	r16, r20
    1074:	79 01       	movw	r14, r18
    1076:	ec 01       	movw	r28, r24
    1078:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    107a:	89 91       	ld	r24, Y+
    107c:	8a 30       	cpi	r24, 0x0A	; 10
    107e:	31 f4       	brne	.+12     	; 0x108c <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1080:	f7 01       	movw	r30, r14
    1082:	84 81       	ldd	r24, Z+4	; 0x04
    1084:	8f 5f       	subi	r24, 0xFF	; 255
    1086:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1088:	1d 2d       	mov	r17, r13
    108a:	09 c0       	rjmp	.+18     	; 0x109e <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    108c:	8d 30       	cpi	r24, 0x0D	; 13
    108e:	39 f0       	breq	.+14     	; 0x109e <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1090:	97 01       	movw	r18, r14
    1092:	40 2f       	mov	r20, r16
    1094:	61 2f       	mov	r22, r17
    1096:	88 df       	rcall	.-240    	; 0xfa8 <gfx_mono_draw_char>
			x += font->width;
    1098:	f7 01       	movw	r30, r14
    109a:	83 81       	ldd	r24, Z+3	; 0x03
    109c:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    109e:	88 81       	ld	r24, Y
    10a0:	81 11       	cpse	r24, r1
    10a2:	eb cf       	rjmp	.-42     	; 0x107a <gfx_mono_draw_string+0x18>
}
    10a4:	df 91       	pop	r29
    10a6:	cf 91       	pop	r28
    10a8:	1f 91       	pop	r17
    10aa:	0f 91       	pop	r16
    10ac:	ff 90       	pop	r15
    10ae:	ef 90       	pop	r14
    10b0:	df 90       	pop	r13
    10b2:	08 95       	ret

000010b4 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    10b4:	cf 93       	push	r28
    10b6:	df 93       	push	r29
    10b8:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    10be:	c6 2f       	mov	r28, r22
    10c0:	d0 e0       	ldi	r29, 0x00	; 0
    10c2:	de 01       	movw	r26, r28
    10c4:	02 2e       	mov	r0, r18
    10c6:	02 c0       	rjmp	.+4      	; 0x10cc <ioport_configure_port_pin+0x18>
    10c8:	b5 95       	asr	r27
    10ca:	a7 95       	ror	r26
    10cc:	0a 94       	dec	r0
    10ce:	e2 f7       	brpl	.-8      	; 0x10c8 <ioport_configure_port_pin+0x14>
    10d0:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    10d2:	50 8b       	std	Z+16, r21	; 0x10
    10d4:	2f 5f       	subi	r18, 0xFF	; 255
    10d6:	3f 4f       	sbci	r19, 0xFF	; 255
    10d8:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    10da:	28 30       	cpi	r18, 0x08	; 8
    10dc:	31 05       	cpc	r19, r1
    10de:	89 f7       	brne	.-30     	; 0x10c2 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    10e0:	40 ff       	sbrs	r20, 0
    10e2:	0a c0       	rjmp	.+20     	; 0x10f8 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    10e4:	41 ff       	sbrs	r20, 1
    10e6:	03 c0       	rjmp	.+6      	; 0x10ee <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    10e8:	fc 01       	movw	r30, r24
    10ea:	65 83       	std	Z+5, r22	; 0x05
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    10ee:	fc 01       	movw	r30, r24
    10f0:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    10f2:	fc 01       	movw	r30, r24
    10f4:	61 83       	std	Z+1, r22	; 0x01
    10f6:	02 c0       	rjmp	.+4      	; 0x10fc <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    10f8:	fc 01       	movw	r30, r24
    10fa:	62 83       	std	Z+2, r22	; 0x02
	}
}
    10fc:	df 91       	pop	r29
    10fe:	cf 91       	pop	r28
    1100:	08 95       	ret

00001102 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    1102:	80 3a       	cpi	r24, 0xA0	; 160
    1104:	28 e0       	ldi	r18, 0x08	; 8
    1106:	92 07       	cpc	r25, r18
    1108:	21 f4       	brne	.+8      	; 0x1112 <usart_spi_init+0x10>
    110a:	60 e1       	ldi	r22, 0x10	; 16
    110c:	83 e0       	ldi	r24, 0x03	; 3
    110e:	63 cd       	rjmp	.-1338   	; 0xbd6 <sysclk_enable_module>
    1110:	08 95       	ret
    1112:	80 3b       	cpi	r24, 0xB0	; 176
    1114:	28 e0       	ldi	r18, 0x08	; 8
    1116:	92 07       	cpc	r25, r18
    1118:	21 f4       	brne	.+8      	; 0x1122 <usart_spi_init+0x20>
    111a:	60 e2       	ldi	r22, 0x20	; 32
    111c:	83 e0       	ldi	r24, 0x03	; 3
    111e:	5b cd       	rjmp	.-1354   	; 0xbd6 <sysclk_enable_module>
    1120:	08 95       	ret
    1122:	80 3a       	cpi	r24, 0xA0	; 160
    1124:	29 e0       	ldi	r18, 0x09	; 9
    1126:	92 07       	cpc	r25, r18
    1128:	21 f4       	brne	.+8      	; 0x1132 <usart_spi_init+0x30>
    112a:	60 e1       	ldi	r22, 0x10	; 16
    112c:	84 e0       	ldi	r24, 0x04	; 4
    112e:	53 cd       	rjmp	.-1370   	; 0xbd6 <sysclk_enable_module>
    1130:	08 95       	ret
    1132:	80 3b       	cpi	r24, 0xB0	; 176
    1134:	29 e0       	ldi	r18, 0x09	; 9
    1136:	92 07       	cpc	r25, r18
    1138:	21 f4       	brne	.+8      	; 0x1142 <usart_spi_init+0x40>
    113a:	60 e2       	ldi	r22, 0x20	; 32
    113c:	84 e0       	ldi	r24, 0x04	; 4
    113e:	4b cd       	rjmp	.-1386   	; 0xbd6 <sysclk_enable_module>
    1140:	08 95       	ret
    1142:	80 3a       	cpi	r24, 0xA0	; 160
    1144:	2a e0       	ldi	r18, 0x0A	; 10
    1146:	92 07       	cpc	r25, r18
    1148:	21 f4       	brne	.+8      	; 0x1152 <usart_spi_init+0x50>
    114a:	60 e1       	ldi	r22, 0x10	; 16
    114c:	85 e0       	ldi	r24, 0x05	; 5
    114e:	43 cd       	rjmp	.-1402   	; 0xbd6 <sysclk_enable_module>
    1150:	08 95       	ret
    1152:	80 3a       	cpi	r24, 0xA0	; 160
    1154:	9b 40       	sbci	r25, 0x0B	; 11
    1156:	19 f4       	brne	.+6      	; 0x115e <usart_spi_init+0x5c>
    1158:	60 e1       	ldi	r22, 0x10	; 16
    115a:	86 e0       	ldi	r24, 0x06	; 6
    115c:	3c cd       	rjmp	.-1416   	; 0xbd6 <sysclk_enable_module>
    115e:	08 95       	ret

00001160 <usart_spi_setup_device>:
    1160:	0f 93       	push	r16
    1162:	1f 93       	push	r17
    1164:	cf 93       	push	r28
    1166:	df 93       	push	r29
    1168:	00 d0       	rcall	.+0      	; 0x116a <usart_spi_setup_device+0xa>
    116a:	00 d0       	rcall	.+0      	; 0x116c <usart_spi_setup_device+0xc>
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	09 83       	std	Y+1, r16	; 0x01
    1172:	1a 83       	std	Y+2, r17	; 0x02
    1174:	2b 83       	std	Y+3, r18	; 0x03
    1176:	3c 83       	std	Y+4, r19	; 0x04
    1178:	4d 83       	std	Y+5, r20	; 0x05
    117a:	1e 82       	std	Y+6, r1	; 0x06
    117c:	be 01       	movw	r22, r28
    117e:	6f 5f       	subi	r22, 0xFF	; 255
    1180:	7f 4f       	sbci	r23, 0xFF	; 255
    1182:	11 d4       	rcall	.+2082   	; 0x19a6 <usart_init_spi>
    1184:	26 96       	adiw	r28, 0x06	; 6
    1186:	cd bf       	out	0x3d, r28	; 61
    1188:	de bf       	out	0x3e, r29	; 62
    118a:	df 91       	pop	r29
    118c:	cf 91       	pop	r28
    118e:	1f 91       	pop	r17
    1190:	0f 91       	pop	r16
    1192:	08 95       	ret

00001194 <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    1194:	fb 01       	movw	r30, r22
    1196:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1198:	e8 2f       	mov	r30, r24
    119a:	e6 95       	lsr	r30
    119c:	e6 95       	lsr	r30
    119e:	e6 95       	lsr	r30
    11a0:	40 e2       	ldi	r20, 0x20	; 32
    11a2:	e4 9f       	mul	r30, r20
    11a4:	f0 01       	movw	r30, r0
    11a6:	11 24       	eor	r1, r1
    11a8:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    11aa:	87 70       	andi	r24, 0x07	; 7
    11ac:	21 e0       	ldi	r18, 0x01	; 1
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	a9 01       	movw	r20, r18
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <usart_spi_select_device+0x24>
    11b4:	44 0f       	add	r20, r20
    11b6:	55 1f       	adc	r21, r21
    11b8:	8a 95       	dec	r24
    11ba:	e2 f7       	brpl	.-8      	; 0x11b4 <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    11bc:	46 83       	std	Z+6, r20	; 0x06
    11be:	08 95       	ret

000011c0 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    11c0:	fb 01       	movw	r30, r22
    11c2:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    11c4:	e8 2f       	mov	r30, r24
    11c6:	e6 95       	lsr	r30
    11c8:	e6 95       	lsr	r30
    11ca:	e6 95       	lsr	r30
    11cc:	40 e2       	ldi	r20, 0x20	; 32
    11ce:	e4 9f       	mul	r30, r20
    11d0:	f0 01       	movw	r30, r0
    11d2:	11 24       	eor	r1, r1
    11d4:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    11d6:	87 70       	andi	r24, 0x07	; 7
    11d8:	21 e0       	ldi	r18, 0x01	; 1
    11da:	30 e0       	ldi	r19, 0x00	; 0
    11dc:	a9 01       	movw	r20, r18
    11de:	02 c0       	rjmp	.+4      	; 0x11e4 <usart_spi_deselect_device+0x24>
    11e0:	44 0f       	add	r20, r20
    11e2:	55 1f       	adc	r21, r21
    11e4:	8a 95       	dec	r24
    11e6:	e2 f7       	brpl	.-8      	; 0x11e0 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    11e8:	45 83       	std	Z+5, r20	; 0x05
    11ea:	08 95       	ret

000011ec <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    11ec:	43 e0       	ldi	r20, 0x03	; 3
    11ee:	50 e0       	ldi	r21, 0x00	; 0
    11f0:	61 e0       	ldi	r22, 0x01	; 1
    11f2:	80 ee       	ldi	r24, 0xE0	; 224
    11f4:	97 e0       	ldi	r25, 0x07	; 7
    11f6:	5e df       	rcall	.-324    	; 0x10b4 <ioport_configure_port_pin>
    11f8:	43 e0       	ldi	r20, 0x03	; 3
    11fa:	50 e0       	ldi	r21, 0x00	; 0
    11fc:	62 e0       	ldi	r22, 0x02	; 2
    11fe:	80 ee       	ldi	r24, 0xE0	; 224
    1200:	97 e0       	ldi	r25, 0x07	; 7
    1202:	58 df       	rcall	.-336    	; 0x10b4 <ioport_configure_port_pin>
    1204:	43 e0       	ldi	r20, 0x03	; 3
    1206:	50 e0       	ldi	r21, 0x00	; 0
    1208:	60 e1       	ldi	r22, 0x10	; 16
    120a:	80 e6       	ldi	r24, 0x60	; 96
    120c:	96 e0       	ldi	r25, 0x06	; 6
    120e:	52 df       	rcall	.-348    	; 0x10b4 <ioport_configure_port_pin>
    1210:	41 e0       	ldi	r20, 0x01	; 1
    1212:	50 e4       	ldi	r21, 0x40	; 64
    1214:	60 e2       	ldi	r22, 0x20	; 32
    1216:	80 e6       	ldi	r24, 0x60	; 96
    1218:	96 e0       	ldi	r25, 0x06	; 6
    121a:	4c df       	rcall	.-360    	; 0x10b4 <ioport_configure_port_pin>
    121c:	40 e0       	ldi	r20, 0x00	; 0
    121e:	5b e1       	ldi	r21, 0x1B	; 27
    1220:	60 e2       	ldi	r22, 0x20	; 32
    1222:	80 e8       	ldi	r24, 0x80	; 128
    1224:	96 e0       	ldi	r25, 0x06	; 6
    1226:	46 df       	rcall	.-372    	; 0x10b4 <ioport_configure_port_pin>
    1228:	40 e0       	ldi	r20, 0x00	; 0
    122a:	5b e1       	ldi	r21, 0x1B	; 27
    122c:	62 e0       	ldi	r22, 0x02	; 2
    122e:	80 ea       	ldi	r24, 0xA0	; 160
    1230:	96 e0       	ldi	r25, 0x06	; 6
    1232:	40 df       	rcall	.-384    	; 0x10b4 <ioport_configure_port_pin>
    1234:	40 e0       	ldi	r20, 0x00	; 0
    1236:	5b e1       	ldi	r21, 0x1B	; 27
    1238:	64 e0       	ldi	r22, 0x04	; 4
    123a:	80 ea       	ldi	r24, 0xA0	; 160
    123c:	96 e0       	ldi	r25, 0x06	; 6
    123e:	3a df       	rcall	.-396    	; 0x10b4 <ioport_configure_port_pin>
    1240:	43 e0       	ldi	r20, 0x03	; 3
    1242:	50 e0       	ldi	r21, 0x00	; 0
    1244:	62 e0       	ldi	r22, 0x02	; 2
    1246:	80 e6       	ldi	r24, 0x60	; 96
    1248:	96 e0       	ldi	r25, 0x06	; 6
    124a:	34 df       	rcall	.-408    	; 0x10b4 <ioport_configure_port_pin>
    124c:	43 e0       	ldi	r20, 0x03	; 3
    124e:	50 e0       	ldi	r21, 0x00	; 0
    1250:	68 e0       	ldi	r22, 0x08	; 8
    1252:	80 e6       	ldi	r24, 0x60	; 96
    1254:	96 e0       	ldi	r25, 0x06	; 6
    1256:	2e df       	rcall	.-420    	; 0x10b4 <ioport_configure_port_pin>
    1258:	43 e0       	ldi	r20, 0x03	; 3
    125a:	50 e0       	ldi	r21, 0x00	; 0
    125c:	68 e0       	ldi	r22, 0x08	; 8
    125e:	80 ea       	ldi	r24, 0xA0	; 160
    1260:	96 e0       	ldi	r25, 0x06	; 6
    1262:	28 df       	rcall	.-432    	; 0x10b4 <ioport_configure_port_pin>
    1264:	43 e0       	ldi	r20, 0x03	; 3
    1266:	50 e0       	ldi	r21, 0x00	; 0
    1268:	61 e0       	ldi	r22, 0x01	; 1
    126a:	80 e6       	ldi	r24, 0x60	; 96
    126c:	96 e0       	ldi	r25, 0x06	; 6
    126e:	22 df       	rcall	.-444    	; 0x10b4 <ioport_configure_port_pin>
    1270:	43 e0       	ldi	r20, 0x03	; 3
    1272:	50 e0       	ldi	r21, 0x00	; 0
    1274:	68 e0       	ldi	r22, 0x08	; 8
    1276:	80 e0       	ldi	r24, 0x00	; 0
    1278:	96 e0       	ldi	r25, 0x06	; 6
    127a:	1c df       	rcall	.-456    	; 0x10b4 <ioport_configure_port_pin>
    127c:	41 e0       	ldi	r20, 0x01	; 1
    127e:	50 e0       	ldi	r21, 0x00	; 0
    1280:	60 e1       	ldi	r22, 0x10	; 16
    1282:	80 e8       	ldi	r24, 0x80	; 128
    1284:	96 e0       	ldi	r25, 0x06	; 6
    1286:	16 cf       	rjmp	.-468    	; 0x10b4 <ioport_configure_port_pin>
    1288:	08 95       	ret

0000128a <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    128a:	cf 93       	push	r28
    128c:	df 93       	push	r29
    128e:	1f 92       	push	r1
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1294:	2f b7       	in	r18, 0x3f	; 63
    1296:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    1298:	f8 94       	cli
	return flags;
    129a:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    129c:	28 2f       	mov	r18, r24
    129e:	39 2f       	mov	r19, r25
    12a0:	21 15       	cp	r18, r1
    12a2:	82 e0       	ldi	r24, 0x02	; 2
    12a4:	38 07       	cpc	r19, r24
    12a6:	29 f4       	brne	.+10     	; 0x12b2 <adc_set_callback+0x28>
		adca_callback = callback;
    12a8:	60 93 44 22 	sts	0x2244, r22	; 0x802244 <adca_callback>
    12ac:	70 93 45 22 	sts	0x2245, r23	; 0x802245 <adca_callback+0x1>
    12b0:	07 c0       	rjmp	.+14     	; 0x12c0 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    12b2:	20 34       	cpi	r18, 0x40	; 64
    12b4:	32 40       	sbci	r19, 0x02	; 2
    12b6:	21 f4       	brne	.+8      	; 0x12c0 <adc_set_callback+0x36>
		adcb_callback = callback;
    12b8:	60 93 42 22 	sts	0x2242, r22	; 0x802242 <adcb_callback>
    12bc:	70 93 43 22 	sts	0x2243, r23	; 0x802243 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12c0:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    12c2:	0f 90       	pop	r0
    12c4:	df 91       	pop	r29
    12c6:	cf 91       	pop	r28
    12c8:	08 95       	ret

000012ca <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    12ca:	81 15       	cp	r24, r1
    12cc:	22 e0       	ldi	r18, 0x02	; 2
    12ce:	92 07       	cpc	r25, r18
    12d0:	61 f4       	brne	.+24     	; 0x12ea <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    12d2:	80 91 3b 22 	lds	r24, 0x223B	; 0x80223b <adca_enable_count>
    12d6:	91 e0       	ldi	r25, 0x01	; 1
    12d8:	98 0f       	add	r25, r24
    12da:	90 93 3b 22 	sts	0x223B, r25	; 0x80223b <adca_enable_count>
    12de:	81 11       	cpse	r24, r1
    12e0:	12 c0       	rjmp	.+36     	; 0x1306 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    12e2:	62 e0       	ldi	r22, 0x02	; 2
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	77 cc       	rjmp	.-1810   	; 0xbd6 <sysclk_enable_module>
    12e8:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    12ea:	80 34       	cpi	r24, 0x40	; 64
    12ec:	92 40       	sbci	r25, 0x02	; 2
    12ee:	59 f4       	brne	.+22     	; 0x1306 <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    12f0:	80 91 3a 22 	lds	r24, 0x223A	; 0x80223a <adcb_enable_count>
    12f4:	91 e0       	ldi	r25, 0x01	; 1
    12f6:	98 0f       	add	r25, r24
    12f8:	90 93 3a 22 	sts	0x223A, r25	; 0x80223a <adcb_enable_count>
    12fc:	81 11       	cpse	r24, r1
    12fe:	03 c0       	rjmp	.+6      	; 0x1306 <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1300:	62 e0       	ldi	r22, 0x02	; 2
    1302:	82 e0       	ldi	r24, 0x02	; 2
    1304:	68 cc       	rjmp	.-1840   	; 0xbd6 <sysclk_enable_module>
    1306:	08 95       	ret

00001308 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    1308:	81 15       	cp	r24, r1
    130a:	22 e0       	ldi	r18, 0x02	; 2
    130c:	92 07       	cpc	r25, r18
    130e:	59 f4       	brne	.+22     	; 0x1326 <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    1310:	80 91 3b 22 	lds	r24, 0x223B	; 0x80223b <adca_enable_count>
    1314:	81 50       	subi	r24, 0x01	; 1
    1316:	80 93 3b 22 	sts	0x223B, r24	; 0x80223b <adca_enable_count>
    131a:	81 11       	cpse	r24, r1
    131c:	11 c0       	rjmp	.+34     	; 0x1340 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    131e:	62 e0       	ldi	r22, 0x02	; 2
    1320:	81 e0       	ldi	r24, 0x01	; 1
    1322:	6f cc       	rjmp	.-1826   	; 0xc02 <sysclk_disable_module>
    1324:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    1326:	80 34       	cpi	r24, 0x40	; 64
    1328:	92 40       	sbci	r25, 0x02	; 2
    132a:	51 f4       	brne	.+20     	; 0x1340 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    132c:	80 91 3a 22 	lds	r24, 0x223A	; 0x80223a <adcb_enable_count>
    1330:	81 50       	subi	r24, 0x01	; 1
    1332:	80 93 3a 22 	sts	0x223A, r24	; 0x80223a <adcb_enable_count>
    1336:	81 11       	cpse	r24, r1
    1338:	03 c0       	rjmp	.+6      	; 0x1340 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    133a:	62 e0       	ldi	r22, 0x02	; 2
    133c:	82 e0       	ldi	r24, 0x02	; 2
    133e:	61 cc       	rjmp	.-1854   	; 0xc02 <sysclk_disable_module>
    1340:	08 95       	ret

00001342 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    1342:	ef 92       	push	r14
    1344:	ff 92       	push	r15
    1346:	1f 93       	push	r17
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	1f 92       	push	r1
    134e:	1f 92       	push	r1
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    1354:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1356:	8f b7       	in	r24, 0x3f	; 63
    1358:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    135a:	f8 94       	cli
	return flags;
    135c:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    135e:	c7 01       	movw	r24, r14
    1360:	b4 df       	rcall	.-152    	; 0x12ca <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    1362:	f7 01       	movw	r30, r14
    1364:	80 81       	ld	r24, Z
    1366:	81 60       	ori	r24, 0x01	; 1
    1368:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    136a:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    136c:	80 91 3d 22 	lds	r24, 0x223D	; 0x80223d <sleepmgr_locks+0x1>
    1370:	8f 3f       	cpi	r24, 0xFF	; 255
    1372:	09 f4       	brne	.+2      	; 0x1376 <adc_enable+0x34>
    1374:	ff cf       	rjmp	.-2      	; 0x1374 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1376:	8f b7       	in	r24, 0x3f	; 63
    1378:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    137a:	f8 94       	cli
	return flags;
    137c:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    137e:	ec e3       	ldi	r30, 0x3C	; 60
    1380:	f2 e2       	ldi	r31, 0x22	; 34
    1382:	81 81       	ldd	r24, Z+1	; 0x01
    1384:	8f 5f       	subi	r24, 0xFF	; 255
    1386:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1388:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    138a:	0f 90       	pop	r0
    138c:	0f 90       	pop	r0
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	1f 91       	pop	r17
    1394:	ff 90       	pop	r15
    1396:	ef 90       	pop	r14
    1398:	08 95       	ret

0000139a <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    139a:	1f 92       	push	r1
    139c:	0f 92       	push	r0
    139e:	0f b6       	in	r0, 0x3f	; 63
    13a0:	0f 92       	push	r0
    13a2:	11 24       	eor	r1, r1
    13a4:	0b b6       	in	r0, 0x3b	; 59
    13a6:	0f 92       	push	r0
    13a8:	2f 93       	push	r18
    13aa:	3f 93       	push	r19
    13ac:	4f 93       	push	r20
    13ae:	5f 93       	push	r21
    13b0:	6f 93       	push	r22
    13b2:	7f 93       	push	r23
    13b4:	8f 93       	push	r24
    13b6:	9f 93       	push	r25
    13b8:	af 93       	push	r26
    13ba:	bf 93       	push	r27
    13bc:	ef 93       	push	r30
    13be:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    13c0:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    13c4:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    13c8:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <adca_callback>
    13cc:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <adca_callback+0x1>
    13d0:	61 e0       	ldi	r22, 0x01	; 1
    13d2:	80 e0       	ldi	r24, 0x00	; 0
    13d4:	92 e0       	ldi	r25, 0x02	; 2
    13d6:	19 95       	eicall
}
    13d8:	ff 91       	pop	r31
    13da:	ef 91       	pop	r30
    13dc:	bf 91       	pop	r27
    13de:	af 91       	pop	r26
    13e0:	9f 91       	pop	r25
    13e2:	8f 91       	pop	r24
    13e4:	7f 91       	pop	r23
    13e6:	6f 91       	pop	r22
    13e8:	5f 91       	pop	r21
    13ea:	4f 91       	pop	r20
    13ec:	3f 91       	pop	r19
    13ee:	2f 91       	pop	r18
    13f0:	0f 90       	pop	r0
    13f2:	0b be       	out	0x3b, r0	; 59
    13f4:	0f 90       	pop	r0
    13f6:	0f be       	out	0x3f, r0	; 63
    13f8:	0f 90       	pop	r0
    13fa:	1f 90       	pop	r1
    13fc:	18 95       	reti

000013fe <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    13fe:	1f 92       	push	r1
    1400:	0f 92       	push	r0
    1402:	0f b6       	in	r0, 0x3f	; 63
    1404:	0f 92       	push	r0
    1406:	11 24       	eor	r1, r1
    1408:	0b b6       	in	r0, 0x3b	; 59
    140a:	0f 92       	push	r0
    140c:	2f 93       	push	r18
    140e:	3f 93       	push	r19
    1410:	4f 93       	push	r20
    1412:	5f 93       	push	r21
    1414:	6f 93       	push	r22
    1416:	7f 93       	push	r23
    1418:	8f 93       	push	r24
    141a:	9f 93       	push	r25
    141c:	af 93       	push	r26
    141e:	bf 93       	push	r27
    1420:	ef 93       	push	r30
    1422:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    1424:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    1428:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    142c:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <adca_callback>
    1430:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <adca_callback+0x1>
    1434:	62 e0       	ldi	r22, 0x02	; 2
    1436:	80 e0       	ldi	r24, 0x00	; 0
    1438:	92 e0       	ldi	r25, 0x02	; 2
    143a:	19 95       	eicall
}
    143c:	ff 91       	pop	r31
    143e:	ef 91       	pop	r30
    1440:	bf 91       	pop	r27
    1442:	af 91       	pop	r26
    1444:	9f 91       	pop	r25
    1446:	8f 91       	pop	r24
    1448:	7f 91       	pop	r23
    144a:	6f 91       	pop	r22
    144c:	5f 91       	pop	r21
    144e:	4f 91       	pop	r20
    1450:	3f 91       	pop	r19
    1452:	2f 91       	pop	r18
    1454:	0f 90       	pop	r0
    1456:	0b be       	out	0x3b, r0	; 59
    1458:	0f 90       	pop	r0
    145a:	0f be       	out	0x3f, r0	; 63
    145c:	0f 90       	pop	r0
    145e:	1f 90       	pop	r1
    1460:	18 95       	reti

00001462 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    1462:	1f 92       	push	r1
    1464:	0f 92       	push	r0
    1466:	0f b6       	in	r0, 0x3f	; 63
    1468:	0f 92       	push	r0
    146a:	11 24       	eor	r1, r1
    146c:	0b b6       	in	r0, 0x3b	; 59
    146e:	0f 92       	push	r0
    1470:	2f 93       	push	r18
    1472:	3f 93       	push	r19
    1474:	4f 93       	push	r20
    1476:	5f 93       	push	r21
    1478:	6f 93       	push	r22
    147a:	7f 93       	push	r23
    147c:	8f 93       	push	r24
    147e:	9f 93       	push	r25
    1480:	af 93       	push	r26
    1482:	bf 93       	push	r27
    1484:	ef 93       	push	r30
    1486:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    1488:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    148c:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    1490:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <adca_callback>
    1494:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <adca_callback+0x1>
    1498:	64 e0       	ldi	r22, 0x04	; 4
    149a:	80 e0       	ldi	r24, 0x00	; 0
    149c:	92 e0       	ldi	r25, 0x02	; 2
    149e:	19 95       	eicall
}
    14a0:	ff 91       	pop	r31
    14a2:	ef 91       	pop	r30
    14a4:	bf 91       	pop	r27
    14a6:	af 91       	pop	r26
    14a8:	9f 91       	pop	r25
    14aa:	8f 91       	pop	r24
    14ac:	7f 91       	pop	r23
    14ae:	6f 91       	pop	r22
    14b0:	5f 91       	pop	r21
    14b2:	4f 91       	pop	r20
    14b4:	3f 91       	pop	r19
    14b6:	2f 91       	pop	r18
    14b8:	0f 90       	pop	r0
    14ba:	0b be       	out	0x3b, r0	; 59
    14bc:	0f 90       	pop	r0
    14be:	0f be       	out	0x3f, r0	; 63
    14c0:	0f 90       	pop	r0
    14c2:	1f 90       	pop	r1
    14c4:	18 95       	reti

000014c6 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    14c6:	1f 92       	push	r1
    14c8:	0f 92       	push	r0
    14ca:	0f b6       	in	r0, 0x3f	; 63
    14cc:	0f 92       	push	r0
    14ce:	11 24       	eor	r1, r1
    14d0:	0b b6       	in	r0, 0x3b	; 59
    14d2:	0f 92       	push	r0
    14d4:	2f 93       	push	r18
    14d6:	3f 93       	push	r19
    14d8:	4f 93       	push	r20
    14da:	5f 93       	push	r21
    14dc:	6f 93       	push	r22
    14de:	7f 93       	push	r23
    14e0:	8f 93       	push	r24
    14e2:	9f 93       	push	r25
    14e4:	af 93       	push	r26
    14e6:	bf 93       	push	r27
    14e8:	ef 93       	push	r30
    14ea:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    14ec:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    14f0:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    14f4:	e0 91 44 22 	lds	r30, 0x2244	; 0x802244 <adca_callback>
    14f8:	f0 91 45 22 	lds	r31, 0x2245	; 0x802245 <adca_callback+0x1>
    14fc:	68 e0       	ldi	r22, 0x08	; 8
    14fe:	80 e0       	ldi	r24, 0x00	; 0
    1500:	92 e0       	ldi	r25, 0x02	; 2
    1502:	19 95       	eicall
}
    1504:	ff 91       	pop	r31
    1506:	ef 91       	pop	r30
    1508:	bf 91       	pop	r27
    150a:	af 91       	pop	r26
    150c:	9f 91       	pop	r25
    150e:	8f 91       	pop	r24
    1510:	7f 91       	pop	r23
    1512:	6f 91       	pop	r22
    1514:	5f 91       	pop	r21
    1516:	4f 91       	pop	r20
    1518:	3f 91       	pop	r19
    151a:	2f 91       	pop	r18
    151c:	0f 90       	pop	r0
    151e:	0b be       	out	0x3b, r0	; 59
    1520:	0f 90       	pop	r0
    1522:	0f be       	out	0x3f, r0	; 63
    1524:	0f 90       	pop	r0
    1526:	1f 90       	pop	r1
    1528:	18 95       	reti

0000152a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    152a:	1f 92       	push	r1
    152c:	0f 92       	push	r0
    152e:	0f b6       	in	r0, 0x3f	; 63
    1530:	0f 92       	push	r0
    1532:	11 24       	eor	r1, r1
    1534:	0b b6       	in	r0, 0x3b	; 59
    1536:	0f 92       	push	r0
    1538:	2f 93       	push	r18
    153a:	3f 93       	push	r19
    153c:	4f 93       	push	r20
    153e:	5f 93       	push	r21
    1540:	6f 93       	push	r22
    1542:	7f 93       	push	r23
    1544:	8f 93       	push	r24
    1546:	9f 93       	push	r25
    1548:	af 93       	push	r26
    154a:	bf 93       	push	r27
    154c:	ef 93       	push	r30
    154e:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    1550:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    1554:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    1558:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <adcb_callback>
    155c:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <adcb_callback+0x1>
    1560:	61 e0       	ldi	r22, 0x01	; 1
    1562:	80 e4       	ldi	r24, 0x40	; 64
    1564:	92 e0       	ldi	r25, 0x02	; 2
    1566:	19 95       	eicall
}
    1568:	ff 91       	pop	r31
    156a:	ef 91       	pop	r30
    156c:	bf 91       	pop	r27
    156e:	af 91       	pop	r26
    1570:	9f 91       	pop	r25
    1572:	8f 91       	pop	r24
    1574:	7f 91       	pop	r23
    1576:	6f 91       	pop	r22
    1578:	5f 91       	pop	r21
    157a:	4f 91       	pop	r20
    157c:	3f 91       	pop	r19
    157e:	2f 91       	pop	r18
    1580:	0f 90       	pop	r0
    1582:	0b be       	out	0x3b, r0	; 59
    1584:	0f 90       	pop	r0
    1586:	0f be       	out	0x3f, r0	; 63
    1588:	0f 90       	pop	r0
    158a:	1f 90       	pop	r1
    158c:	18 95       	reti

0000158e <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    158e:	1f 92       	push	r1
    1590:	0f 92       	push	r0
    1592:	0f b6       	in	r0, 0x3f	; 63
    1594:	0f 92       	push	r0
    1596:	11 24       	eor	r1, r1
    1598:	0b b6       	in	r0, 0x3b	; 59
    159a:	0f 92       	push	r0
    159c:	2f 93       	push	r18
    159e:	3f 93       	push	r19
    15a0:	4f 93       	push	r20
    15a2:	5f 93       	push	r21
    15a4:	6f 93       	push	r22
    15a6:	7f 93       	push	r23
    15a8:	8f 93       	push	r24
    15aa:	9f 93       	push	r25
    15ac:	af 93       	push	r26
    15ae:	bf 93       	push	r27
    15b0:	ef 93       	push	r30
    15b2:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    15b4:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    15b8:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    15bc:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <adcb_callback>
    15c0:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <adcb_callback+0x1>
    15c4:	62 e0       	ldi	r22, 0x02	; 2
    15c6:	80 e4       	ldi	r24, 0x40	; 64
    15c8:	92 e0       	ldi	r25, 0x02	; 2
    15ca:	19 95       	eicall
}
    15cc:	ff 91       	pop	r31
    15ce:	ef 91       	pop	r30
    15d0:	bf 91       	pop	r27
    15d2:	af 91       	pop	r26
    15d4:	9f 91       	pop	r25
    15d6:	8f 91       	pop	r24
    15d8:	7f 91       	pop	r23
    15da:	6f 91       	pop	r22
    15dc:	5f 91       	pop	r21
    15de:	4f 91       	pop	r20
    15e0:	3f 91       	pop	r19
    15e2:	2f 91       	pop	r18
    15e4:	0f 90       	pop	r0
    15e6:	0b be       	out	0x3b, r0	; 59
    15e8:	0f 90       	pop	r0
    15ea:	0f be       	out	0x3f, r0	; 63
    15ec:	0f 90       	pop	r0
    15ee:	1f 90       	pop	r1
    15f0:	18 95       	reti

000015f2 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    15f2:	1f 92       	push	r1
    15f4:	0f 92       	push	r0
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	0f 92       	push	r0
    15fa:	11 24       	eor	r1, r1
    15fc:	0b b6       	in	r0, 0x3b	; 59
    15fe:	0f 92       	push	r0
    1600:	2f 93       	push	r18
    1602:	3f 93       	push	r19
    1604:	4f 93       	push	r20
    1606:	5f 93       	push	r21
    1608:	6f 93       	push	r22
    160a:	7f 93       	push	r23
    160c:	8f 93       	push	r24
    160e:	9f 93       	push	r25
    1610:	af 93       	push	r26
    1612:	bf 93       	push	r27
    1614:	ef 93       	push	r30
    1616:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    1618:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    161c:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    1620:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <adcb_callback>
    1624:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <adcb_callback+0x1>
    1628:	64 e0       	ldi	r22, 0x04	; 4
    162a:	80 e4       	ldi	r24, 0x40	; 64
    162c:	92 e0       	ldi	r25, 0x02	; 2
    162e:	19 95       	eicall
}
    1630:	ff 91       	pop	r31
    1632:	ef 91       	pop	r30
    1634:	bf 91       	pop	r27
    1636:	af 91       	pop	r26
    1638:	9f 91       	pop	r25
    163a:	8f 91       	pop	r24
    163c:	7f 91       	pop	r23
    163e:	6f 91       	pop	r22
    1640:	5f 91       	pop	r21
    1642:	4f 91       	pop	r20
    1644:	3f 91       	pop	r19
    1646:	2f 91       	pop	r18
    1648:	0f 90       	pop	r0
    164a:	0b be       	out	0x3b, r0	; 59
    164c:	0f 90       	pop	r0
    164e:	0f be       	out	0x3f, r0	; 63
    1650:	0f 90       	pop	r0
    1652:	1f 90       	pop	r1
    1654:	18 95       	reti

00001656 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    1656:	1f 92       	push	r1
    1658:	0f 92       	push	r0
    165a:	0f b6       	in	r0, 0x3f	; 63
    165c:	0f 92       	push	r0
    165e:	11 24       	eor	r1, r1
    1660:	0b b6       	in	r0, 0x3b	; 59
    1662:	0f 92       	push	r0
    1664:	2f 93       	push	r18
    1666:	3f 93       	push	r19
    1668:	4f 93       	push	r20
    166a:	5f 93       	push	r21
    166c:	6f 93       	push	r22
    166e:	7f 93       	push	r23
    1670:	8f 93       	push	r24
    1672:	9f 93       	push	r25
    1674:	af 93       	push	r26
    1676:	bf 93       	push	r27
    1678:	ef 93       	push	r30
    167a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    167c:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    1680:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    1684:	e0 91 42 22 	lds	r30, 0x2242	; 0x802242 <adcb_callback>
    1688:	f0 91 43 22 	lds	r31, 0x2243	; 0x802243 <adcb_callback+0x1>
    168c:	68 e0       	ldi	r22, 0x08	; 8
    168e:	80 e4       	ldi	r24, 0x40	; 64
    1690:	92 e0       	ldi	r25, 0x02	; 2
    1692:	19 95       	eicall
}
    1694:	ff 91       	pop	r31
    1696:	ef 91       	pop	r30
    1698:	bf 91       	pop	r27
    169a:	af 91       	pop	r26
    169c:	9f 91       	pop	r25
    169e:	8f 91       	pop	r24
    16a0:	7f 91       	pop	r23
    16a2:	6f 91       	pop	r22
    16a4:	5f 91       	pop	r21
    16a6:	4f 91       	pop	r20
    16a8:	3f 91       	pop	r19
    16aa:	2f 91       	pop	r18
    16ac:	0f 90       	pop	r0
    16ae:	0b be       	out	0x3b, r0	; 59
    16b0:	0f 90       	pop	r0
    16b2:	0f be       	out	0x3f, r0	; 63
    16b4:	0f 90       	pop	r0
    16b6:	1f 90       	pop	r1
    16b8:	18 95       	reti

000016ba <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    16ba:	bf 92       	push	r11
    16bc:	cf 92       	push	r12
    16be:	df 92       	push	r13
    16c0:	ef 92       	push	r14
    16c2:	ff 92       	push	r15
    16c4:	0f 93       	push	r16
    16c6:	1f 93       	push	r17
    16c8:	cf 93       	push	r28
    16ca:	df 93       	push	r29
    16cc:	1f 92       	push	r1
    16ce:	cd b7       	in	r28, 0x3d	; 61
    16d0:	de b7       	in	r29, 0x3e	; 62
    16d2:	8c 01       	movw	r16, r24
    16d4:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    16d6:	81 15       	cp	r24, r1
    16d8:	22 e0       	ldi	r18, 0x02	; 2
    16da:	92 07       	cpc	r25, r18
    16dc:	71 f4       	brne	.+28     	; 0x16fa <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    16de:	61 e2       	ldi	r22, 0x21	; 33
    16e0:	70 e0       	ldi	r23, 0x00	; 0
    16e2:	82 e0       	ldi	r24, 0x02	; 2
    16e4:	25 d1       	rcall	.+586    	; 0x1930 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    16e6:	c8 2e       	mov	r12, r24
    16e8:	d1 2c       	mov	r13, r1
    16ea:	60 e2       	ldi	r22, 0x20	; 32
    16ec:	70 e0       	ldi	r23, 0x00	; 0
    16ee:	82 e0       	ldi	r24, 0x02	; 2
    16f0:	1f d1       	rcall	.+574    	; 0x1930 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    16f2:	dc 2c       	mov	r13, r12
    16f4:	cc 24       	eor	r12, r12
    16f6:	c8 2a       	or	r12, r24
    16f8:	10 c0       	rjmp	.+32     	; 0x171a <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    16fa:	80 34       	cpi	r24, 0x40	; 64
    16fc:	92 40       	sbci	r25, 0x02	; 2
    16fe:	c1 f5       	brne	.+112    	; 0x1770 <adc_write_configuration+0xb6>
    1700:	65 e2       	ldi	r22, 0x25	; 37
    1702:	70 e0       	ldi	r23, 0x00	; 0
    1704:	82 e0       	ldi	r24, 0x02	; 2
    1706:	14 d1       	rcall	.+552    	; 0x1930 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    1708:	c8 2e       	mov	r12, r24
    170a:	d1 2c       	mov	r13, r1
    170c:	64 e2       	ldi	r22, 0x24	; 36
    170e:	70 e0       	ldi	r23, 0x00	; 0
    1710:	82 e0       	ldi	r24, 0x02	; 2
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    1712:	0e d1       	rcall	.+540    	; 0x1930 <nvm_read_byte>
    1714:	dc 2c       	mov	r13, r12
    1716:	cc 24       	eor	r12, r12

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1718:	c8 2a       	or	r12, r24
	cpu_irq_disable();
    171a:	8f b7       	in	r24, 0x3f	; 63
	return flags;
    171c:	89 83       	std	Y+1, r24	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    171e:	f8 94       	cli
    1720:	b9 80       	ldd	r11, Y+1	; 0x01
    1722:	c8 01       	movw	r24, r16
	enable = adc->CTRLA & ADC_ENABLE_bm;
    1724:	d2 dd       	rcall	.-1116   	; 0x12ca <adc_enable_clock>
    1726:	f8 01       	movw	r30, r16

	adc->CTRLA = ADC_FLUSH_bm;
    1728:	80 81       	ld	r24, Z
    172a:	92 e0       	ldi	r25, 0x02	; 2
	adc->CAL = cal;
    172c:	90 83       	st	Z, r25
    172e:	c4 86       	std	Z+12, r12	; 0x0c
	adc->CMP = conf->cmp;
    1730:	d5 86       	std	Z+13, r13	; 0x0d
    1732:	f7 01       	movw	r30, r14
    1734:	25 81       	ldd	r18, Z+5	; 0x05
    1736:	36 81       	ldd	r19, Z+6	; 0x06
    1738:	f8 01       	movw	r30, r16
    173a:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
    173c:	31 8f       	std	Z+25, r19	; 0x19
    173e:	f7 01       	movw	r30, r14
    1740:	92 81       	ldd	r25, Z+2	; 0x02
    1742:	f8 01       	movw	r30, r16
	adc->PRESCALER = conf->prescaler;
    1744:	92 83       	std	Z+2, r25	; 0x02
    1746:	f7 01       	movw	r30, r14
    1748:	94 81       	ldd	r25, Z+4	; 0x04
    174a:	f8 01       	movw	r30, r16
	adc->EVCTRL = conf->evctrl;
    174c:	94 83       	std	Z+4, r25	; 0x04
    174e:	f7 01       	movw	r30, r14
    1750:	93 81       	ldd	r25, Z+3	; 0x03
    1752:	f8 01       	movw	r30, r16
	adc->CTRLB = conf->ctrlb;
    1754:	93 83       	std	Z+3, r25	; 0x03
    1756:	f7 01       	movw	r30, r14
    1758:	91 81       	ldd	r25, Z+1	; 0x01
    175a:	f8 01       	movw	r30, r16

	adc->CTRLA = enable | conf->ctrla;
    175c:	91 83       	std	Z+1, r25	; 0x01
    175e:	81 70       	andi	r24, 0x01	; 1
    1760:	f7 01       	movw	r30, r14
    1762:	90 81       	ld	r25, Z
    1764:	89 2b       	or	r24, r25

	adc_disable_clock(adc);
    1766:	f8 01       	movw	r30, r16
    1768:	80 83       	st	Z, r24
    176a:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    176c:	cd dd       	rcall	.-1126   	; 0x1308 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    176e:	bf be       	out	0x3f, r11	; 63
    1770:	0f 90       	pop	r0
    1772:	df 91       	pop	r29
    1774:	cf 91       	pop	r28
    1776:	1f 91       	pop	r17
    1778:	0f 91       	pop	r16
    177a:	ff 90       	pop	r15
    177c:	ef 90       	pop	r14
    177e:	df 90       	pop	r13
    1780:	cf 90       	pop	r12
    1782:	bf 90       	pop	r11
    1784:	08 95       	ret

00001786 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1786:	df 92       	push	r13
    1788:	ef 92       	push	r14
    178a:	ff 92       	push	r15
    178c:	0f 93       	push	r16
    178e:	1f 93       	push	r17
    1790:	cf 93       	push	r28
    1792:	df 93       	push	r29
    1794:	1f 92       	push	r1
    1796:	cd b7       	in	r28, 0x3d	; 61
    1798:	de b7       	in	r29, 0x3e	; 62
    179a:	8c 01       	movw	r16, r24
    179c:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    179e:	8f b7       	in	r24, 0x3f	; 63
    17a0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    17a2:	f8 94       	cli
	return flags;
    17a4:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    17a6:	c8 01       	movw	r24, r16
    17a8:	90 dd       	rcall	.-1248   	; 0x12ca <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    17aa:	f8 01       	movw	r30, r16
    17ac:	80 81       	ld	r24, Z
    17ae:	80 7c       	andi	r24, 0xC0	; 192
    17b0:	f7 01       	movw	r30, r14
    17b2:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    17b4:	f8 01       	movw	r30, r16
    17b6:	80 8d       	ldd	r24, Z+24	; 0x18
    17b8:	91 8d       	ldd	r25, Z+25	; 0x19
    17ba:	f7 01       	movw	r30, r14
    17bc:	85 83       	std	Z+5, r24	; 0x05
    17be:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    17c0:	f8 01       	movw	r30, r16
    17c2:	82 81       	ldd	r24, Z+2	; 0x02
    17c4:	f7 01       	movw	r30, r14
    17c6:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    17c8:	f8 01       	movw	r30, r16
    17ca:	84 81       	ldd	r24, Z+4	; 0x04
    17cc:	f7 01       	movw	r30, r14
    17ce:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    17d0:	f8 01       	movw	r30, r16
    17d2:	83 81       	ldd	r24, Z+3	; 0x03
    17d4:	f7 01       	movw	r30, r14
    17d6:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    17d8:	f8 01       	movw	r30, r16
    17da:	81 81       	ldd	r24, Z+1	; 0x01
    17dc:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    17de:	81 83       	std	Z+1, r24	; 0x01
    17e0:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    17e2:	92 dd       	rcall	.-1244   	; 0x1308 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    17e4:	df be       	out	0x3f, r13	; 63
    17e6:	0f 90       	pop	r0
    17e8:	df 91       	pop	r29
    17ea:	cf 91       	pop	r28
    17ec:	1f 91       	pop	r17
    17ee:	0f 91       	pop	r16
    17f0:	ff 90       	pop	r15
    17f2:	ef 90       	pop	r14
    17f4:	df 90       	pop	r13
    17f6:	08 95       	ret

000017f8 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    17f8:	af 92       	push	r10
    17fa:	bf 92       	push	r11
    17fc:	cf 92       	push	r12
    17fe:	df 92       	push	r13
    1800:	ef 92       	push	r14
    1802:	ff 92       	push	r15
    1804:	0f 93       	push	r16
    1806:	1f 93       	push	r17
    1808:	cf 93       	push	r28
    180a:	df 93       	push	r29
    180c:	1f 92       	push	r1
    180e:	cd b7       	in	r28, 0x3d	; 61
    1810:	de b7       	in	r29, 0x3e	; 62
    1812:	6c 01       	movw	r12, r24
    1814:	b6 2e       	mov	r11, r22
    1816:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1818:	86 2f       	mov	r24, r22
    181a:	83 70       	andi	r24, 0x03	; 3
    181c:	29 f4       	brne	.+10     	; 0x1828 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    181e:	96 2f       	mov	r25, r22
    1820:	96 95       	lsr	r25
    1822:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1824:	82 e0       	ldi	r24, 0x02	; 2
    1826:	02 c0       	rjmp	.+4      	; 0x182c <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1828:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    182a:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    182c:	90 ff       	sbrs	r25, 0
		index++;
    182e:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    1830:	86 01       	movw	r16, r12
    1832:	00 5e       	subi	r16, 0xE0	; 224
    1834:	1f 4f       	sbci	r17, 0xFF	; 255
    1836:	98 e0       	ldi	r25, 0x08	; 8
    1838:	89 9f       	mul	r24, r25
    183a:	00 0d       	add	r16, r0
    183c:	11 1d       	adc	r17, r1
    183e:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1840:	8f b7       	in	r24, 0x3f	; 63
    1842:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1844:	f8 94       	cli
	return flags;
    1846:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    1848:	c6 01       	movw	r24, r12
    184a:	3f dd       	rcall	.-1410   	; 0x12ca <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    184c:	f7 01       	movw	r30, r14
    184e:	80 81       	ld	r24, Z
    1850:	f8 01       	movw	r30, r16
    1852:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    1854:	f7 01       	movw	r30, r14
    1856:	82 81       	ldd	r24, Z+2	; 0x02
    1858:	f8 01       	movw	r30, r16
    185a:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    185c:	f7 01       	movw	r30, r14
    185e:	81 81       	ldd	r24, Z+1	; 0x01
    1860:	f8 01       	movw	r30, r16
    1862:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1864:	b0 fe       	sbrs	r11, 0
    1866:	04 c0       	rjmp	.+8      	; 0x1870 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    1868:	f7 01       	movw	r30, r14
    186a:	83 81       	ldd	r24, Z+3	; 0x03
    186c:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    186e:	86 83       	std	Z+6, r24	; 0x06
    1870:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1872:	4a dd       	rcall	.-1388   	; 0x1308 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    1874:	af be       	out	0x3f, r10	; 63
    1876:	0f 90       	pop	r0
    1878:	df 91       	pop	r29
    187a:	cf 91       	pop	r28
    187c:	1f 91       	pop	r17
    187e:	0f 91       	pop	r16
    1880:	ff 90       	pop	r15
    1882:	ef 90       	pop	r14
    1884:	df 90       	pop	r13
    1886:	cf 90       	pop	r12
    1888:	bf 90       	pop	r11
    188a:	af 90       	pop	r10
    188c:	08 95       	ret

0000188e <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    188e:	af 92       	push	r10
    1890:	bf 92       	push	r11
    1892:	cf 92       	push	r12
    1894:	df 92       	push	r13
    1896:	ef 92       	push	r14
    1898:	ff 92       	push	r15
    189a:	0f 93       	push	r16
    189c:	1f 93       	push	r17
    189e:	cf 93       	push	r28
    18a0:	df 93       	push	r29
    18a2:	1f 92       	push	r1
    18a4:	cd b7       	in	r28, 0x3d	; 61
    18a6:	de b7       	in	r29, 0x3e	; 62
    18a8:	6c 01       	movw	r12, r24
    18aa:	b6 2e       	mov	r11, r22
    18ac:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    18ae:	86 2f       	mov	r24, r22
    18b0:	83 70       	andi	r24, 0x03	; 3
    18b2:	29 f4       	brne	.+10     	; 0x18be <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    18b4:	96 2f       	mov	r25, r22
    18b6:	96 95       	lsr	r25
    18b8:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    18ba:	82 e0       	ldi	r24, 0x02	; 2
    18bc:	02 c0       	rjmp	.+4      	; 0x18c2 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    18be:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    18c0:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    18c2:	90 ff       	sbrs	r25, 0
		index++;
    18c4:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    18c6:	86 01       	movw	r16, r12
    18c8:	00 5e       	subi	r16, 0xE0	; 224
    18ca:	1f 4f       	sbci	r17, 0xFF	; 255
    18cc:	98 e0       	ldi	r25, 0x08	; 8
    18ce:	89 9f       	mul	r24, r25
    18d0:	00 0d       	add	r16, r0
    18d2:	11 1d       	adc	r17, r1
    18d4:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18d6:	8f b7       	in	r24, 0x3f	; 63
    18d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18da:	f8 94       	cli
	return flags;
    18dc:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    18de:	c6 01       	movw	r24, r12
    18e0:	f4 dc       	rcall	.-1560   	; 0x12ca <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    18e2:	f8 01       	movw	r30, r16
    18e4:	80 81       	ld	r24, Z
    18e6:	f7 01       	movw	r30, r14
    18e8:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    18ea:	f8 01       	movw	r30, r16
    18ec:	82 81       	ldd	r24, Z+2	; 0x02
    18ee:	f7 01       	movw	r30, r14
    18f0:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    18f2:	f8 01       	movw	r30, r16
    18f4:	81 81       	ldd	r24, Z+1	; 0x01
    18f6:	f7 01       	movw	r30, r14
    18f8:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    18fa:	b0 fe       	sbrs	r11, 0
    18fc:	04 c0       	rjmp	.+8      	; 0x1906 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    18fe:	f8 01       	movw	r30, r16
    1900:	86 81       	ldd	r24, Z+6	; 0x06
    1902:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    1904:	83 83       	std	Z+3, r24	; 0x03
    1906:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1908:	ff dc       	rcall	.-1538   	; 0x1308 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    190a:	af be       	out	0x3f, r10	; 63
    190c:	0f 90       	pop	r0
    190e:	df 91       	pop	r29
    1910:	cf 91       	pop	r28
    1912:	1f 91       	pop	r17
    1914:	0f 91       	pop	r16
    1916:	ff 90       	pop	r15
    1918:	ef 90       	pop	r14
    191a:	df 90       	pop	r13
    191c:	cf 90       	pop	r12
    191e:	bf 90       	pop	r11
    1920:	af 90       	pop	r10
    1922:	08 95       	ret

00001924 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1924:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1926:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1928:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    192a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    192c:	60 83       	st	Z, r22
	ret                             // Return to caller
    192e:	08 95       	ret

00001930 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1930:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1934:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1936:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1938:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    193c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    193e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1942:	08 95       	ret

00001944 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1944:	cf 92       	push	r12
    1946:	df 92       	push	r13
    1948:	ef 92       	push	r14
    194a:	ff 92       	push	r15
    194c:	0f 93       	push	r16
    194e:	1f 93       	push	r17
    1950:	cf 93       	push	r28
    1952:	df 93       	push	r29
    1954:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    1956:	d9 01       	movw	r26, r18
    1958:	c8 01       	movw	r24, r16
    195a:	b6 95       	lsr	r27
    195c:	a7 95       	ror	r26
    195e:	97 95       	ror	r25
    1960:	87 95       	ror	r24
    1962:	48 17       	cp	r20, r24
    1964:	59 07       	cpc	r21, r25
    1966:	6a 07       	cpc	r22, r26
    1968:	7b 07       	cpc	r23, r27
    196a:	70 f4       	brcc	.+28     	; 0x1988 <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    196c:	6a 01       	movw	r12, r20
    196e:	7b 01       	movw	r14, r22
    1970:	cc 0c       	add	r12, r12
    1972:	dd 1c       	adc	r13, r13
    1974:	ee 1c       	adc	r14, r14
    1976:	ff 1c       	adc	r15, r15
    1978:	c9 01       	movw	r24, r18
    197a:	b8 01       	movw	r22, r16
    197c:	a7 01       	movw	r20, r14
    197e:	96 01       	movw	r18, r12
    1980:	7d d3       	rcall	.+1786   	; 0x207c <__udivmodsi4>
    1982:	21 50       	subi	r18, 0x01	; 1
    1984:	31 09       	sbc	r19, r1
    1986:	02 c0       	rjmp	.+4      	; 0x198c <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    1988:	20 e0       	ldi	r18, 0x00	; 0
    198a:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    198c:	83 2f       	mov	r24, r19
    198e:	8f 70       	andi	r24, 0x0F	; 15
    1990:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    1992:	2e 83       	std	Y+6, r18	; 0x06
}
    1994:	df 91       	pop	r29
    1996:	cf 91       	pop	r28
    1998:	1f 91       	pop	r17
    199a:	0f 91       	pop	r16
    199c:	ff 90       	pop	r15
    199e:	ef 90       	pop	r14
    19a0:	df 90       	pop	r13
    19a2:	cf 90       	pop	r12
    19a4:	08 95       	ret

000019a6 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    19a6:	df 92       	push	r13
    19a8:	ef 92       	push	r14
    19aa:	ff 92       	push	r15
    19ac:	0f 93       	push	r16
    19ae:	1f 93       	push	r17
    19b0:	cf 93       	push	r28
    19b2:	df 93       	push	r29
    19b4:	1f 92       	push	r1
    19b6:	cd b7       	in	r28, 0x3d	; 61
    19b8:	de b7       	in	r29, 0x3e	; 62
    19ba:	7c 01       	movw	r14, r24
    19bc:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    19be:	00 97       	sbiw	r24, 0x00	; 0
    19c0:	09 f4       	brne	.+2      	; 0x19c4 <usart_init_spi+0x1e>
    19c2:	b2 c1       	rjmp	.+868    	; 0x1d28 <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    19c4:	80 3c       	cpi	r24, 0xC0	; 192
    19c6:	91 05       	cpc	r25, r1
    19c8:	21 f4       	brne	.+8      	; 0x19d2 <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    19ca:	60 e1       	ldi	r22, 0x10	; 16
    19cc:	80 e0       	ldi	r24, 0x00	; 0
    19ce:	03 d9       	rcall	.-3578   	; 0xbd6 <sysclk_enable_module>
    19d0:	ab c1       	rjmp	.+854    	; 0x1d28 <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    19d2:	80 e8       	ldi	r24, 0x80	; 128
    19d4:	e8 16       	cp	r14, r24
    19d6:	81 e0       	ldi	r24, 0x01	; 1
    19d8:	f8 06       	cpc	r15, r24
    19da:	21 f4       	brne	.+8      	; 0x19e4 <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    19dc:	62 e0       	ldi	r22, 0x02	; 2
    19de:	80 e0       	ldi	r24, 0x00	; 0
    19e0:	fa d8       	rcall	.-3596   	; 0xbd6 <sysclk_enable_module>
    19e2:	a2 c1       	rjmp	.+836    	; 0x1d28 <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    19e4:	e1 14       	cp	r14, r1
    19e6:	e1 e0       	ldi	r30, 0x01	; 1
    19e8:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    19ea:	21 f4       	brne	.+8      	; 0x19f4 <usart_init_spi+0x4e>
    19ec:	61 e0       	ldi	r22, 0x01	; 1
    19ee:	80 e0       	ldi	r24, 0x00	; 0
    19f0:	f2 d8       	rcall	.-3612   	; 0xbd6 <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    19f2:	9a c1       	rjmp	.+820    	; 0x1d28 <usart_init_spi+0x382>
    19f4:	f0 e8       	ldi	r31, 0x80	; 128
    19f6:	ef 16       	cp	r14, r31
    19f8:	f3 e0       	ldi	r31, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    19fa:	ff 06       	cpc	r15, r31
    19fc:	21 f4       	brne	.+8      	; 0x1a06 <usart_init_spi+0x60>
    19fe:	61 e0       	ldi	r22, 0x01	; 1
    1a00:	81 e0       	ldi	r24, 0x01	; 1
    1a02:	e9 d8       	rcall	.-3630   	; 0xbd6 <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    1a04:	91 c1       	rjmp	.+802    	; 0x1d28 <usart_init_spi+0x382>
    1a06:	30 e9       	ldi	r19, 0x90	; 144
    1a08:	e3 16       	cp	r14, r19
    1a0a:	33 e0       	ldi	r19, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    1a0c:	f3 06       	cpc	r15, r19
    1a0e:	21 f4       	brne	.+8      	; 0x1a18 <usart_init_spi+0x72>
    1a10:	61 e0       	ldi	r22, 0x01	; 1
    1a12:	82 e0       	ldi	r24, 0x02	; 2
    1a14:	e0 d8       	rcall	.-3648   	; 0xbd6 <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    1a16:	88 c1       	rjmp	.+784    	; 0x1d28 <usart_init_spi+0x382>
    1a18:	e1 14       	cp	r14, r1
    1a1a:	82 e0       	ldi	r24, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    1a1c:	f8 06       	cpc	r15, r24
    1a1e:	21 f4       	brne	.+8      	; 0x1a28 <usart_init_spi+0x82>
    1a20:	62 e0       	ldi	r22, 0x02	; 2
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	d8 d8       	rcall	.-3664   	; 0xbd6 <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    1a26:	80 c1       	rjmp	.+768    	; 0x1d28 <usart_init_spi+0x382>
    1a28:	e0 e4       	ldi	r30, 0x40	; 64
    1a2a:	ee 16       	cp	r14, r30
    1a2c:	e2 e0       	ldi	r30, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1a2e:	fe 06       	cpc	r15, r30
    1a30:	21 f4       	brne	.+8      	; 0x1a3a <usart_init_spi+0x94>
    1a32:	62 e0       	ldi	r22, 0x02	; 2
    1a34:	82 e0       	ldi	r24, 0x02	; 2
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1a36:	cf d8       	rcall	.-3682   	; 0xbd6 <sysclk_enable_module>
    1a38:	77 c1       	rjmp	.+750    	; 0x1d28 <usart_init_spi+0x382>
    1a3a:	f0 e2       	ldi	r31, 0x20	; 32
    1a3c:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1a3e:	f3 e0       	ldi	r31, 0x03	; 3
    1a40:	ff 06       	cpc	r15, r31
    1a42:	21 f4       	brne	.+8      	; 0x1a4c <usart_init_spi+0xa6>
    1a44:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1a46:	82 e0       	ldi	r24, 0x02	; 2
    1a48:	c6 d8       	rcall	.-3700   	; 0xbd6 <sysclk_enable_module>
    1a4a:	6e c1       	rjmp	.+732    	; 0x1d28 <usart_init_spi+0x382>
    1a4c:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1a4e:	38 e0       	ldi	r19, 0x08	; 8
    1a50:	f3 06       	cpc	r15, r19
    1a52:	21 f4       	brne	.+8      	; 0x1a5c <usart_init_spi+0xb6>
    1a54:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1a56:	83 e0       	ldi	r24, 0x03	; 3
    1a58:	be d8       	rcall	.-3716   	; 0xbd6 <sysclk_enable_module>
    1a5a:	66 c1       	rjmp	.+716    	; 0x1d28 <usart_init_spi+0x382>
    1a5c:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1a5e:	89 e0       	ldi	r24, 0x09	; 9
    1a60:	f8 06       	cpc	r15, r24
    1a62:	21 f4       	brne	.+8      	; 0x1a6c <usart_init_spi+0xc6>
    1a64:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1a66:	84 e0       	ldi	r24, 0x04	; 4
    1a68:	b6 d8       	rcall	.-3732   	; 0xbd6 <sysclk_enable_module>
    1a6a:	5e c1       	rjmp	.+700    	; 0x1d28 <usart_init_spi+0x382>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1a6c:	e1 14       	cp	r14, r1
    1a6e:	ea e0       	ldi	r30, 0x0A	; 10
    1a70:	fe 06       	cpc	r15, r30
    1a72:	21 f4       	brne	.+8      	; 0x1a7c <usart_init_spi+0xd6>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1a74:	61 e0       	ldi	r22, 0x01	; 1
    1a76:	85 e0       	ldi	r24, 0x05	; 5
    1a78:	ae d8       	rcall	.-3748   	; 0xbd6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1a7a:	56 c1       	rjmp	.+684    	; 0x1d28 <usart_init_spi+0x382>
    1a7c:	e1 14       	cp	r14, r1
    1a7e:	fb e0       	ldi	r31, 0x0B	; 11
    1a80:	ff 06       	cpc	r15, r31
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1a82:	21 f4       	brne	.+8      	; 0x1a8c <usart_init_spi+0xe6>
    1a84:	61 e0       	ldi	r22, 0x01	; 1
    1a86:	86 e0       	ldi	r24, 0x06	; 6
    1a88:	a6 d8       	rcall	.-3764   	; 0xbd6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1a8a:	4e c1       	rjmp	.+668    	; 0x1d28 <usart_init_spi+0x382>
    1a8c:	30 e4       	ldi	r19, 0x40	; 64
    1a8e:	e3 16       	cp	r14, r19
    1a90:	38 e0       	ldi	r19, 0x08	; 8
    1a92:	f3 06       	cpc	r15, r19
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1a94:	21 f4       	brne	.+8      	; 0x1a9e <usart_init_spi+0xf8>
    1a96:	62 e0       	ldi	r22, 0x02	; 2
    1a98:	83 e0       	ldi	r24, 0x03	; 3
    1a9a:	9d d8       	rcall	.-3782   	; 0xbd6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1a9c:	45 c1       	rjmp	.+650    	; 0x1d28 <usart_init_spi+0x382>
    1a9e:	80 e4       	ldi	r24, 0x40	; 64
    1aa0:	e8 16       	cp	r14, r24
    1aa2:	89 e0       	ldi	r24, 0x09	; 9
    1aa4:	f8 06       	cpc	r15, r24
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1aa6:	21 f4       	brne	.+8      	; 0x1ab0 <usart_init_spi+0x10a>
    1aa8:	62 e0       	ldi	r22, 0x02	; 2
    1aaa:	84 e0       	ldi	r24, 0x04	; 4
    1aac:	94 d8       	rcall	.-3800   	; 0xbd6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1aae:	3c c1       	rjmp	.+632    	; 0x1d28 <usart_init_spi+0x382>
    1ab0:	e0 e4       	ldi	r30, 0x40	; 64
    1ab2:	ee 16       	cp	r14, r30
    1ab4:	ea e0       	ldi	r30, 0x0A	; 10
    1ab6:	fe 06       	cpc	r15, r30
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1ab8:	21 f4       	brne	.+8      	; 0x1ac2 <usart_init_spi+0x11c>
    1aba:	62 e0       	ldi	r22, 0x02	; 2
    1abc:	85 e0       	ldi	r24, 0x05	; 5
    1abe:	8b d8       	rcall	.-3818   	; 0xbd6 <sysclk_enable_module>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1ac0:	33 c1       	rjmp	.+614    	; 0x1d28 <usart_init_spi+0x382>
    1ac2:	f0 e9       	ldi	r31, 0x90	; 144
    1ac4:	ef 16       	cp	r14, r31
    1ac6:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    1ac8:	ff 06       	cpc	r15, r31
    1aca:	21 f4       	brne	.+8      	; 0x1ad4 <usart_init_spi+0x12e>
    1acc:	64 e0       	ldi	r22, 0x04	; 4
    1ace:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1ad0:	82 d8       	rcall	.-3836   	; 0xbd6 <sysclk_enable_module>
    1ad2:	2a c1       	rjmp	.+596    	; 0x1d28 <usart_init_spi+0x382>
    1ad4:	30 e9       	ldi	r19, 0x90	; 144
    1ad6:	e3 16       	cp	r14, r19
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    1ad8:	39 e0       	ldi	r19, 0x09	; 9
    1ada:	f3 06       	cpc	r15, r19
    1adc:	21 f4       	brne	.+8      	; 0x1ae6 <usart_init_spi+0x140>
    1ade:	64 e0       	ldi	r22, 0x04	; 4
    1ae0:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1ae2:	79 d8       	rcall	.-3854   	; 0xbd6 <sysclk_enable_module>
    1ae4:	21 c1       	rjmp	.+578    	; 0x1d28 <usart_init_spi+0x382>
    1ae6:	80 e9       	ldi	r24, 0x90	; 144
    1ae8:	e8 16       	cp	r14, r24
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    1aea:	8a e0       	ldi	r24, 0x0A	; 10
    1aec:	f8 06       	cpc	r15, r24
    1aee:	21 f4       	brne	.+8      	; 0x1af8 <usart_init_spi+0x152>
    1af0:	64 e0       	ldi	r22, 0x04	; 4
    1af2:	85 e0       	ldi	r24, 0x05	; 5
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1af4:	70 d8       	rcall	.-3872   	; 0xbd6 <sysclk_enable_module>
    1af6:	18 c1       	rjmp	.+560    	; 0x1d28 <usart_init_spi+0x382>
    1af8:	e0 e9       	ldi	r30, 0x90	; 144
    1afa:	ee 16       	cp	r14, r30
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    1afc:	eb e0       	ldi	r30, 0x0B	; 11
    1afe:	fe 06       	cpc	r15, r30
    1b00:	21 f4       	brne	.+8      	; 0x1b0a <usart_init_spi+0x164>
    1b02:	64 e0       	ldi	r22, 0x04	; 4
    1b04:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1b06:	67 d8       	rcall	.-3890   	; 0xbd6 <sysclk_enable_module>
    1b08:	0f c1       	rjmp	.+542    	; 0x1d28 <usart_init_spi+0x382>
    1b0a:	f0 ec       	ldi	r31, 0xC0	; 192
    1b0c:	ef 16       	cp	r14, r31
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    1b0e:	f8 e0       	ldi	r31, 0x08	; 8
    1b10:	ff 06       	cpc	r15, r31
    1b12:	21 f4       	brne	.+8      	; 0x1b1c <usart_init_spi+0x176>
    1b14:	68 e0       	ldi	r22, 0x08	; 8
    1b16:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    1b18:	5e d8       	rcall	.-3908   	; 0xbd6 <sysclk_enable_module>
    1b1a:	06 c1       	rjmp	.+524    	; 0x1d28 <usart_init_spi+0x382>
    1b1c:	30 ec       	ldi	r19, 0xC0	; 192
    1b1e:	e3 16       	cp	r14, r19
    1b20:	39 e0       	ldi	r19, 0x09	; 9
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1b22:	f3 06       	cpc	r15, r19
    1b24:	21 f4       	brne	.+8      	; 0x1b2e <usart_init_spi+0x188>
    1b26:	68 e0       	ldi	r22, 0x08	; 8
    1b28:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    1b2a:	55 d8       	rcall	.-3926   	; 0xbd6 <sysclk_enable_module>
    1b2c:	fd c0       	rjmp	.+506    	; 0x1d28 <usart_init_spi+0x382>
    1b2e:	80 ea       	ldi	r24, 0xA0	; 160
    1b30:	e8 16       	cp	r14, r24
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1b32:	88 e0       	ldi	r24, 0x08	; 8
    1b34:	f8 06       	cpc	r15, r24
    1b36:	61 f4       	brne	.+24     	; 0x1b50 <usart_init_spi+0x1aa>
    1b38:	60 e1       	ldi	r22, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1b3a:	83 e0       	ldi	r24, 0x03	; 3
    1b3c:	4c d8       	rcall	.-3944   	; 0xbd6 <sysclk_enable_module>
    1b3e:	e0 ea       	ldi	r30, 0xA0	; 160
    1b40:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1b42:	84 81       	ldd	r24, Z+4	; 0x04
    1b44:	8f 7e       	andi	r24, 0xEF	; 239
    1b46:	84 83       	std	Z+4, r24	; 0x04
    1b48:	f8 01       	movw	r30, r16
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    1b4a:	24 81       	ldd	r18, Z+4	; 0x04
    1b4c:	22 50       	subi	r18, 0x02	; 2
    1b4e:	4c c0       	rjmp	.+152    	; 0x1be8 <usart_init_spi+0x242>
    1b50:	f0 ea       	ldi	r31, 0xA0	; 160
    1b52:	ef 16       	cp	r14, r31
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1b54:	f9 e0       	ldi	r31, 0x09	; 9
    1b56:	ff 06       	cpc	r15, r31
    1b58:	21 f4       	brne	.+8      	; 0x1b62 <usart_init_spi+0x1bc>
    1b5a:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    1b5c:	84 e0       	ldi	r24, 0x04	; 4
    1b5e:	3b d8       	rcall	.-3978   	; 0xbd6 <sysclk_enable_module>
    1b60:	e3 c0       	rjmp	.+454    	; 0x1d28 <usart_init_spi+0x382>
    1b62:	30 ea       	ldi	r19, 0xA0	; 160
    1b64:	e3 16       	cp	r14, r19
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1b66:	3a e0       	ldi	r19, 0x0A	; 10
    1b68:	f3 06       	cpc	r15, r19
    1b6a:	21 f4       	brne	.+8      	; 0x1b74 <usart_init_spi+0x1ce>
    1b6c:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    1b6e:	85 e0       	ldi	r24, 0x05	; 5
    1b70:	32 d8       	rcall	.-3996   	; 0xbd6 <sysclk_enable_module>
    1b72:	da c0       	rjmp	.+436    	; 0x1d28 <usart_init_spi+0x382>
    1b74:	80 ea       	ldi	r24, 0xA0	; 160
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1b76:	e8 16       	cp	r14, r24
    1b78:	8b e0       	ldi	r24, 0x0B	; 11
    1b7a:	f8 06       	cpc	r15, r24
    1b7c:	21 f4       	brne	.+8      	; 0x1b86 <usart_init_spi+0x1e0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1b7e:	60 e1       	ldi	r22, 0x10	; 16
    1b80:	86 e0       	ldi	r24, 0x06	; 6
    1b82:	29 d8       	rcall	.-4014   	; 0xbd6 <sysclk_enable_module>
    1b84:	d1 c0       	rjmp	.+418    	; 0x1d28 <usart_init_spi+0x382>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1b86:	e0 eb       	ldi	r30, 0xB0	; 176
    1b88:	ee 16       	cp	r14, r30
    1b8a:	e8 e0       	ldi	r30, 0x08	; 8
    1b8c:	fe 06       	cpc	r15, r30
    1b8e:	21 f4       	brne	.+8      	; 0x1b98 <usart_init_spi+0x1f2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1b90:	60 e2       	ldi	r22, 0x20	; 32
    1b92:	83 e0       	ldi	r24, 0x03	; 3
    1b94:	20 d8       	rcall	.-4032   	; 0xbd6 <sysclk_enable_module>
    1b96:	c8 c0       	rjmp	.+400    	; 0x1d28 <usart_init_spi+0x382>
    1b98:	f0 eb       	ldi	r31, 0xB0	; 176
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    1b9a:	ef 16       	cp	r14, r31
    1b9c:	f9 e0       	ldi	r31, 0x09	; 9
    1b9e:	ff 06       	cpc	r15, r31
    1ba0:	21 f4       	brne	.+8      	; 0x1baa <usart_init_spi+0x204>
    1ba2:	60 e2       	ldi	r22, 0x20	; 32
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1ba4:	84 e0       	ldi	r24, 0x04	; 4
    1ba6:	17 d8       	rcall	.-4050   	; 0xbd6 <sysclk_enable_module>
    1ba8:	bf c0       	rjmp	.+382    	; 0x1d28 <usart_init_spi+0x382>
    1baa:	30 e8       	ldi	r19, 0x80	; 128
    1bac:	e3 16       	cp	r14, r19
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1bae:	34 e0       	ldi	r19, 0x04	; 4
    1bb0:	f3 06       	cpc	r15, r19
    1bb2:	21 f4       	brne	.+8      	; 0x1bbc <usart_init_spi+0x216>
    1bb4:	60 e4       	ldi	r22, 0x40	; 64
    1bb6:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1bb8:	0e d8       	rcall	.-4068   	; 0xbd6 <sysclk_enable_module>
    1bba:	b6 c0       	rjmp	.+364    	; 0x1d28 <usart_init_spi+0x382>
    1bbc:	80 ea       	ldi	r24, 0xA0	; 160
    1bbe:	e8 16       	cp	r14, r24
    1bc0:	84 e0       	ldi	r24, 0x04	; 4
    1bc2:	f8 06       	cpc	r15, r24
    1bc4:	21 f4       	brne	.+8      	; 0x1bce <usart_init_spi+0x228>
    1bc6:	60 e4       	ldi	r22, 0x40	; 64
    1bc8:	85 e0       	ldi	r24, 0x05	; 5
    1bca:	05 d8       	rcall	.-4086   	; 0xbd6 <sysclk_enable_module>
    1bcc:	ad c0       	rjmp	.+346    	; 0x1d28 <usart_init_spi+0x382>
    1bce:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1bd0:	84 81       	ldd	r24, Z+4	; 0x04
    1bd2:	8f 7e       	andi	r24, 0xEF	; 239
    1bd4:	84 83       	std	Z+4, r24	; 0x04
    1bd6:	fb 01       	movw	r30, r22
    1bd8:	24 81       	ldd	r18, Z+4	; 0x04
    1bda:	22 50       	subi	r18, 0x02	; 2
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    1bdc:	c7 01       	movw	r24, r14
    1bde:	f0 ea       	ldi	r31, 0xA0	; 160
    1be0:	ef 16       	cp	r14, r31
    1be2:	f8 e0       	ldi	r31, 0x08	; 8
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    1be4:	ff 06       	cpc	r15, r31
    1be6:	49 f4       	brne	.+18     	; 0x1bfa <usart_init_spi+0x254>
    1be8:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
    1bec:	84 fd       	sbrc	r24, 4
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    1bee:	a5 c0       	rjmp	.+330    	; 0x1d3a <usart_init_spi+0x394>
    1bf0:	0f 2e       	mov	r0, r31
    1bf2:	f1 e1       	ldi	r31, 0x11	; 17
    1bf4:	df 2e       	mov	r13, r31
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    1bf6:	f0 2d       	mov	r31, r0
    1bf8:	a4 c0       	rjmp	.+328    	; 0x1d42 <usart_init_spi+0x39c>
    1bfa:	80 3b       	cpi	r24, 0xB0	; 176
    1bfc:	38 e0       	ldi	r19, 0x08	; 8
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    1bfe:	93 07       	cpc	r25, r19
    1c00:	91 f0       	breq	.+36     	; 0x1c26 <usart_init_spi+0x280>
    1c02:	80 3a       	cpi	r24, 0xA0	; 160
    1c04:	e9 e0       	ldi	r30, 0x09	; 9
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    1c06:	9e 07       	cpc	r25, r30
    1c08:	49 f4       	brne	.+18     	; 0x1c1c <usart_init_spi+0x276>
    1c0a:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
    1c0e:	34 fd       	sbrc	r19, 4
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    1c10:	9b c0       	rjmp	.+310    	; 0x1d48 <usart_init_spi+0x3a2>
    1c12:	0f 2e       	mov	r0, r31
    1c14:	f9 e1       	ldi	r31, 0x19	; 25
    1c16:	df 2e       	mov	r13, r31
    1c18:	f0 2d       	mov	r31, r0
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1c1a:	16 c0       	rjmp	.+44     	; 0x1c48 <usart_init_spi+0x2a2>
    1c1c:	80 3b       	cpi	r24, 0xB0	; 176
    1c1e:	f9 e0       	ldi	r31, 0x09	; 9
    1c20:	9f 07       	cpc	r25, r31
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    1c22:	f1 f0       	breq	.+60     	; 0x1c60 <usart_init_spi+0x2ba>
    1c24:	04 c0       	rjmp	.+8      	; 0x1c2e <usart_init_spi+0x288>
    1c26:	0f 2e       	mov	r0, r31
    1c28:	f5 e1       	ldi	r31, 0x15	; 21
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    1c2a:	df 2e       	mov	r13, r31
    1c2c:	f0 2d       	mov	r31, r0
    1c2e:	80 3a       	cpi	r24, 0xA0	; 160
    1c30:	3a e0       	ldi	r19, 0x0A	; 10
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1c32:	93 07       	cpc	r25, r19
    1c34:	49 f4       	brne	.+18     	; 0x1c48 <usart_init_spi+0x2a2>
    1c36:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    1c3a:	84 fd       	sbrc	r24, 4
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    1c3c:	8a c0       	rjmp	.+276    	; 0x1d52 <usart_init_spi+0x3ac>
    1c3e:	0f 2e       	mov	r0, r31
    1c40:	f1 e2       	ldi	r31, 0x21	; 33
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1c42:	df 2e       	mov	r13, r31
    1c44:	f0 2d       	mov	r31, r0
    1c46:	15 c0       	rjmp	.+42     	; 0x1c72 <usart_init_spi+0x2cc>
    1c48:	80 3a       	cpi	r24, 0xA0	; 160
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    1c4a:	9b 40       	sbci	r25, 0x0B	; 11
    1c4c:	91 f4       	brne	.+36     	; 0x1c72 <usart_init_spi+0x2cc>
    1c4e:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    1c52:	84 fd       	sbrc	r24, 4
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1c54:	0a c0       	rjmp	.+20     	; 0x1c6a <usart_init_spi+0x2c4>
    1c56:	0f 2e       	mov	r0, r31
    1c58:	f9 e2       	ldi	r31, 0x29	; 41
    1c5a:	df 2e       	mov	r13, r31
    1c5c:	f0 2d       	mov	r31, r0
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    1c5e:	09 c0       	rjmp	.+18     	; 0x1c72 <usart_init_spi+0x2cc>
    1c60:	0f 2e       	mov	r0, r31
    1c62:	fd e1       	ldi	r31, 0x1D	; 29
    1c64:	df 2e       	mov	r13, r31
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1c66:	f0 2d       	mov	r31, r0
    1c68:	04 c0       	rjmp	.+8      	; 0x1c72 <usart_init_spi+0x2cc>
    1c6a:	0f 2e       	mov	r0, r31
    1c6c:	fd e2       	ldi	r31, 0x2D	; 45
    1c6e:	df 2e       	mov	r13, r31
    1c70:	f0 2d       	mov	r31, r0
    1c72:	ed 2d       	mov	r30, r13
    1c74:	e6 95       	lsr	r30
    1c76:	e6 95       	lsr	r30
    1c78:	e6 95       	lsr	r30
    1c7a:	30 e2       	ldi	r19, 0x20	; 32
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1c7c:	e3 9f       	mul	r30, r19
    1c7e:	f0 01       	movw	r30, r0
    1c80:	11 24       	eor	r1, r1
    1c82:	fa 5f       	subi	r31, 0xFA	; 250
    1c84:	3d 2d       	mov	r19, r13
    1c86:	37 70       	andi	r19, 0x07	; 7
    1c88:	81 e0       	ldi	r24, 0x01	; 1
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1c8c:	03 2e       	mov	r0, r19
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    1c8e:	02 c0       	rjmp	.+4      	; 0x1c94 <usart_init_spi+0x2ee>
    1c90:	88 0f       	add	r24, r24
    1c92:	99 1f       	adc	r25, r25
    1c94:	0a 94       	dec	r0
    1c96:	e2 f7       	brpl	.-8      	; 0x1c90 <usart_init_spi+0x2ea>
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    1c98:	81 83       	std	Z+1, r24	; 0x01
    1c9a:	22 30       	cpi	r18, 0x02	; 2

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    1c9c:	10 f0       	brcs	.+4      	; 0x1ca2 <usart_init_spi+0x2fc>
    1c9e:	40 e0       	ldi	r20, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1ca0:	01 c0       	rjmp	.+2      	; 0x1ca4 <usart_init_spi+0x2fe>
    1ca2:	40 e4       	ldi	r20, 0x40	; 64
	cpu_irq_disable();
    1ca4:	df 01       	movw	r26, r30
	return flags;
    1ca6:	50 96       	adiw	r26, 0x10	; 16
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    1ca8:	a3 0f       	add	r26, r19
    1caa:	b1 1d       	adc	r27, r1
    1cac:	9f b7       	in	r25, 0x3f	; 63
	*pin_ctrl |= mode;
    1cae:	99 83       	std	Y+1, r25	; 0x01
    1cb0:	f8 94       	cli
    1cb2:	39 81       	ldd	r19, Y+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cb4:	2c 91       	ld	r18, X
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1cb6:	27 70       	andi	r18, 0x07	; 7
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1cb8:	2c 93       	st	X, r18
    1cba:	9c 91       	ld	r25, X
    1cbc:	94 2b       	or	r25, r20
    1cbe:	9c 93       	st	X, r25
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    1cc0:	3f bf       	out	0x3f, r19	; 63
    1cc2:	85 83       	std	Z+5, r24	; 0x05
    1cc4:	f7 01       	movw	r30, r14
    1cc6:	85 81       	ldd	r24, Z+5	; 0x05
    1cc8:	80 6c       	ori	r24, 0xC0	; 192
		usart->CTRLC |= USART_UCPHA_bm;
    1cca:	85 83       	std	Z+5, r24	; 0x05
    1ccc:	f8 01       	movw	r30, r16
    1cce:	84 81       	ldd	r24, Z+4	; 0x04
    1cd0:	8d 7f       	andi	r24, 0xFD	; 253
    1cd2:	81 30       	cpi	r24, 0x01	; 1
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    1cd4:	29 f4       	brne	.+10     	; 0x1ce0 <usart_init_spi+0x33a>
    1cd6:	f7 01       	movw	r30, r14
    1cd8:	85 81       	ldd	r24, Z+5	; 0x05
    1cda:	82 60       	ori	r24, 0x02	; 2
	}
	if (opt->data_order) {
    1cdc:	85 83       	std	Z+5, r24	; 0x05
    1cde:	04 c0       	rjmp	.+8      	; 0x1ce8 <usart_init_spi+0x342>
    1ce0:	f7 01       	movw	r30, r14
    1ce2:	85 81       	ldd	r24, Z+5	; 0x05
		(usart)->CTRLC |= USART_DORD_bm;
    1ce4:	8d 7f       	andi	r24, 0xFD	; 253
    1ce6:	85 83       	std	Z+5, r24	; 0x05
    1ce8:	f8 01       	movw	r30, r16
    1cea:	85 81       	ldd	r24, Z+5	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    1cec:	88 23       	and	r24, r24
    1cee:	29 f0       	breq	.+10     	; 0x1cfa <usart_init_spi+0x354>
    1cf0:	f7 01       	movw	r30, r14
    1cf2:	85 81       	ldd	r24, Z+5	; 0x05
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1cf4:	84 60       	ori	r24, 0x04	; 4
    1cf6:	85 83       	std	Z+5, r24	; 0x05
    1cf8:	04 c0       	rjmp	.+8      	; 0x1d02 <usart_init_spi+0x35c>
    1cfa:	f7 01       	movw	r30, r14
    1cfc:	85 81       	ldd	r24, Z+5	; 0x05
    1cfe:	8b 7f       	andi	r24, 0xFB	; 251
    1d00:	85 83       	std	Z+5, r24	; 0x05
    1d02:	f8 01       	movw	r30, r16
    1d04:	40 81       	ld	r20, Z
    1d06:	51 81       	ldd	r21, Z+1	; 0x01
    1d08:	62 81       	ldd	r22, Z+2	; 0x02
    1d0a:	73 81       	ldd	r23, Z+3	; 0x03
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    1d0c:	00 e0       	ldi	r16, 0x00	; 0
    1d0e:	12 e1       	ldi	r17, 0x12	; 18
    1d10:	2a e7       	ldi	r18, 0x7A	; 122
    1d12:	30 e0       	ldi	r19, 0x00	; 0
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1d14:	c7 01       	movw	r24, r14
    1d16:	16 de       	rcall	.-980    	; 0x1944 <usart_spi_set_baudrate>
    1d18:	f7 01       	movw	r30, r14
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1d1a:	84 81       	ldd	r24, Z+4	; 0x04
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1d1c:	88 60       	ori	r24, 0x08	; 8
    1d1e:	84 83       	std	Z+4, r24	; 0x04
    1d20:	84 81       	ldd	r24, Z+4	; 0x04
    1d22:	80 61       	ori	r24, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1d24:	84 83       	std	Z+4, r24	; 0x04
    1d26:	1a c0       	rjmp	.+52     	; 0x1d5c <usart_init_spi+0x3b6>
    1d28:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1d2a:	84 81       	ldd	r24, Z+4	; 0x04
    1d2c:	8f 7e       	andi	r24, 0xEF	; 239
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1d2e:	84 83       	std	Z+4, r24	; 0x04
    1d30:	f8 01       	movw	r30, r16
    1d32:	24 81       	ldd	r18, Z+4	; 0x04
    1d34:	22 50       	subi	r18, 0x02	; 2
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1d36:	c7 01       	movw	r24, r14
    1d38:	60 cf       	rjmp	.-320    	; 0x1bfa <usart_init_spi+0x254>
    1d3a:	0f 2e       	mov	r0, r31
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1d3c:	f5 e1       	ldi	r31, 0x15	; 21
    1d3e:	df 2e       	mov	r13, r31
    1d40:	f0 2d       	mov	r31, r0
    1d42:	80 ea       	ldi	r24, 0xA0	; 160
    1d44:	98 e0       	ldi	r25, 0x08	; 8
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    1d46:	6a cf       	rjmp	.-300    	; 0x1c1c <usart_init_spi+0x276>
    1d48:	0f 2e       	mov	r0, r31
    1d4a:	fd e1       	ldi	r31, 0x1D	; 29
    1d4c:	df 2e       	mov	r13, r31
    1d4e:	f0 2d       	mov	r31, r0
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1d50:	7b cf       	rjmp	.-266    	; 0x1c48 <usart_init_spi+0x2a2>
    1d52:	0f 2e       	mov	r0, r31
    1d54:	f5 e2       	ldi	r31, 0x25	; 37
    1d56:	df 2e       	mov	r13, r31
    1d58:	f0 2d       	mov	r31, r0
    1d5a:	8b cf       	rjmp	.-234    	; 0x1c72 <usart_init_spi+0x2cc>
    1d5c:	0f 90       	pop	r0
    1d5e:	df 91       	pop	r29
    1d60:	cf 91       	pop	r28
    1d62:	1f 91       	pop	r17
    1d64:	0f 91       	pop	r16
    1d66:	ff 90       	pop	r15
    1d68:	ef 90       	pop	r14
    1d6a:	df 90       	pop	r13
    1d6c:	08 95       	ret

00001d6e <__subsf3>:
    1d6e:	50 58       	subi	r21, 0x80	; 128

00001d70 <__addsf3>:
    1d70:	bb 27       	eor	r27, r27
    1d72:	aa 27       	eor	r26, r26
    1d74:	0e d0       	rcall	.+28     	; 0x1d92 <__addsf3x>
    1d76:	e5 c0       	rjmp	.+458    	; 0x1f42 <__fp_round>
    1d78:	d6 d0       	rcall	.+428    	; 0x1f26 <__fp_pscA>
    1d7a:	30 f0       	brcs	.+12     	; 0x1d88 <__addsf3+0x18>
    1d7c:	db d0       	rcall	.+438    	; 0x1f34 <__fp_pscB>
    1d7e:	20 f0       	brcs	.+8      	; 0x1d88 <__addsf3+0x18>
    1d80:	31 f4       	brne	.+12     	; 0x1d8e <__addsf3+0x1e>
    1d82:	9f 3f       	cpi	r25, 0xFF	; 255
    1d84:	11 f4       	brne	.+4      	; 0x1d8a <__addsf3+0x1a>
    1d86:	1e f4       	brtc	.+6      	; 0x1d8e <__addsf3+0x1e>
    1d88:	cb c0       	rjmp	.+406    	; 0x1f20 <__fp_nan>
    1d8a:	0e f4       	brtc	.+2      	; 0x1d8e <__addsf3+0x1e>
    1d8c:	e0 95       	com	r30
    1d8e:	e7 fb       	bst	r30, 7
    1d90:	c1 c0       	rjmp	.+386    	; 0x1f14 <__fp_inf>

00001d92 <__addsf3x>:
    1d92:	e9 2f       	mov	r30, r25
    1d94:	e7 d0       	rcall	.+462    	; 0x1f64 <__fp_split3>
    1d96:	80 f3       	brcs	.-32     	; 0x1d78 <__addsf3+0x8>
    1d98:	ba 17       	cp	r27, r26
    1d9a:	62 07       	cpc	r22, r18
    1d9c:	73 07       	cpc	r23, r19
    1d9e:	84 07       	cpc	r24, r20
    1da0:	95 07       	cpc	r25, r21
    1da2:	18 f0       	brcs	.+6      	; 0x1daa <__addsf3x+0x18>
    1da4:	71 f4       	brne	.+28     	; 0x1dc2 <__addsf3x+0x30>
    1da6:	9e f5       	brtc	.+102    	; 0x1e0e <__addsf3x+0x7c>
    1da8:	ff c0       	rjmp	.+510    	; 0x1fa8 <__fp_zero>
    1daa:	0e f4       	brtc	.+2      	; 0x1dae <__addsf3x+0x1c>
    1dac:	e0 95       	com	r30
    1dae:	0b 2e       	mov	r0, r27
    1db0:	ba 2f       	mov	r27, r26
    1db2:	a0 2d       	mov	r26, r0
    1db4:	0b 01       	movw	r0, r22
    1db6:	b9 01       	movw	r22, r18
    1db8:	90 01       	movw	r18, r0
    1dba:	0c 01       	movw	r0, r24
    1dbc:	ca 01       	movw	r24, r20
    1dbe:	a0 01       	movw	r20, r0
    1dc0:	11 24       	eor	r1, r1
    1dc2:	ff 27       	eor	r31, r31
    1dc4:	59 1b       	sub	r21, r25
    1dc6:	99 f0       	breq	.+38     	; 0x1dee <__addsf3x+0x5c>
    1dc8:	59 3f       	cpi	r21, 0xF9	; 249
    1dca:	50 f4       	brcc	.+20     	; 0x1de0 <__addsf3x+0x4e>
    1dcc:	50 3e       	cpi	r21, 0xE0	; 224
    1dce:	68 f1       	brcs	.+90     	; 0x1e2a <__addsf3x+0x98>
    1dd0:	1a 16       	cp	r1, r26
    1dd2:	f0 40       	sbci	r31, 0x00	; 0
    1dd4:	a2 2f       	mov	r26, r18
    1dd6:	23 2f       	mov	r18, r19
    1dd8:	34 2f       	mov	r19, r20
    1dda:	44 27       	eor	r20, r20
    1ddc:	58 5f       	subi	r21, 0xF8	; 248
    1dde:	f3 cf       	rjmp	.-26     	; 0x1dc6 <__addsf3x+0x34>
    1de0:	46 95       	lsr	r20
    1de2:	37 95       	ror	r19
    1de4:	27 95       	ror	r18
    1de6:	a7 95       	ror	r26
    1de8:	f0 40       	sbci	r31, 0x00	; 0
    1dea:	53 95       	inc	r21
    1dec:	c9 f7       	brne	.-14     	; 0x1de0 <__addsf3x+0x4e>
    1dee:	7e f4       	brtc	.+30     	; 0x1e0e <__addsf3x+0x7c>
    1df0:	1f 16       	cp	r1, r31
    1df2:	ba 0b       	sbc	r27, r26
    1df4:	62 0b       	sbc	r22, r18
    1df6:	73 0b       	sbc	r23, r19
    1df8:	84 0b       	sbc	r24, r20
    1dfa:	ba f0       	brmi	.+46     	; 0x1e2a <__addsf3x+0x98>
    1dfc:	91 50       	subi	r25, 0x01	; 1
    1dfe:	a1 f0       	breq	.+40     	; 0x1e28 <__addsf3x+0x96>
    1e00:	ff 0f       	add	r31, r31
    1e02:	bb 1f       	adc	r27, r27
    1e04:	66 1f       	adc	r22, r22
    1e06:	77 1f       	adc	r23, r23
    1e08:	88 1f       	adc	r24, r24
    1e0a:	c2 f7       	brpl	.-16     	; 0x1dfc <__addsf3x+0x6a>
    1e0c:	0e c0       	rjmp	.+28     	; 0x1e2a <__addsf3x+0x98>
    1e0e:	ba 0f       	add	r27, r26
    1e10:	62 1f       	adc	r22, r18
    1e12:	73 1f       	adc	r23, r19
    1e14:	84 1f       	adc	r24, r20
    1e16:	48 f4       	brcc	.+18     	; 0x1e2a <__addsf3x+0x98>
    1e18:	87 95       	ror	r24
    1e1a:	77 95       	ror	r23
    1e1c:	67 95       	ror	r22
    1e1e:	b7 95       	ror	r27
    1e20:	f7 95       	ror	r31
    1e22:	9e 3f       	cpi	r25, 0xFE	; 254
    1e24:	08 f0       	brcs	.+2      	; 0x1e28 <__addsf3x+0x96>
    1e26:	b3 cf       	rjmp	.-154    	; 0x1d8e <__addsf3+0x1e>
    1e28:	93 95       	inc	r25
    1e2a:	88 0f       	add	r24, r24
    1e2c:	08 f0       	brcs	.+2      	; 0x1e30 <__addsf3x+0x9e>
    1e2e:	99 27       	eor	r25, r25
    1e30:	ee 0f       	add	r30, r30
    1e32:	97 95       	ror	r25
    1e34:	87 95       	ror	r24
    1e36:	08 95       	ret

00001e38 <__fixsfsi>:
    1e38:	04 d0       	rcall	.+8      	; 0x1e42 <__fixunssfsi>
    1e3a:	68 94       	set
    1e3c:	b1 11       	cpse	r27, r1
    1e3e:	b5 c0       	rjmp	.+362    	; 0x1faa <__fp_szero>
    1e40:	08 95       	ret

00001e42 <__fixunssfsi>:
    1e42:	98 d0       	rcall	.+304    	; 0x1f74 <__fp_splitA>
    1e44:	88 f0       	brcs	.+34     	; 0x1e68 <__fixunssfsi+0x26>
    1e46:	9f 57       	subi	r25, 0x7F	; 127
    1e48:	90 f0       	brcs	.+36     	; 0x1e6e <__fixunssfsi+0x2c>
    1e4a:	b9 2f       	mov	r27, r25
    1e4c:	99 27       	eor	r25, r25
    1e4e:	b7 51       	subi	r27, 0x17	; 23
    1e50:	a0 f0       	brcs	.+40     	; 0x1e7a <__fixunssfsi+0x38>
    1e52:	d1 f0       	breq	.+52     	; 0x1e88 <__fixunssfsi+0x46>
    1e54:	66 0f       	add	r22, r22
    1e56:	77 1f       	adc	r23, r23
    1e58:	88 1f       	adc	r24, r24
    1e5a:	99 1f       	adc	r25, r25
    1e5c:	1a f0       	brmi	.+6      	; 0x1e64 <__fixunssfsi+0x22>
    1e5e:	ba 95       	dec	r27
    1e60:	c9 f7       	brne	.-14     	; 0x1e54 <__fixunssfsi+0x12>
    1e62:	12 c0       	rjmp	.+36     	; 0x1e88 <__fixunssfsi+0x46>
    1e64:	b1 30       	cpi	r27, 0x01	; 1
    1e66:	81 f0       	breq	.+32     	; 0x1e88 <__fixunssfsi+0x46>
    1e68:	9f d0       	rcall	.+318    	; 0x1fa8 <__fp_zero>
    1e6a:	b1 e0       	ldi	r27, 0x01	; 1
    1e6c:	08 95       	ret
    1e6e:	9c c0       	rjmp	.+312    	; 0x1fa8 <__fp_zero>
    1e70:	67 2f       	mov	r22, r23
    1e72:	78 2f       	mov	r23, r24
    1e74:	88 27       	eor	r24, r24
    1e76:	b8 5f       	subi	r27, 0xF8	; 248
    1e78:	39 f0       	breq	.+14     	; 0x1e88 <__fixunssfsi+0x46>
    1e7a:	b9 3f       	cpi	r27, 0xF9	; 249
    1e7c:	cc f3       	brlt	.-14     	; 0x1e70 <__fixunssfsi+0x2e>
    1e7e:	86 95       	lsr	r24
    1e80:	77 95       	ror	r23
    1e82:	67 95       	ror	r22
    1e84:	b3 95       	inc	r27
    1e86:	d9 f7       	brne	.-10     	; 0x1e7e <__fixunssfsi+0x3c>
    1e88:	3e f4       	brtc	.+14     	; 0x1e98 <__fixunssfsi+0x56>
    1e8a:	90 95       	com	r25
    1e8c:	80 95       	com	r24
    1e8e:	70 95       	com	r23
    1e90:	61 95       	neg	r22
    1e92:	7f 4f       	sbci	r23, 0xFF	; 255
    1e94:	8f 4f       	sbci	r24, 0xFF	; 255
    1e96:	9f 4f       	sbci	r25, 0xFF	; 255
    1e98:	08 95       	ret

00001e9a <__floatunsisf>:
    1e9a:	e8 94       	clt
    1e9c:	09 c0       	rjmp	.+18     	; 0x1eb0 <__floatsisf+0x12>

00001e9e <__floatsisf>:
    1e9e:	97 fb       	bst	r25, 7
    1ea0:	3e f4       	brtc	.+14     	; 0x1eb0 <__floatsisf+0x12>
    1ea2:	90 95       	com	r25
    1ea4:	80 95       	com	r24
    1ea6:	70 95       	com	r23
    1ea8:	61 95       	neg	r22
    1eaa:	7f 4f       	sbci	r23, 0xFF	; 255
    1eac:	8f 4f       	sbci	r24, 0xFF	; 255
    1eae:	9f 4f       	sbci	r25, 0xFF	; 255
    1eb0:	99 23       	and	r25, r25
    1eb2:	a9 f0       	breq	.+42     	; 0x1ede <__floatsisf+0x40>
    1eb4:	f9 2f       	mov	r31, r25
    1eb6:	96 e9       	ldi	r25, 0x96	; 150
    1eb8:	bb 27       	eor	r27, r27
    1eba:	93 95       	inc	r25
    1ebc:	f6 95       	lsr	r31
    1ebe:	87 95       	ror	r24
    1ec0:	77 95       	ror	r23
    1ec2:	67 95       	ror	r22
    1ec4:	b7 95       	ror	r27
    1ec6:	f1 11       	cpse	r31, r1
    1ec8:	f8 cf       	rjmp	.-16     	; 0x1eba <__floatsisf+0x1c>
    1eca:	fa f4       	brpl	.+62     	; 0x1f0a <__floatsisf+0x6c>
    1ecc:	bb 0f       	add	r27, r27
    1ece:	11 f4       	brne	.+4      	; 0x1ed4 <__floatsisf+0x36>
    1ed0:	60 ff       	sbrs	r22, 0
    1ed2:	1b c0       	rjmp	.+54     	; 0x1f0a <__floatsisf+0x6c>
    1ed4:	6f 5f       	subi	r22, 0xFF	; 255
    1ed6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ed8:	8f 4f       	sbci	r24, 0xFF	; 255
    1eda:	9f 4f       	sbci	r25, 0xFF	; 255
    1edc:	16 c0       	rjmp	.+44     	; 0x1f0a <__floatsisf+0x6c>
    1ede:	88 23       	and	r24, r24
    1ee0:	11 f0       	breq	.+4      	; 0x1ee6 <__floatsisf+0x48>
    1ee2:	96 e9       	ldi	r25, 0x96	; 150
    1ee4:	11 c0       	rjmp	.+34     	; 0x1f08 <__floatsisf+0x6a>
    1ee6:	77 23       	and	r23, r23
    1ee8:	21 f0       	breq	.+8      	; 0x1ef2 <__floatsisf+0x54>
    1eea:	9e e8       	ldi	r25, 0x8E	; 142
    1eec:	87 2f       	mov	r24, r23
    1eee:	76 2f       	mov	r23, r22
    1ef0:	05 c0       	rjmp	.+10     	; 0x1efc <__floatsisf+0x5e>
    1ef2:	66 23       	and	r22, r22
    1ef4:	71 f0       	breq	.+28     	; 0x1f12 <__floatsisf+0x74>
    1ef6:	96 e8       	ldi	r25, 0x86	; 134
    1ef8:	86 2f       	mov	r24, r22
    1efa:	70 e0       	ldi	r23, 0x00	; 0
    1efc:	60 e0       	ldi	r22, 0x00	; 0
    1efe:	2a f0       	brmi	.+10     	; 0x1f0a <__floatsisf+0x6c>
    1f00:	9a 95       	dec	r25
    1f02:	66 0f       	add	r22, r22
    1f04:	77 1f       	adc	r23, r23
    1f06:	88 1f       	adc	r24, r24
    1f08:	da f7       	brpl	.-10     	; 0x1f00 <__floatsisf+0x62>
    1f0a:	88 0f       	add	r24, r24
    1f0c:	96 95       	lsr	r25
    1f0e:	87 95       	ror	r24
    1f10:	97 f9       	bld	r25, 7
    1f12:	08 95       	ret

00001f14 <__fp_inf>:
    1f14:	97 f9       	bld	r25, 7
    1f16:	9f 67       	ori	r25, 0x7F	; 127
    1f18:	80 e8       	ldi	r24, 0x80	; 128
    1f1a:	70 e0       	ldi	r23, 0x00	; 0
    1f1c:	60 e0       	ldi	r22, 0x00	; 0
    1f1e:	08 95       	ret

00001f20 <__fp_nan>:
    1f20:	9f ef       	ldi	r25, 0xFF	; 255
    1f22:	80 ec       	ldi	r24, 0xC0	; 192
    1f24:	08 95       	ret

00001f26 <__fp_pscA>:
    1f26:	00 24       	eor	r0, r0
    1f28:	0a 94       	dec	r0
    1f2a:	16 16       	cp	r1, r22
    1f2c:	17 06       	cpc	r1, r23
    1f2e:	18 06       	cpc	r1, r24
    1f30:	09 06       	cpc	r0, r25
    1f32:	08 95       	ret

00001f34 <__fp_pscB>:
    1f34:	00 24       	eor	r0, r0
    1f36:	0a 94       	dec	r0
    1f38:	12 16       	cp	r1, r18
    1f3a:	13 06       	cpc	r1, r19
    1f3c:	14 06       	cpc	r1, r20
    1f3e:	05 06       	cpc	r0, r21
    1f40:	08 95       	ret

00001f42 <__fp_round>:
    1f42:	09 2e       	mov	r0, r25
    1f44:	03 94       	inc	r0
    1f46:	00 0c       	add	r0, r0
    1f48:	11 f4       	brne	.+4      	; 0x1f4e <__fp_round+0xc>
    1f4a:	88 23       	and	r24, r24
    1f4c:	52 f0       	brmi	.+20     	; 0x1f62 <__fp_round+0x20>
    1f4e:	bb 0f       	add	r27, r27
    1f50:	40 f4       	brcc	.+16     	; 0x1f62 <__fp_round+0x20>
    1f52:	bf 2b       	or	r27, r31
    1f54:	11 f4       	brne	.+4      	; 0x1f5a <__fp_round+0x18>
    1f56:	60 ff       	sbrs	r22, 0
    1f58:	04 c0       	rjmp	.+8      	; 0x1f62 <__fp_round+0x20>
    1f5a:	6f 5f       	subi	r22, 0xFF	; 255
    1f5c:	7f 4f       	sbci	r23, 0xFF	; 255
    1f5e:	8f 4f       	sbci	r24, 0xFF	; 255
    1f60:	9f 4f       	sbci	r25, 0xFF	; 255
    1f62:	08 95       	ret

00001f64 <__fp_split3>:
    1f64:	57 fd       	sbrc	r21, 7
    1f66:	90 58       	subi	r25, 0x80	; 128
    1f68:	44 0f       	add	r20, r20
    1f6a:	55 1f       	adc	r21, r21
    1f6c:	59 f0       	breq	.+22     	; 0x1f84 <__fp_splitA+0x10>
    1f6e:	5f 3f       	cpi	r21, 0xFF	; 255
    1f70:	71 f0       	breq	.+28     	; 0x1f8e <__fp_splitA+0x1a>
    1f72:	47 95       	ror	r20

00001f74 <__fp_splitA>:
    1f74:	88 0f       	add	r24, r24
    1f76:	97 fb       	bst	r25, 7
    1f78:	99 1f       	adc	r25, r25
    1f7a:	61 f0       	breq	.+24     	; 0x1f94 <__fp_splitA+0x20>
    1f7c:	9f 3f       	cpi	r25, 0xFF	; 255
    1f7e:	79 f0       	breq	.+30     	; 0x1f9e <__fp_splitA+0x2a>
    1f80:	87 95       	ror	r24
    1f82:	08 95       	ret
    1f84:	12 16       	cp	r1, r18
    1f86:	13 06       	cpc	r1, r19
    1f88:	14 06       	cpc	r1, r20
    1f8a:	55 1f       	adc	r21, r21
    1f8c:	f2 cf       	rjmp	.-28     	; 0x1f72 <__fp_split3+0xe>
    1f8e:	46 95       	lsr	r20
    1f90:	f1 df       	rcall	.-30     	; 0x1f74 <__fp_splitA>
    1f92:	08 c0       	rjmp	.+16     	; 0x1fa4 <__fp_splitA+0x30>
    1f94:	16 16       	cp	r1, r22
    1f96:	17 06       	cpc	r1, r23
    1f98:	18 06       	cpc	r1, r24
    1f9a:	99 1f       	adc	r25, r25
    1f9c:	f1 cf       	rjmp	.-30     	; 0x1f80 <__fp_splitA+0xc>
    1f9e:	86 95       	lsr	r24
    1fa0:	71 05       	cpc	r23, r1
    1fa2:	61 05       	cpc	r22, r1
    1fa4:	08 94       	sec
    1fa6:	08 95       	ret

00001fa8 <__fp_zero>:
    1fa8:	e8 94       	clt

00001faa <__fp_szero>:
    1faa:	bb 27       	eor	r27, r27
    1fac:	66 27       	eor	r22, r22
    1fae:	77 27       	eor	r23, r23
    1fb0:	cb 01       	movw	r24, r22
    1fb2:	97 f9       	bld	r25, 7
    1fb4:	08 95       	ret

00001fb6 <__mulsf3>:
    1fb6:	0b d0       	rcall	.+22     	; 0x1fce <__mulsf3x>
    1fb8:	c4 cf       	rjmp	.-120    	; 0x1f42 <__fp_round>
    1fba:	b5 df       	rcall	.-150    	; 0x1f26 <__fp_pscA>
    1fbc:	28 f0       	brcs	.+10     	; 0x1fc8 <__mulsf3+0x12>
    1fbe:	ba df       	rcall	.-140    	; 0x1f34 <__fp_pscB>
    1fc0:	18 f0       	brcs	.+6      	; 0x1fc8 <__mulsf3+0x12>
    1fc2:	95 23       	and	r25, r21
    1fc4:	09 f0       	breq	.+2      	; 0x1fc8 <__mulsf3+0x12>
    1fc6:	a6 cf       	rjmp	.-180    	; 0x1f14 <__fp_inf>
    1fc8:	ab cf       	rjmp	.-170    	; 0x1f20 <__fp_nan>
    1fca:	11 24       	eor	r1, r1
    1fcc:	ee cf       	rjmp	.-36     	; 0x1faa <__fp_szero>

00001fce <__mulsf3x>:
    1fce:	ca df       	rcall	.-108    	; 0x1f64 <__fp_split3>
    1fd0:	a0 f3       	brcs	.-24     	; 0x1fba <__mulsf3+0x4>

00001fd2 <__mulsf3_pse>:
    1fd2:	95 9f       	mul	r25, r21
    1fd4:	d1 f3       	breq	.-12     	; 0x1fca <__mulsf3+0x14>
    1fd6:	95 0f       	add	r25, r21
    1fd8:	50 e0       	ldi	r21, 0x00	; 0
    1fda:	55 1f       	adc	r21, r21
    1fdc:	62 9f       	mul	r22, r18
    1fde:	f0 01       	movw	r30, r0
    1fe0:	72 9f       	mul	r23, r18
    1fe2:	bb 27       	eor	r27, r27
    1fe4:	f0 0d       	add	r31, r0
    1fe6:	b1 1d       	adc	r27, r1
    1fe8:	63 9f       	mul	r22, r19
    1fea:	aa 27       	eor	r26, r26
    1fec:	f0 0d       	add	r31, r0
    1fee:	b1 1d       	adc	r27, r1
    1ff0:	aa 1f       	adc	r26, r26
    1ff2:	64 9f       	mul	r22, r20
    1ff4:	66 27       	eor	r22, r22
    1ff6:	b0 0d       	add	r27, r0
    1ff8:	a1 1d       	adc	r26, r1
    1ffa:	66 1f       	adc	r22, r22
    1ffc:	82 9f       	mul	r24, r18
    1ffe:	22 27       	eor	r18, r18
    2000:	b0 0d       	add	r27, r0
    2002:	a1 1d       	adc	r26, r1
    2004:	62 1f       	adc	r22, r18
    2006:	73 9f       	mul	r23, r19
    2008:	b0 0d       	add	r27, r0
    200a:	a1 1d       	adc	r26, r1
    200c:	62 1f       	adc	r22, r18
    200e:	83 9f       	mul	r24, r19
    2010:	a0 0d       	add	r26, r0
    2012:	61 1d       	adc	r22, r1
    2014:	22 1f       	adc	r18, r18
    2016:	74 9f       	mul	r23, r20
    2018:	33 27       	eor	r19, r19
    201a:	a0 0d       	add	r26, r0
    201c:	61 1d       	adc	r22, r1
    201e:	23 1f       	adc	r18, r19
    2020:	84 9f       	mul	r24, r20
    2022:	60 0d       	add	r22, r0
    2024:	21 1d       	adc	r18, r1
    2026:	82 2f       	mov	r24, r18
    2028:	76 2f       	mov	r23, r22
    202a:	6a 2f       	mov	r22, r26
    202c:	11 24       	eor	r1, r1
    202e:	9f 57       	subi	r25, 0x7F	; 127
    2030:	50 40       	sbci	r21, 0x00	; 0
    2032:	8a f0       	brmi	.+34     	; 0x2056 <__mulsf3_pse+0x84>
    2034:	e1 f0       	breq	.+56     	; 0x206e <__mulsf3_pse+0x9c>
    2036:	88 23       	and	r24, r24
    2038:	4a f0       	brmi	.+18     	; 0x204c <__mulsf3_pse+0x7a>
    203a:	ee 0f       	add	r30, r30
    203c:	ff 1f       	adc	r31, r31
    203e:	bb 1f       	adc	r27, r27
    2040:	66 1f       	adc	r22, r22
    2042:	77 1f       	adc	r23, r23
    2044:	88 1f       	adc	r24, r24
    2046:	91 50       	subi	r25, 0x01	; 1
    2048:	50 40       	sbci	r21, 0x00	; 0
    204a:	a9 f7       	brne	.-22     	; 0x2036 <__mulsf3_pse+0x64>
    204c:	9e 3f       	cpi	r25, 0xFE	; 254
    204e:	51 05       	cpc	r21, r1
    2050:	70 f0       	brcs	.+28     	; 0x206e <__mulsf3_pse+0x9c>
    2052:	60 cf       	rjmp	.-320    	; 0x1f14 <__fp_inf>
    2054:	aa cf       	rjmp	.-172    	; 0x1faa <__fp_szero>
    2056:	5f 3f       	cpi	r21, 0xFF	; 255
    2058:	ec f3       	brlt	.-6      	; 0x2054 <__mulsf3_pse+0x82>
    205a:	98 3e       	cpi	r25, 0xE8	; 232
    205c:	dc f3       	brlt	.-10     	; 0x2054 <__mulsf3_pse+0x82>
    205e:	86 95       	lsr	r24
    2060:	77 95       	ror	r23
    2062:	67 95       	ror	r22
    2064:	b7 95       	ror	r27
    2066:	f7 95       	ror	r31
    2068:	e7 95       	ror	r30
    206a:	9f 5f       	subi	r25, 0xFF	; 255
    206c:	c1 f7       	brne	.-16     	; 0x205e <__mulsf3_pse+0x8c>
    206e:	fe 2b       	or	r31, r30
    2070:	88 0f       	add	r24, r24
    2072:	91 1d       	adc	r25, r1
    2074:	96 95       	lsr	r25
    2076:	87 95       	ror	r24
    2078:	97 f9       	bld	r25, 7
    207a:	08 95       	ret

0000207c <__udivmodsi4>:
    207c:	a1 e2       	ldi	r26, 0x21	; 33
    207e:	1a 2e       	mov	r1, r26
    2080:	aa 1b       	sub	r26, r26
    2082:	bb 1b       	sub	r27, r27
    2084:	fd 01       	movw	r30, r26
    2086:	0d c0       	rjmp	.+26     	; 0x20a2 <__udivmodsi4_ep>

00002088 <__udivmodsi4_loop>:
    2088:	aa 1f       	adc	r26, r26
    208a:	bb 1f       	adc	r27, r27
    208c:	ee 1f       	adc	r30, r30
    208e:	ff 1f       	adc	r31, r31
    2090:	a2 17       	cp	r26, r18
    2092:	b3 07       	cpc	r27, r19
    2094:	e4 07       	cpc	r30, r20
    2096:	f5 07       	cpc	r31, r21
    2098:	20 f0       	brcs	.+8      	; 0x20a2 <__udivmodsi4_ep>
    209a:	a2 1b       	sub	r26, r18
    209c:	b3 0b       	sbc	r27, r19
    209e:	e4 0b       	sbc	r30, r20
    20a0:	f5 0b       	sbc	r31, r21

000020a2 <__udivmodsi4_ep>:
    20a2:	66 1f       	adc	r22, r22
    20a4:	77 1f       	adc	r23, r23
    20a6:	88 1f       	adc	r24, r24
    20a8:	99 1f       	adc	r25, r25
    20aa:	1a 94       	dec	r1
    20ac:	69 f7       	brne	.-38     	; 0x2088 <__udivmodsi4_loop>
    20ae:	60 95       	com	r22
    20b0:	70 95       	com	r23
    20b2:	80 95       	com	r24
    20b4:	90 95       	com	r25
    20b6:	9b 01       	movw	r18, r22
    20b8:	ac 01       	movw	r20, r24
    20ba:	bd 01       	movw	r22, r26
    20bc:	cf 01       	movw	r24, r30
    20be:	08 95       	ret

000020c0 <snprintf>:
    20c0:	0f 93       	push	r16
    20c2:	1f 93       	push	r17
    20c4:	cf 93       	push	r28
    20c6:	df 93       	push	r29
    20c8:	cd b7       	in	r28, 0x3d	; 61
    20ca:	de b7       	in	r29, 0x3e	; 62
    20cc:	2e 97       	sbiw	r28, 0x0e	; 14
    20ce:	cd bf       	out	0x3d, r28	; 61
    20d0:	de bf       	out	0x3e, r29	; 62
    20d2:	0e 89       	ldd	r16, Y+22	; 0x16
    20d4:	1f 89       	ldd	r17, Y+23	; 0x17
    20d6:	88 8d       	ldd	r24, Y+24	; 0x18
    20d8:	99 8d       	ldd	r25, Y+25	; 0x19
    20da:	26 e0       	ldi	r18, 0x06	; 6
    20dc:	2c 83       	std	Y+4, r18	; 0x04
    20de:	09 83       	std	Y+1, r16	; 0x01
    20e0:	1a 83       	std	Y+2, r17	; 0x02
    20e2:	97 ff       	sbrs	r25, 7
    20e4:	02 c0       	rjmp	.+4      	; 0x20ea <snprintf+0x2a>
    20e6:	80 e0       	ldi	r24, 0x00	; 0
    20e8:	90 e8       	ldi	r25, 0x80	; 128
    20ea:	01 97       	sbiw	r24, 0x01	; 1
    20ec:	8d 83       	std	Y+5, r24	; 0x05
    20ee:	9e 83       	std	Y+6, r25	; 0x06
    20f0:	ae 01       	movw	r20, r28
    20f2:	44 5e       	subi	r20, 0xE4	; 228
    20f4:	5f 4f       	sbci	r21, 0xFF	; 255
    20f6:	6a 8d       	ldd	r22, Y+26	; 0x1a
    20f8:	7b 8d       	ldd	r23, Y+27	; 0x1b
    20fa:	ce 01       	movw	r24, r28
    20fc:	01 96       	adiw	r24, 0x01	; 1
    20fe:	16 d0       	rcall	.+44     	; 0x212c <vfprintf>
    2100:	4d 81       	ldd	r20, Y+5	; 0x05
    2102:	5e 81       	ldd	r21, Y+6	; 0x06
    2104:	57 fd       	sbrc	r21, 7
    2106:	0a c0       	rjmp	.+20     	; 0x211c <snprintf+0x5c>
    2108:	2f 81       	ldd	r18, Y+7	; 0x07
    210a:	38 85       	ldd	r19, Y+8	; 0x08
    210c:	42 17       	cp	r20, r18
    210e:	53 07       	cpc	r21, r19
    2110:	0c f4       	brge	.+2      	; 0x2114 <snprintf+0x54>
    2112:	9a 01       	movw	r18, r20
    2114:	f8 01       	movw	r30, r16
    2116:	e2 0f       	add	r30, r18
    2118:	f3 1f       	adc	r31, r19
    211a:	10 82       	st	Z, r1
    211c:	2e 96       	adiw	r28, 0x0e	; 14
    211e:	cd bf       	out	0x3d, r28	; 61
    2120:	de bf       	out	0x3e, r29	; 62
    2122:	df 91       	pop	r29
    2124:	cf 91       	pop	r28
    2126:	1f 91       	pop	r17
    2128:	0f 91       	pop	r16
    212a:	08 95       	ret

0000212c <vfprintf>:
    212c:	2f 92       	push	r2
    212e:	3f 92       	push	r3
    2130:	4f 92       	push	r4
    2132:	5f 92       	push	r5
    2134:	6f 92       	push	r6
    2136:	7f 92       	push	r7
    2138:	8f 92       	push	r8
    213a:	9f 92       	push	r9
    213c:	af 92       	push	r10
    213e:	bf 92       	push	r11
    2140:	cf 92       	push	r12
    2142:	df 92       	push	r13
    2144:	ef 92       	push	r14
    2146:	ff 92       	push	r15
    2148:	0f 93       	push	r16
    214a:	1f 93       	push	r17
    214c:	cf 93       	push	r28
    214e:	df 93       	push	r29
    2150:	cd b7       	in	r28, 0x3d	; 61
    2152:	de b7       	in	r29, 0x3e	; 62
    2154:	2b 97       	sbiw	r28, 0x0b	; 11
    2156:	cd bf       	out	0x3d, r28	; 61
    2158:	de bf       	out	0x3e, r29	; 62
    215a:	6c 01       	movw	r12, r24
    215c:	7b 01       	movw	r14, r22
    215e:	8a 01       	movw	r16, r20
    2160:	fc 01       	movw	r30, r24
    2162:	16 82       	std	Z+6, r1	; 0x06
    2164:	17 82       	std	Z+7, r1	; 0x07
    2166:	83 81       	ldd	r24, Z+3	; 0x03
    2168:	81 ff       	sbrs	r24, 1
    216a:	bf c1       	rjmp	.+894    	; 0x24ea <vfprintf+0x3be>
    216c:	ce 01       	movw	r24, r28
    216e:	01 96       	adiw	r24, 0x01	; 1
    2170:	3c 01       	movw	r6, r24
    2172:	f6 01       	movw	r30, r12
    2174:	93 81       	ldd	r25, Z+3	; 0x03
    2176:	f7 01       	movw	r30, r14
    2178:	93 fd       	sbrc	r25, 3
    217a:	85 91       	lpm	r24, Z+
    217c:	93 ff       	sbrs	r25, 3
    217e:	81 91       	ld	r24, Z+
    2180:	7f 01       	movw	r14, r30
    2182:	88 23       	and	r24, r24
    2184:	09 f4       	brne	.+2      	; 0x2188 <vfprintf+0x5c>
    2186:	ad c1       	rjmp	.+858    	; 0x24e2 <vfprintf+0x3b6>
    2188:	85 32       	cpi	r24, 0x25	; 37
    218a:	39 f4       	brne	.+14     	; 0x219a <vfprintf+0x6e>
    218c:	93 fd       	sbrc	r25, 3
    218e:	85 91       	lpm	r24, Z+
    2190:	93 ff       	sbrs	r25, 3
    2192:	81 91       	ld	r24, Z+
    2194:	7f 01       	movw	r14, r30
    2196:	85 32       	cpi	r24, 0x25	; 37
    2198:	21 f4       	brne	.+8      	; 0x21a2 <vfprintf+0x76>
    219a:	b6 01       	movw	r22, r12
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	d3 d1       	rcall	.+934    	; 0x2546 <fputc>
    21a0:	e8 cf       	rjmp	.-48     	; 0x2172 <vfprintf+0x46>
    21a2:	91 2c       	mov	r9, r1
    21a4:	21 2c       	mov	r2, r1
    21a6:	31 2c       	mov	r3, r1
    21a8:	ff e1       	ldi	r31, 0x1F	; 31
    21aa:	f3 15       	cp	r31, r3
    21ac:	d8 f0       	brcs	.+54     	; 0x21e4 <vfprintf+0xb8>
    21ae:	8b 32       	cpi	r24, 0x2B	; 43
    21b0:	79 f0       	breq	.+30     	; 0x21d0 <vfprintf+0xa4>
    21b2:	38 f4       	brcc	.+14     	; 0x21c2 <vfprintf+0x96>
    21b4:	80 32       	cpi	r24, 0x20	; 32
    21b6:	79 f0       	breq	.+30     	; 0x21d6 <vfprintf+0xaa>
    21b8:	83 32       	cpi	r24, 0x23	; 35
    21ba:	a1 f4       	brne	.+40     	; 0x21e4 <vfprintf+0xb8>
    21bc:	23 2d       	mov	r18, r3
    21be:	20 61       	ori	r18, 0x10	; 16
    21c0:	1d c0       	rjmp	.+58     	; 0x21fc <vfprintf+0xd0>
    21c2:	8d 32       	cpi	r24, 0x2D	; 45
    21c4:	61 f0       	breq	.+24     	; 0x21de <vfprintf+0xb2>
    21c6:	80 33       	cpi	r24, 0x30	; 48
    21c8:	69 f4       	brne	.+26     	; 0x21e4 <vfprintf+0xb8>
    21ca:	23 2d       	mov	r18, r3
    21cc:	21 60       	ori	r18, 0x01	; 1
    21ce:	16 c0       	rjmp	.+44     	; 0x21fc <vfprintf+0xd0>
    21d0:	83 2d       	mov	r24, r3
    21d2:	82 60       	ori	r24, 0x02	; 2
    21d4:	38 2e       	mov	r3, r24
    21d6:	e3 2d       	mov	r30, r3
    21d8:	e4 60       	ori	r30, 0x04	; 4
    21da:	3e 2e       	mov	r3, r30
    21dc:	2a c0       	rjmp	.+84     	; 0x2232 <vfprintf+0x106>
    21de:	f3 2d       	mov	r31, r3
    21e0:	f8 60       	ori	r31, 0x08	; 8
    21e2:	1d c0       	rjmp	.+58     	; 0x221e <vfprintf+0xf2>
    21e4:	37 fc       	sbrc	r3, 7
    21e6:	2d c0       	rjmp	.+90     	; 0x2242 <vfprintf+0x116>
    21e8:	20 ed       	ldi	r18, 0xD0	; 208
    21ea:	28 0f       	add	r18, r24
    21ec:	2a 30       	cpi	r18, 0x0A	; 10
    21ee:	40 f0       	brcs	.+16     	; 0x2200 <vfprintf+0xd4>
    21f0:	8e 32       	cpi	r24, 0x2E	; 46
    21f2:	b9 f4       	brne	.+46     	; 0x2222 <vfprintf+0xf6>
    21f4:	36 fc       	sbrc	r3, 6
    21f6:	75 c1       	rjmp	.+746    	; 0x24e2 <vfprintf+0x3b6>
    21f8:	23 2d       	mov	r18, r3
    21fa:	20 64       	ori	r18, 0x40	; 64
    21fc:	32 2e       	mov	r3, r18
    21fe:	19 c0       	rjmp	.+50     	; 0x2232 <vfprintf+0x106>
    2200:	36 fe       	sbrs	r3, 6
    2202:	06 c0       	rjmp	.+12     	; 0x2210 <vfprintf+0xe4>
    2204:	8a e0       	ldi	r24, 0x0A	; 10
    2206:	98 9e       	mul	r9, r24
    2208:	20 0d       	add	r18, r0
    220a:	11 24       	eor	r1, r1
    220c:	92 2e       	mov	r9, r18
    220e:	11 c0       	rjmp	.+34     	; 0x2232 <vfprintf+0x106>
    2210:	ea e0       	ldi	r30, 0x0A	; 10
    2212:	2e 9e       	mul	r2, r30
    2214:	20 0d       	add	r18, r0
    2216:	11 24       	eor	r1, r1
    2218:	22 2e       	mov	r2, r18
    221a:	f3 2d       	mov	r31, r3
    221c:	f0 62       	ori	r31, 0x20	; 32
    221e:	3f 2e       	mov	r3, r31
    2220:	08 c0       	rjmp	.+16     	; 0x2232 <vfprintf+0x106>
    2222:	8c 36       	cpi	r24, 0x6C	; 108
    2224:	21 f4       	brne	.+8      	; 0x222e <vfprintf+0x102>
    2226:	83 2d       	mov	r24, r3
    2228:	80 68       	ori	r24, 0x80	; 128
    222a:	38 2e       	mov	r3, r24
    222c:	02 c0       	rjmp	.+4      	; 0x2232 <vfprintf+0x106>
    222e:	88 36       	cpi	r24, 0x68	; 104
    2230:	41 f4       	brne	.+16     	; 0x2242 <vfprintf+0x116>
    2232:	f7 01       	movw	r30, r14
    2234:	93 fd       	sbrc	r25, 3
    2236:	85 91       	lpm	r24, Z+
    2238:	93 ff       	sbrs	r25, 3
    223a:	81 91       	ld	r24, Z+
    223c:	7f 01       	movw	r14, r30
    223e:	81 11       	cpse	r24, r1
    2240:	b3 cf       	rjmp	.-154    	; 0x21a8 <vfprintf+0x7c>
    2242:	98 2f       	mov	r25, r24
    2244:	9f 7d       	andi	r25, 0xDF	; 223
    2246:	95 54       	subi	r25, 0x45	; 69
    2248:	93 30       	cpi	r25, 0x03	; 3
    224a:	28 f4       	brcc	.+10     	; 0x2256 <vfprintf+0x12a>
    224c:	0c 5f       	subi	r16, 0xFC	; 252
    224e:	1f 4f       	sbci	r17, 0xFF	; 255
    2250:	9f e3       	ldi	r25, 0x3F	; 63
    2252:	99 83       	std	Y+1, r25	; 0x01
    2254:	0d c0       	rjmp	.+26     	; 0x2270 <vfprintf+0x144>
    2256:	83 36       	cpi	r24, 0x63	; 99
    2258:	31 f0       	breq	.+12     	; 0x2266 <vfprintf+0x13a>
    225a:	83 37       	cpi	r24, 0x73	; 115
    225c:	71 f0       	breq	.+28     	; 0x227a <vfprintf+0x14e>
    225e:	83 35       	cpi	r24, 0x53	; 83
    2260:	09 f0       	breq	.+2      	; 0x2264 <vfprintf+0x138>
    2262:	55 c0       	rjmp	.+170    	; 0x230e <vfprintf+0x1e2>
    2264:	20 c0       	rjmp	.+64     	; 0x22a6 <vfprintf+0x17a>
    2266:	f8 01       	movw	r30, r16
    2268:	80 81       	ld	r24, Z
    226a:	89 83       	std	Y+1, r24	; 0x01
    226c:	0e 5f       	subi	r16, 0xFE	; 254
    226e:	1f 4f       	sbci	r17, 0xFF	; 255
    2270:	88 24       	eor	r8, r8
    2272:	83 94       	inc	r8
    2274:	91 2c       	mov	r9, r1
    2276:	53 01       	movw	r10, r6
    2278:	12 c0       	rjmp	.+36     	; 0x229e <vfprintf+0x172>
    227a:	28 01       	movw	r4, r16
    227c:	f2 e0       	ldi	r31, 0x02	; 2
    227e:	4f 0e       	add	r4, r31
    2280:	51 1c       	adc	r5, r1
    2282:	f8 01       	movw	r30, r16
    2284:	a0 80       	ld	r10, Z
    2286:	b1 80       	ldd	r11, Z+1	; 0x01
    2288:	36 fe       	sbrs	r3, 6
    228a:	03 c0       	rjmp	.+6      	; 0x2292 <vfprintf+0x166>
    228c:	69 2d       	mov	r22, r9
    228e:	70 e0       	ldi	r23, 0x00	; 0
    2290:	02 c0       	rjmp	.+4      	; 0x2296 <vfprintf+0x16a>
    2292:	6f ef       	ldi	r22, 0xFF	; 255
    2294:	7f ef       	ldi	r23, 0xFF	; 255
    2296:	c5 01       	movw	r24, r10
    2298:	4b d1       	rcall	.+662    	; 0x2530 <strnlen>
    229a:	4c 01       	movw	r8, r24
    229c:	82 01       	movw	r16, r4
    229e:	f3 2d       	mov	r31, r3
    22a0:	ff 77       	andi	r31, 0x7F	; 127
    22a2:	3f 2e       	mov	r3, r31
    22a4:	15 c0       	rjmp	.+42     	; 0x22d0 <vfprintf+0x1a4>
    22a6:	28 01       	movw	r4, r16
    22a8:	22 e0       	ldi	r18, 0x02	; 2
    22aa:	42 0e       	add	r4, r18
    22ac:	51 1c       	adc	r5, r1
    22ae:	f8 01       	movw	r30, r16
    22b0:	a0 80       	ld	r10, Z
    22b2:	b1 80       	ldd	r11, Z+1	; 0x01
    22b4:	36 fe       	sbrs	r3, 6
    22b6:	03 c0       	rjmp	.+6      	; 0x22be <vfprintf+0x192>
    22b8:	69 2d       	mov	r22, r9
    22ba:	70 e0       	ldi	r23, 0x00	; 0
    22bc:	02 c0       	rjmp	.+4      	; 0x22c2 <vfprintf+0x196>
    22be:	6f ef       	ldi	r22, 0xFF	; 255
    22c0:	7f ef       	ldi	r23, 0xFF	; 255
    22c2:	c5 01       	movw	r24, r10
    22c4:	2a d1       	rcall	.+596    	; 0x251a <strnlen_P>
    22c6:	4c 01       	movw	r8, r24
    22c8:	f3 2d       	mov	r31, r3
    22ca:	f0 68       	ori	r31, 0x80	; 128
    22cc:	3f 2e       	mov	r3, r31
    22ce:	82 01       	movw	r16, r4
    22d0:	33 fc       	sbrc	r3, 3
    22d2:	19 c0       	rjmp	.+50     	; 0x2306 <vfprintf+0x1da>
    22d4:	82 2d       	mov	r24, r2
    22d6:	90 e0       	ldi	r25, 0x00	; 0
    22d8:	88 16       	cp	r8, r24
    22da:	99 06       	cpc	r9, r25
    22dc:	a0 f4       	brcc	.+40     	; 0x2306 <vfprintf+0x1da>
    22de:	b6 01       	movw	r22, r12
    22e0:	80 e2       	ldi	r24, 0x20	; 32
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	30 d1       	rcall	.+608    	; 0x2546 <fputc>
    22e6:	2a 94       	dec	r2
    22e8:	f5 cf       	rjmp	.-22     	; 0x22d4 <vfprintf+0x1a8>
    22ea:	f5 01       	movw	r30, r10
    22ec:	37 fc       	sbrc	r3, 7
    22ee:	85 91       	lpm	r24, Z+
    22f0:	37 fe       	sbrs	r3, 7
    22f2:	81 91       	ld	r24, Z+
    22f4:	5f 01       	movw	r10, r30
    22f6:	b6 01       	movw	r22, r12
    22f8:	90 e0       	ldi	r25, 0x00	; 0
    22fa:	25 d1       	rcall	.+586    	; 0x2546 <fputc>
    22fc:	21 10       	cpse	r2, r1
    22fe:	2a 94       	dec	r2
    2300:	21 e0       	ldi	r18, 0x01	; 1
    2302:	82 1a       	sub	r8, r18
    2304:	91 08       	sbc	r9, r1
    2306:	81 14       	cp	r8, r1
    2308:	91 04       	cpc	r9, r1
    230a:	79 f7       	brne	.-34     	; 0x22ea <vfprintf+0x1be>
    230c:	e1 c0       	rjmp	.+450    	; 0x24d0 <vfprintf+0x3a4>
    230e:	84 36       	cpi	r24, 0x64	; 100
    2310:	11 f0       	breq	.+4      	; 0x2316 <vfprintf+0x1ea>
    2312:	89 36       	cpi	r24, 0x69	; 105
    2314:	39 f5       	brne	.+78     	; 0x2364 <vfprintf+0x238>
    2316:	f8 01       	movw	r30, r16
    2318:	37 fe       	sbrs	r3, 7
    231a:	07 c0       	rjmp	.+14     	; 0x232a <vfprintf+0x1fe>
    231c:	60 81       	ld	r22, Z
    231e:	71 81       	ldd	r23, Z+1	; 0x01
    2320:	82 81       	ldd	r24, Z+2	; 0x02
    2322:	93 81       	ldd	r25, Z+3	; 0x03
    2324:	0c 5f       	subi	r16, 0xFC	; 252
    2326:	1f 4f       	sbci	r17, 0xFF	; 255
    2328:	08 c0       	rjmp	.+16     	; 0x233a <vfprintf+0x20e>
    232a:	60 81       	ld	r22, Z
    232c:	71 81       	ldd	r23, Z+1	; 0x01
    232e:	07 2e       	mov	r0, r23
    2330:	00 0c       	add	r0, r0
    2332:	88 0b       	sbc	r24, r24
    2334:	99 0b       	sbc	r25, r25
    2336:	0e 5f       	subi	r16, 0xFE	; 254
    2338:	1f 4f       	sbci	r17, 0xFF	; 255
    233a:	f3 2d       	mov	r31, r3
    233c:	ff 76       	andi	r31, 0x6F	; 111
    233e:	3f 2e       	mov	r3, r31
    2340:	97 ff       	sbrs	r25, 7
    2342:	09 c0       	rjmp	.+18     	; 0x2356 <vfprintf+0x22a>
    2344:	90 95       	com	r25
    2346:	80 95       	com	r24
    2348:	70 95       	com	r23
    234a:	61 95       	neg	r22
    234c:	7f 4f       	sbci	r23, 0xFF	; 255
    234e:	8f 4f       	sbci	r24, 0xFF	; 255
    2350:	9f 4f       	sbci	r25, 0xFF	; 255
    2352:	f0 68       	ori	r31, 0x80	; 128
    2354:	3f 2e       	mov	r3, r31
    2356:	2a e0       	ldi	r18, 0x0A	; 10
    2358:	30 e0       	ldi	r19, 0x00	; 0
    235a:	a3 01       	movw	r20, r6
    235c:	30 d1       	rcall	.+608    	; 0x25be <__ultoa_invert>
    235e:	88 2e       	mov	r8, r24
    2360:	86 18       	sub	r8, r6
    2362:	44 c0       	rjmp	.+136    	; 0x23ec <vfprintf+0x2c0>
    2364:	85 37       	cpi	r24, 0x75	; 117
    2366:	31 f4       	brne	.+12     	; 0x2374 <vfprintf+0x248>
    2368:	23 2d       	mov	r18, r3
    236a:	2f 7e       	andi	r18, 0xEF	; 239
    236c:	b2 2e       	mov	r11, r18
    236e:	2a e0       	ldi	r18, 0x0A	; 10
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	25 c0       	rjmp	.+74     	; 0x23be <vfprintf+0x292>
    2374:	93 2d       	mov	r25, r3
    2376:	99 7f       	andi	r25, 0xF9	; 249
    2378:	b9 2e       	mov	r11, r25
    237a:	8f 36       	cpi	r24, 0x6F	; 111
    237c:	c1 f0       	breq	.+48     	; 0x23ae <vfprintf+0x282>
    237e:	18 f4       	brcc	.+6      	; 0x2386 <vfprintf+0x25a>
    2380:	88 35       	cpi	r24, 0x58	; 88
    2382:	79 f0       	breq	.+30     	; 0x23a2 <vfprintf+0x276>
    2384:	ae c0       	rjmp	.+348    	; 0x24e2 <vfprintf+0x3b6>
    2386:	80 37       	cpi	r24, 0x70	; 112
    2388:	19 f0       	breq	.+6      	; 0x2390 <vfprintf+0x264>
    238a:	88 37       	cpi	r24, 0x78	; 120
    238c:	21 f0       	breq	.+8      	; 0x2396 <vfprintf+0x26a>
    238e:	a9 c0       	rjmp	.+338    	; 0x24e2 <vfprintf+0x3b6>
    2390:	e9 2f       	mov	r30, r25
    2392:	e0 61       	ori	r30, 0x10	; 16
    2394:	be 2e       	mov	r11, r30
    2396:	b4 fe       	sbrs	r11, 4
    2398:	0d c0       	rjmp	.+26     	; 0x23b4 <vfprintf+0x288>
    239a:	fb 2d       	mov	r31, r11
    239c:	f4 60       	ori	r31, 0x04	; 4
    239e:	bf 2e       	mov	r11, r31
    23a0:	09 c0       	rjmp	.+18     	; 0x23b4 <vfprintf+0x288>
    23a2:	34 fe       	sbrs	r3, 4
    23a4:	0a c0       	rjmp	.+20     	; 0x23ba <vfprintf+0x28e>
    23a6:	29 2f       	mov	r18, r25
    23a8:	26 60       	ori	r18, 0x06	; 6
    23aa:	b2 2e       	mov	r11, r18
    23ac:	06 c0       	rjmp	.+12     	; 0x23ba <vfprintf+0x28e>
    23ae:	28 e0       	ldi	r18, 0x08	; 8
    23b0:	30 e0       	ldi	r19, 0x00	; 0
    23b2:	05 c0       	rjmp	.+10     	; 0x23be <vfprintf+0x292>
    23b4:	20 e1       	ldi	r18, 0x10	; 16
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	02 c0       	rjmp	.+4      	; 0x23be <vfprintf+0x292>
    23ba:	20 e1       	ldi	r18, 0x10	; 16
    23bc:	32 e0       	ldi	r19, 0x02	; 2
    23be:	f8 01       	movw	r30, r16
    23c0:	b7 fe       	sbrs	r11, 7
    23c2:	07 c0       	rjmp	.+14     	; 0x23d2 <vfprintf+0x2a6>
    23c4:	60 81       	ld	r22, Z
    23c6:	71 81       	ldd	r23, Z+1	; 0x01
    23c8:	82 81       	ldd	r24, Z+2	; 0x02
    23ca:	93 81       	ldd	r25, Z+3	; 0x03
    23cc:	0c 5f       	subi	r16, 0xFC	; 252
    23ce:	1f 4f       	sbci	r17, 0xFF	; 255
    23d0:	06 c0       	rjmp	.+12     	; 0x23de <vfprintf+0x2b2>
    23d2:	60 81       	ld	r22, Z
    23d4:	71 81       	ldd	r23, Z+1	; 0x01
    23d6:	80 e0       	ldi	r24, 0x00	; 0
    23d8:	90 e0       	ldi	r25, 0x00	; 0
    23da:	0e 5f       	subi	r16, 0xFE	; 254
    23dc:	1f 4f       	sbci	r17, 0xFF	; 255
    23de:	a3 01       	movw	r20, r6
    23e0:	ee d0       	rcall	.+476    	; 0x25be <__ultoa_invert>
    23e2:	88 2e       	mov	r8, r24
    23e4:	86 18       	sub	r8, r6
    23e6:	fb 2d       	mov	r31, r11
    23e8:	ff 77       	andi	r31, 0x7F	; 127
    23ea:	3f 2e       	mov	r3, r31
    23ec:	36 fe       	sbrs	r3, 6
    23ee:	0d c0       	rjmp	.+26     	; 0x240a <vfprintf+0x2de>
    23f0:	23 2d       	mov	r18, r3
    23f2:	2e 7f       	andi	r18, 0xFE	; 254
    23f4:	a2 2e       	mov	r10, r18
    23f6:	89 14       	cp	r8, r9
    23f8:	58 f4       	brcc	.+22     	; 0x2410 <vfprintf+0x2e4>
    23fa:	34 fe       	sbrs	r3, 4
    23fc:	0b c0       	rjmp	.+22     	; 0x2414 <vfprintf+0x2e8>
    23fe:	32 fc       	sbrc	r3, 2
    2400:	09 c0       	rjmp	.+18     	; 0x2414 <vfprintf+0x2e8>
    2402:	83 2d       	mov	r24, r3
    2404:	8e 7e       	andi	r24, 0xEE	; 238
    2406:	a8 2e       	mov	r10, r24
    2408:	05 c0       	rjmp	.+10     	; 0x2414 <vfprintf+0x2e8>
    240a:	b8 2c       	mov	r11, r8
    240c:	a3 2c       	mov	r10, r3
    240e:	03 c0       	rjmp	.+6      	; 0x2416 <vfprintf+0x2ea>
    2410:	b8 2c       	mov	r11, r8
    2412:	01 c0       	rjmp	.+2      	; 0x2416 <vfprintf+0x2ea>
    2414:	b9 2c       	mov	r11, r9
    2416:	a4 fe       	sbrs	r10, 4
    2418:	0f c0       	rjmp	.+30     	; 0x2438 <vfprintf+0x30c>
    241a:	fe 01       	movw	r30, r28
    241c:	e8 0d       	add	r30, r8
    241e:	f1 1d       	adc	r31, r1
    2420:	80 81       	ld	r24, Z
    2422:	80 33       	cpi	r24, 0x30	; 48
    2424:	21 f4       	brne	.+8      	; 0x242e <vfprintf+0x302>
    2426:	9a 2d       	mov	r25, r10
    2428:	99 7e       	andi	r25, 0xE9	; 233
    242a:	a9 2e       	mov	r10, r25
    242c:	09 c0       	rjmp	.+18     	; 0x2440 <vfprintf+0x314>
    242e:	a2 fe       	sbrs	r10, 2
    2430:	06 c0       	rjmp	.+12     	; 0x243e <vfprintf+0x312>
    2432:	b3 94       	inc	r11
    2434:	b3 94       	inc	r11
    2436:	04 c0       	rjmp	.+8      	; 0x2440 <vfprintf+0x314>
    2438:	8a 2d       	mov	r24, r10
    243a:	86 78       	andi	r24, 0x86	; 134
    243c:	09 f0       	breq	.+2      	; 0x2440 <vfprintf+0x314>
    243e:	b3 94       	inc	r11
    2440:	a3 fc       	sbrc	r10, 3
    2442:	10 c0       	rjmp	.+32     	; 0x2464 <vfprintf+0x338>
    2444:	a0 fe       	sbrs	r10, 0
    2446:	06 c0       	rjmp	.+12     	; 0x2454 <vfprintf+0x328>
    2448:	b2 14       	cp	r11, r2
    244a:	80 f4       	brcc	.+32     	; 0x246c <vfprintf+0x340>
    244c:	28 0c       	add	r2, r8
    244e:	92 2c       	mov	r9, r2
    2450:	9b 18       	sub	r9, r11
    2452:	0d c0       	rjmp	.+26     	; 0x246e <vfprintf+0x342>
    2454:	b2 14       	cp	r11, r2
    2456:	58 f4       	brcc	.+22     	; 0x246e <vfprintf+0x342>
    2458:	b6 01       	movw	r22, r12
    245a:	80 e2       	ldi	r24, 0x20	; 32
    245c:	90 e0       	ldi	r25, 0x00	; 0
    245e:	73 d0       	rcall	.+230    	; 0x2546 <fputc>
    2460:	b3 94       	inc	r11
    2462:	f8 cf       	rjmp	.-16     	; 0x2454 <vfprintf+0x328>
    2464:	b2 14       	cp	r11, r2
    2466:	18 f4       	brcc	.+6      	; 0x246e <vfprintf+0x342>
    2468:	2b 18       	sub	r2, r11
    246a:	02 c0       	rjmp	.+4      	; 0x2470 <vfprintf+0x344>
    246c:	98 2c       	mov	r9, r8
    246e:	21 2c       	mov	r2, r1
    2470:	a4 fe       	sbrs	r10, 4
    2472:	0f c0       	rjmp	.+30     	; 0x2492 <vfprintf+0x366>
    2474:	b6 01       	movw	r22, r12
    2476:	80 e3       	ldi	r24, 0x30	; 48
    2478:	90 e0       	ldi	r25, 0x00	; 0
    247a:	65 d0       	rcall	.+202    	; 0x2546 <fputc>
    247c:	a2 fe       	sbrs	r10, 2
    247e:	16 c0       	rjmp	.+44     	; 0x24ac <vfprintf+0x380>
    2480:	a1 fc       	sbrc	r10, 1
    2482:	03 c0       	rjmp	.+6      	; 0x248a <vfprintf+0x35e>
    2484:	88 e7       	ldi	r24, 0x78	; 120
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	02 c0       	rjmp	.+4      	; 0x248e <vfprintf+0x362>
    248a:	88 e5       	ldi	r24, 0x58	; 88
    248c:	90 e0       	ldi	r25, 0x00	; 0
    248e:	b6 01       	movw	r22, r12
    2490:	0c c0       	rjmp	.+24     	; 0x24aa <vfprintf+0x37e>
    2492:	8a 2d       	mov	r24, r10
    2494:	86 78       	andi	r24, 0x86	; 134
    2496:	51 f0       	breq	.+20     	; 0x24ac <vfprintf+0x380>
    2498:	a1 fe       	sbrs	r10, 1
    249a:	02 c0       	rjmp	.+4      	; 0x24a0 <vfprintf+0x374>
    249c:	8b e2       	ldi	r24, 0x2B	; 43
    249e:	01 c0       	rjmp	.+2      	; 0x24a2 <vfprintf+0x376>
    24a0:	80 e2       	ldi	r24, 0x20	; 32
    24a2:	a7 fc       	sbrc	r10, 7
    24a4:	8d e2       	ldi	r24, 0x2D	; 45
    24a6:	b6 01       	movw	r22, r12
    24a8:	90 e0       	ldi	r25, 0x00	; 0
    24aa:	4d d0       	rcall	.+154    	; 0x2546 <fputc>
    24ac:	89 14       	cp	r8, r9
    24ae:	30 f4       	brcc	.+12     	; 0x24bc <vfprintf+0x390>
    24b0:	b6 01       	movw	r22, r12
    24b2:	80 e3       	ldi	r24, 0x30	; 48
    24b4:	90 e0       	ldi	r25, 0x00	; 0
    24b6:	47 d0       	rcall	.+142    	; 0x2546 <fputc>
    24b8:	9a 94       	dec	r9
    24ba:	f8 cf       	rjmp	.-16     	; 0x24ac <vfprintf+0x380>
    24bc:	8a 94       	dec	r8
    24be:	f3 01       	movw	r30, r6
    24c0:	e8 0d       	add	r30, r8
    24c2:	f1 1d       	adc	r31, r1
    24c4:	80 81       	ld	r24, Z
    24c6:	b6 01       	movw	r22, r12
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	3d d0       	rcall	.+122    	; 0x2546 <fputc>
    24cc:	81 10       	cpse	r8, r1
    24ce:	f6 cf       	rjmp	.-20     	; 0x24bc <vfprintf+0x390>
    24d0:	22 20       	and	r2, r2
    24d2:	09 f4       	brne	.+2      	; 0x24d6 <vfprintf+0x3aa>
    24d4:	4e ce       	rjmp	.-868    	; 0x2172 <vfprintf+0x46>
    24d6:	b6 01       	movw	r22, r12
    24d8:	80 e2       	ldi	r24, 0x20	; 32
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	34 d0       	rcall	.+104    	; 0x2546 <fputc>
    24de:	2a 94       	dec	r2
    24e0:	f7 cf       	rjmp	.-18     	; 0x24d0 <vfprintf+0x3a4>
    24e2:	f6 01       	movw	r30, r12
    24e4:	86 81       	ldd	r24, Z+6	; 0x06
    24e6:	97 81       	ldd	r25, Z+7	; 0x07
    24e8:	02 c0       	rjmp	.+4      	; 0x24ee <vfprintf+0x3c2>
    24ea:	8f ef       	ldi	r24, 0xFF	; 255
    24ec:	9f ef       	ldi	r25, 0xFF	; 255
    24ee:	2b 96       	adiw	r28, 0x0b	; 11
    24f0:	cd bf       	out	0x3d, r28	; 61
    24f2:	de bf       	out	0x3e, r29	; 62
    24f4:	df 91       	pop	r29
    24f6:	cf 91       	pop	r28
    24f8:	1f 91       	pop	r17
    24fa:	0f 91       	pop	r16
    24fc:	ff 90       	pop	r15
    24fe:	ef 90       	pop	r14
    2500:	df 90       	pop	r13
    2502:	cf 90       	pop	r12
    2504:	bf 90       	pop	r11
    2506:	af 90       	pop	r10
    2508:	9f 90       	pop	r9
    250a:	8f 90       	pop	r8
    250c:	7f 90       	pop	r7
    250e:	6f 90       	pop	r6
    2510:	5f 90       	pop	r5
    2512:	4f 90       	pop	r4
    2514:	3f 90       	pop	r3
    2516:	2f 90       	pop	r2
    2518:	08 95       	ret

0000251a <strnlen_P>:
    251a:	fc 01       	movw	r30, r24
    251c:	05 90       	lpm	r0, Z+
    251e:	61 50       	subi	r22, 0x01	; 1
    2520:	70 40       	sbci	r23, 0x00	; 0
    2522:	01 10       	cpse	r0, r1
    2524:	d8 f7       	brcc	.-10     	; 0x251c <strnlen_P+0x2>
    2526:	80 95       	com	r24
    2528:	90 95       	com	r25
    252a:	8e 0f       	add	r24, r30
    252c:	9f 1f       	adc	r25, r31
    252e:	08 95       	ret

00002530 <strnlen>:
    2530:	fc 01       	movw	r30, r24
    2532:	61 50       	subi	r22, 0x01	; 1
    2534:	70 40       	sbci	r23, 0x00	; 0
    2536:	01 90       	ld	r0, Z+
    2538:	01 10       	cpse	r0, r1
    253a:	d8 f7       	brcc	.-10     	; 0x2532 <strnlen+0x2>
    253c:	80 95       	com	r24
    253e:	90 95       	com	r25
    2540:	8e 0f       	add	r24, r30
    2542:	9f 1f       	adc	r25, r31
    2544:	08 95       	ret

00002546 <fputc>:
    2546:	0f 93       	push	r16
    2548:	1f 93       	push	r17
    254a:	cf 93       	push	r28
    254c:	df 93       	push	r29
    254e:	fb 01       	movw	r30, r22
    2550:	23 81       	ldd	r18, Z+3	; 0x03
    2552:	21 fd       	sbrc	r18, 1
    2554:	03 c0       	rjmp	.+6      	; 0x255c <fputc+0x16>
    2556:	8f ef       	ldi	r24, 0xFF	; 255
    2558:	9f ef       	ldi	r25, 0xFF	; 255
    255a:	2c c0       	rjmp	.+88     	; 0x25b4 <fputc+0x6e>
    255c:	22 ff       	sbrs	r18, 2
    255e:	16 c0       	rjmp	.+44     	; 0x258c <fputc+0x46>
    2560:	46 81       	ldd	r20, Z+6	; 0x06
    2562:	57 81       	ldd	r21, Z+7	; 0x07
    2564:	24 81       	ldd	r18, Z+4	; 0x04
    2566:	35 81       	ldd	r19, Z+5	; 0x05
    2568:	42 17       	cp	r20, r18
    256a:	53 07       	cpc	r21, r19
    256c:	44 f4       	brge	.+16     	; 0x257e <fputc+0x38>
    256e:	a0 81       	ld	r26, Z
    2570:	b1 81       	ldd	r27, Z+1	; 0x01
    2572:	9d 01       	movw	r18, r26
    2574:	2f 5f       	subi	r18, 0xFF	; 255
    2576:	3f 4f       	sbci	r19, 0xFF	; 255
    2578:	20 83       	st	Z, r18
    257a:	31 83       	std	Z+1, r19	; 0x01
    257c:	8c 93       	st	X, r24
    257e:	26 81       	ldd	r18, Z+6	; 0x06
    2580:	37 81       	ldd	r19, Z+7	; 0x07
    2582:	2f 5f       	subi	r18, 0xFF	; 255
    2584:	3f 4f       	sbci	r19, 0xFF	; 255
    2586:	26 83       	std	Z+6, r18	; 0x06
    2588:	37 83       	std	Z+7, r19	; 0x07
    258a:	14 c0       	rjmp	.+40     	; 0x25b4 <fputc+0x6e>
    258c:	8b 01       	movw	r16, r22
    258e:	ec 01       	movw	r28, r24
    2590:	fb 01       	movw	r30, r22
    2592:	00 84       	ldd	r0, Z+8	; 0x08
    2594:	f1 85       	ldd	r31, Z+9	; 0x09
    2596:	e0 2d       	mov	r30, r0
    2598:	19 95       	eicall
    259a:	89 2b       	or	r24, r25
    259c:	e1 f6       	brne	.-72     	; 0x2556 <fputc+0x10>
    259e:	d8 01       	movw	r26, r16
    25a0:	16 96       	adiw	r26, 0x06	; 6
    25a2:	8d 91       	ld	r24, X+
    25a4:	9c 91       	ld	r25, X
    25a6:	17 97       	sbiw	r26, 0x07	; 7
    25a8:	01 96       	adiw	r24, 0x01	; 1
    25aa:	16 96       	adiw	r26, 0x06	; 6
    25ac:	8d 93       	st	X+, r24
    25ae:	9c 93       	st	X, r25
    25b0:	17 97       	sbiw	r26, 0x07	; 7
    25b2:	ce 01       	movw	r24, r28
    25b4:	df 91       	pop	r29
    25b6:	cf 91       	pop	r28
    25b8:	1f 91       	pop	r17
    25ba:	0f 91       	pop	r16
    25bc:	08 95       	ret

000025be <__ultoa_invert>:
    25be:	fa 01       	movw	r30, r20
    25c0:	aa 27       	eor	r26, r26
    25c2:	28 30       	cpi	r18, 0x08	; 8
    25c4:	51 f1       	breq	.+84     	; 0x261a <__ultoa_invert+0x5c>
    25c6:	20 31       	cpi	r18, 0x10	; 16
    25c8:	81 f1       	breq	.+96     	; 0x262a <__ultoa_invert+0x6c>
    25ca:	e8 94       	clt
    25cc:	6f 93       	push	r22
    25ce:	6e 7f       	andi	r22, 0xFE	; 254
    25d0:	6e 5f       	subi	r22, 0xFE	; 254
    25d2:	7f 4f       	sbci	r23, 0xFF	; 255
    25d4:	8f 4f       	sbci	r24, 0xFF	; 255
    25d6:	9f 4f       	sbci	r25, 0xFF	; 255
    25d8:	af 4f       	sbci	r26, 0xFF	; 255
    25da:	b1 e0       	ldi	r27, 0x01	; 1
    25dc:	3e d0       	rcall	.+124    	; 0x265a <__ultoa_invert+0x9c>
    25de:	b4 e0       	ldi	r27, 0x04	; 4
    25e0:	3c d0       	rcall	.+120    	; 0x265a <__ultoa_invert+0x9c>
    25e2:	67 0f       	add	r22, r23
    25e4:	78 1f       	adc	r23, r24
    25e6:	89 1f       	adc	r24, r25
    25e8:	9a 1f       	adc	r25, r26
    25ea:	a1 1d       	adc	r26, r1
    25ec:	68 0f       	add	r22, r24
    25ee:	79 1f       	adc	r23, r25
    25f0:	8a 1f       	adc	r24, r26
    25f2:	91 1d       	adc	r25, r1
    25f4:	a1 1d       	adc	r26, r1
    25f6:	6a 0f       	add	r22, r26
    25f8:	71 1d       	adc	r23, r1
    25fa:	81 1d       	adc	r24, r1
    25fc:	91 1d       	adc	r25, r1
    25fe:	a1 1d       	adc	r26, r1
    2600:	20 d0       	rcall	.+64     	; 0x2642 <__ultoa_invert+0x84>
    2602:	09 f4       	brne	.+2      	; 0x2606 <__ultoa_invert+0x48>
    2604:	68 94       	set
    2606:	3f 91       	pop	r19
    2608:	2a e0       	ldi	r18, 0x0A	; 10
    260a:	26 9f       	mul	r18, r22
    260c:	11 24       	eor	r1, r1
    260e:	30 19       	sub	r19, r0
    2610:	30 5d       	subi	r19, 0xD0	; 208
    2612:	31 93       	st	Z+, r19
    2614:	de f6       	brtc	.-74     	; 0x25cc <__ultoa_invert+0xe>
    2616:	cf 01       	movw	r24, r30
    2618:	08 95       	ret
    261a:	46 2f       	mov	r20, r22
    261c:	47 70       	andi	r20, 0x07	; 7
    261e:	40 5d       	subi	r20, 0xD0	; 208
    2620:	41 93       	st	Z+, r20
    2622:	b3 e0       	ldi	r27, 0x03	; 3
    2624:	0f d0       	rcall	.+30     	; 0x2644 <__ultoa_invert+0x86>
    2626:	c9 f7       	brne	.-14     	; 0x261a <__ultoa_invert+0x5c>
    2628:	f6 cf       	rjmp	.-20     	; 0x2616 <__ultoa_invert+0x58>
    262a:	46 2f       	mov	r20, r22
    262c:	4f 70       	andi	r20, 0x0F	; 15
    262e:	40 5d       	subi	r20, 0xD0	; 208
    2630:	4a 33       	cpi	r20, 0x3A	; 58
    2632:	18 f0       	brcs	.+6      	; 0x263a <__ultoa_invert+0x7c>
    2634:	49 5d       	subi	r20, 0xD9	; 217
    2636:	31 fd       	sbrc	r19, 1
    2638:	40 52       	subi	r20, 0x20	; 32
    263a:	41 93       	st	Z+, r20
    263c:	02 d0       	rcall	.+4      	; 0x2642 <__ultoa_invert+0x84>
    263e:	a9 f7       	brne	.-22     	; 0x262a <__ultoa_invert+0x6c>
    2640:	ea cf       	rjmp	.-44     	; 0x2616 <__ultoa_invert+0x58>
    2642:	b4 e0       	ldi	r27, 0x04	; 4
    2644:	a6 95       	lsr	r26
    2646:	97 95       	ror	r25
    2648:	87 95       	ror	r24
    264a:	77 95       	ror	r23
    264c:	67 95       	ror	r22
    264e:	ba 95       	dec	r27
    2650:	c9 f7       	brne	.-14     	; 0x2644 <__ultoa_invert+0x86>
    2652:	00 97       	sbiw	r24, 0x00	; 0
    2654:	61 05       	cpc	r22, r1
    2656:	71 05       	cpc	r23, r1
    2658:	08 95       	ret
    265a:	9b 01       	movw	r18, r22
    265c:	ac 01       	movw	r20, r24
    265e:	0a 2e       	mov	r0, r26
    2660:	06 94       	lsr	r0
    2662:	57 95       	ror	r21
    2664:	47 95       	ror	r20
    2666:	37 95       	ror	r19
    2668:	27 95       	ror	r18
    266a:	ba 95       	dec	r27
    266c:	c9 f7       	brne	.-14     	; 0x2660 <__ultoa_invert+0xa2>
    266e:	62 0f       	add	r22, r18
    2670:	73 1f       	adc	r23, r19
    2672:	84 1f       	adc	r24, r20
    2674:	95 1f       	adc	r25, r21
    2676:	a0 1d       	adc	r26, r0
    2678:	08 95       	ret

0000267a <_exit>:
    267a:	f8 94       	cli

0000267c <__stop_program>:
    267c:	ff cf       	rjmp	.-2      	; 0x267c <__stop_program>
