\doxysection{SPIx\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\hypertarget{struct_s_p_ix___reg_def__t}{}\label{struct_s_p_ix___reg_def__t}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}


{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_ac806058f093a3e33457f2acd149e73b9}{CR1}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_ae19a6b4335672191e29e0e1526e27fb0}{CR2}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_a8beaebfb019b994f6de84acfde02c350}{SR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_aa59c17ad248dcbd0b66bc5aaa64c070f}{DR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_af7fa97fc0424336f550438060d7899f1}{CRCPR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_a256b0a5addbc714bc5ce9b11789fdcd5}{RXCRCR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_a37ee205892e1b0dcce79a8450ebb43c2}{TXCRCR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_a40b12078ccdbef569830799cd0b4da18}{I2\+SCFGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_s_p_ix___reg_def__t_af5d25a7e4ff915af4f30e3bee4de64ed}{I2\+SPR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00720}{720}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_p_ix___reg_def__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_p_ix___reg_def__t_ac806058f093a3e33457f2acd149e73b9}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!CR1@{CR1}}
\index{CR1@{CR1}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_ac806058f093a3e33457f2acd149e73b9} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+CR1}

Control register 1 \texorpdfstring{$\vert$}{|} Offset\+: 0x00 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00722}{722}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_ae19a6b4335672191e29e0e1526e27fb0}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!CR2@{CR2}}
\index{CR2@{CR2}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_ae19a6b4335672191e29e0e1526e27fb0} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+CR2}

Control register 2 \texorpdfstring{$\vert$}{|} Offset\+: 0x04 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00723}{723}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_af7fa97fc0424336f550438060d7899f1}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_af7fa97fc0424336f550438060d7899f1} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+CRCPR}

CRC polynomial reg \texorpdfstring{$\vert$}{|} Offset\+: 0x10 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00726}{726}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_aa59c17ad248dcbd0b66bc5aaa64c070f}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!DR@{DR}}
\index{DR@{DR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_aa59c17ad248dcbd0b66bc5aaa64c070f} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+DR}

Data register \texorpdfstring{$\vert$}{|} Offset\+: 0x0C 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00725}{725}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_a40b12078ccdbef569830799cd0b4da18}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_a40b12078ccdbef569830799cd0b4da18} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+I2\+SCFGR}

I2S config register \texorpdfstring{$\vert$}{|} Offset\+: 0x1C 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00729}{729}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_af5d25a7e4ff915af4f30e3bee4de64ed}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_af5d25a7e4ff915af4f30e3bee4de64ed} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+I2\+SPR}

I2S prescaler register \texorpdfstring{$\vert$}{|} Offset\+: 0x20 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00730}{730}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_a256b0a5addbc714bc5ce9b11789fdcd5}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_a256b0a5addbc714bc5ce9b11789fdcd5} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+RXCRCR}

RX CRC register \texorpdfstring{$\vert$}{|} Offset\+: 0x14 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00727}{727}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_a8beaebfb019b994f6de84acfde02c350}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!SR@{SR}}
\index{SR@{SR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_a8beaebfb019b994f6de84acfde02c350} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+SR}

Status register \texorpdfstring{$\vert$}{|} Offset\+: 0x08 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00724}{724}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_s_p_ix___reg_def__t_a37ee205892e1b0dcce79a8450ebb43c2}\index{SPIx\_RegDef\_t@{SPIx\_RegDef\_t}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPIx\_RegDef\_t@{SPIx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily \label{struct_s_p_ix___reg_def__t_a37ee205892e1b0dcce79a8450ebb43c2} 
volatile uint32\+\_\+t SPIx\+\_\+\+Reg\+Def\+\_\+t\+::\+TXCRCR}

TX CRC register \texorpdfstring{$\vert$}{|} Offset\+: 0x18 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00728}{728}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
