Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\15.0\Final_Project\final_project_soc.qsys --block-symbol-file --output-directory=C:\altera\15.0\Final_Project\final_project_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Final_Project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding Score [altera_avalon_pio 15.0]
Progress: Parameterizing module Score
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keyCode [altera_avalon_pio 15.0]
Progress: Parameterizing module keyCode
Progress: Adding m1Alive [altera_avalon_pio 15.0]
Progress: Parameterizing module m1Alive
Progress: Adding m1PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module m1PosX
Progress: Adding m1PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module m1PosY
Progress: Adding m2Alive [altera_avalon_pio 15.0]
Progress: Parameterizing module m2Alive
Progress: Adding m2PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module m2PosX
Progress: Adding m2PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module m2PosY
Progress: Adding mapPosX [altera_avalon_pio 15.0]
Progress: Parameterizing module mapPosX
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding p1D [altera_avalon_pio 15.0]
Progress: Parameterizing module p1D
Progress: Adding p1HP [altera_avalon_pio 15.0]
Progress: Parameterizing module p1HP
Progress: Adding p1PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module p1PosX
Progress: Adding p1PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module p1PosY
Progress: Adding p1_Att [altera_avalon_pio 15.0]
Progress: Parameterizing module p1_Att
Progress: Adding press [altera_avalon_pio 15.0]
Progress: Parameterizing module press
Progress: Adding rPosX [altera_avalon_pio 15.0]
Progress: Parameterizing module rPosX
Progress: Adding rPosY [altera_avalon_pio 15.0]
Progress: Parameterizing module rPosY
Progress: Adding rocket_on [altera_avalon_pio 15.0]
Progress: Parameterizing module rocket_on
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding stage [altera_avalon_pio 15.0]
Progress: Parameterizing module stage
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding win [altera_avalon_pio 15.0]
Progress: Parameterizing module win
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.keyCode: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.press: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: final_project_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\15.0\Final_Project\final_project_soc.qsys --synthesis=VERILOG --output-directory=C:\altera\15.0\Final_Project\final_project_soc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Final_Project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding Score [altera_avalon_pio 15.0]
Progress: Parameterizing module Score
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keyCode [altera_avalon_pio 15.0]
Progress: Parameterizing module keyCode
Progress: Adding m1Alive [altera_avalon_pio 15.0]
Progress: Parameterizing module m1Alive
Progress: Adding m1PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module m1PosX
Progress: Adding m1PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module m1PosY
Progress: Adding m2Alive [altera_avalon_pio 15.0]
Progress: Parameterizing module m2Alive
Progress: Adding m2PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module m2PosX
Progress: Adding m2PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module m2PosY
Progress: Adding mapPosX [altera_avalon_pio 15.0]
Progress: Parameterizing module mapPosX
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding p1D [altera_avalon_pio 15.0]
Progress: Parameterizing module p1D
Progress: Adding p1HP [altera_avalon_pio 15.0]
Progress: Parameterizing module p1HP
Progress: Adding p1PosX [altera_avalon_pio 15.0]
Progress: Parameterizing module p1PosX
Progress: Adding p1PosY [altera_avalon_pio 15.0]
Progress: Parameterizing module p1PosY
Progress: Adding p1_Att [altera_avalon_pio 15.0]
Progress: Parameterizing module p1_Att
Progress: Adding press [altera_avalon_pio 15.0]
Progress: Parameterizing module press
Progress: Adding rPosX [altera_avalon_pio 15.0]
Progress: Parameterizing module rPosX
Progress: Adding rPosY [altera_avalon_pio 15.0]
Progress: Parameterizing module rPosY
Progress: Adding rocket_on [altera_avalon_pio 15.0]
Progress: Parameterizing module rocket_on
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding stage [altera_avalon_pio 15.0]
Progress: Parameterizing module stage
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding win [altera_avalon_pio 15.0]
Progress: Parameterizing module win
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.keyCode: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.press: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: final_project_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: final_project_soc: Generating final_project_soc "final_project_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info: Score: Starting RTL generation for module 'final_project_soc_Score'
Info: Score:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_Score --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0001_Score_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0001_Score_gen//final_project_soc_Score_component_configuration.pl  --do_build_sim=0  ]
Info: Score: Done RTL generation for module 'final_project_soc_Score'
Info: Score: "final_project_soc" instantiated altera_avalon_pio "Score"
Info: jtag_uart_0: Starting RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_soc_jtag_uart_0 --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0002_jtag_uart_0_gen//final_project_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0: "final_project_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: keyCode: Starting RTL generation for module 'final_project_soc_keyCode'
Info: keyCode:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_keyCode --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0003_keyCode_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0003_keyCode_gen//final_project_soc_keyCode_component_configuration.pl  --do_build_sim=0  ]
Info: keyCode: Done RTL generation for module 'final_project_soc_keyCode'
Info: keyCode: "final_project_soc" instantiated altera_avalon_pio "keyCode"
Info: m1Alive: Starting RTL generation for module 'final_project_soc_m1Alive'
Info: m1Alive:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_m1Alive --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0004_m1Alive_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0004_m1Alive_gen//final_project_soc_m1Alive_component_configuration.pl  --do_build_sim=0  ]
Info: m1Alive: Done RTL generation for module 'final_project_soc_m1Alive'
Info: m1Alive: "final_project_soc" instantiated altera_avalon_pio "m1Alive"
Info: m1PosX: Starting RTL generation for module 'final_project_soc_m1PosX'
Info: m1PosX:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_m1PosX --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0005_m1PosX_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0005_m1PosX_gen//final_project_soc_m1PosX_component_configuration.pl  --do_build_sim=0  ]
Info: m1PosX: Done RTL generation for module 'final_project_soc_m1PosX'
Info: m1PosX: "final_project_soc" instantiated altera_avalon_pio "m1PosX"
Info: m1PosY: Starting RTL generation for module 'final_project_soc_m1PosY'
Info: m1PosY:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_m1PosY --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0006_m1PosY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0006_m1PosY_gen//final_project_soc_m1PosY_component_configuration.pl  --do_build_sim=0  ]
Info: m1PosY: Done RTL generation for module 'final_project_soc_m1PosY'
Info: m1PosY: "final_project_soc" instantiated altera_avalon_pio "m1PosY"
Info: nios2_qsys_0: "final_project_soc" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_project_soc_onchip_memory2_0 --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0007_onchip_memory2_0_gen//final_project_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0: "final_project_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: p1HP: Starting RTL generation for module 'final_project_soc_p1HP'
Info: p1HP:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_p1HP --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0008_p1HP_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0008_p1HP_gen//final_project_soc_p1HP_component_configuration.pl  --do_build_sim=0  ]
Info: p1HP: Done RTL generation for module 'final_project_soc_p1HP'
Info: p1HP: "final_project_soc" instantiated altera_avalon_pio "p1HP"
Info: press: Starting RTL generation for module 'final_project_soc_press'
Info: press:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_press --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0009_press_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0009_press_gen//final_project_soc_press_component_configuration.pl  --do_build_sim=0  ]
Info: press: Done RTL generation for module 'final_project_soc_press'
Info: press: "final_project_soc" instantiated altera_avalon_pio "press"
Info: sdram: Starting RTL generation for module 'final_project_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_soc_sdram --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0010_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0010_sdram_gen//final_project_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'final_project_soc_sdram'
Info: sdram: "final_project_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "final_project_soc" instantiated altpll "sdram_pll"
Info: stage: Starting RTL generation for module 'final_project_soc_stage'
Info: stage:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_stage --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0013_stage_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0013_stage_gen//final_project_soc_stage_component_configuration.pl  --do_build_sim=0  ]
Info: stage: Done RTL generation for module 'final_project_soc_stage'
Info: stage: "final_project_soc" instantiated altera_avalon_pio "stage"
Info: sysid_qsys_0: "final_project_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "final_project_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_project_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_project_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'final_project_soc_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_soc_nios2_qsys_0_cpu --dir=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0017_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/XINGJI~1/AppData/Local/Temp/alt7287_7384906870847768466.dir/0017_cpu_gen//final_project_soc_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.05.01 17:31:06 (*) Starting Nios II generation
Info: cpu: # 2017.05.01 17:31:06 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.01 17:31:08 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.05.01 17:31:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.05.01 17:31:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.05.01 17:31:08 (*)   Plaintext license not found.
Info: cpu: # 2017.05.01 17:31:08 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.05.01 17:31:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.01 17:31:08 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.01 17:31:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.01 17:31:09 (*)   Creating plain-text RTL
Info: cpu: # 2017.05.01 17:31:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_project_soc_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/altera/15.0/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/15.0/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/15.0/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: final_project_soc: Done "final_project_soc" with 39 modules, 54 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
