[
 {
  "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/seven_segment.v",
  "InstLine" : 57,
  "InstName" : "SSD",
  "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/seven_segment.v",
  "ModuleLine" : 57,
  "ModuleName" : "SSD",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/seven_segment.v",
    "InstLine" : 76,
    "InstName" : "LEDdecoder_inst",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/seven_segment.v",
    "ModuleLine" : 3,
    "ModuleName" : "LEDdecoder"
   }
  ]
 },
 {
  "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 27,
    "InstName" : "pll",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 10,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 62,
    "InstName" : "cpu_1",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
    "ModuleLine" : 9,
    "ModuleName" : "cpu",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 186,
      "InstName" : "signExtendUnit",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/signExtend.v",
      "ModuleLine" : 4,
      "ModuleName" : "signExtend"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 196,
      "InstName" : "cpu_regs",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/RegFile.v",
      "ModuleLine" : 7,
      "ModuleName" : "RegFile"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 209,
      "InstName" : "SignExtendSelector",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/SignExtendSelector.v",
      "ModuleLine" : 4,
      "ModuleName" : "SignExtendSelector"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 295,
      "InstName" : "control_main",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/control_main.v",
      "ModuleLine" : 5,
      "ModuleName" : "control_main"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 311,
      "InstName" : "control_stall_id",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/control_stall_id.v",
      "ModuleLine" : 6,
      "ModuleName" : "control_stall_id"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 350,
      "InstName" : "cpu_alu",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/ALUCPU.v",
      "ModuleLine" : 4,
      "ModuleName" : "ALUCPU"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 410,
      "InstName" : "control_alu",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/control_alu.v",
      "ModuleLine" : 5,
      "ModuleName" : "control_alu"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 418,
      "InstName" : "control_bypass_ex",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/control_bypass_ex.v",
      "ModuleLine" : 5,
      "ModuleName" : "control_bypass_ex"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 431,
      "InstName" : "mem_write_selector",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/mem_write_selector.v",
      "ModuleLine" : 4,
      "ModuleName" : "mem_write_selector"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 473,
      "InstName" : "control_branch",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/control_branch.v",
      "ModuleLine" : 4,
      "ModuleName" : "control_branch"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/cpu.v",
      "InstLine" : 484,
      "InstName" : "mem_read_selector",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/mem_read_selector.v",
      "ModuleLine" : 4,
      "ModuleName" : "mem_read_selector"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 76,
    "InstName" : "bu",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/bus.v",
    "ModuleLine" : 3,
    "ModuleName" : "bus"
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 90,
    "InstName" : "mem",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/memory.v",
    "ModuleLine" : 3,
    "ModuleName" : "memory"
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 104,
    "InstName" : "bm",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/buttonModule.v",
    "ModuleLine" : 1,
    "ModuleName" : "buttonModule"
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 115,
    "InstName" : "text",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/textEngine.v",
    "ModuleLine" : 1,
    "ModuleName" : "textEngine"
   },
   {
    "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/soc.v",
    "InstLine" : 127,
    "InstName" : "scr",
    "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/screen.v",
    "ModuleLine" : 2,
    "ModuleName" : "screen",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/screen.v",
      "InstLine" : 43,
      "InstName" : "i2c_inst",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/i2c.v",
      "ModuleLine" : 2,
      "ModuleName" : "i2c"
     },
     {
      "InstFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/screen.v",
      "InstLine" : 64,
      "InstName" : "i2c_api_inst",
      "ModuleFile" : "C:/Users/Panagiotis/Documents/GitHub/RiscY/RISCV/src/i2capi.v",
      "ModuleLine" : 1,
      "ModuleName" : "i2c_api"
     }
    ]
   }
  ]
 }
]