

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Tue Nov 11 00:46:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.253 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |        2|  4295294972|  13.334 ns|  28.637 sec|    2|  4295294972|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+
        |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        2|    65539|  13.334 ns|  0.437 ms|    1|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+------------------------------------------------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_772_1  |        0|  4295294970|  5 ~ 65542|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    157|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    298|    812|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    202|    -|
|Register         |        -|   -|    294|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    592|   1171|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220  |tpgForeground_Pipeline_VITIS_LOOP_774_2  |        0|   0|  298|  812|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   0|  298|  812|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |y_2_fu_366_p2             |         +|   0|  0|  23|          16|           1|
    |hMax_fu_343_p2            |         -|   0|  0|  23|          16|          16|
    |vMax_fu_347_p2            |         -|   0|  0|  23|          16|          16|
    |cmp2_i_fu_372_p2          |      icmp|   0|  0|  23|          16|          16|
    |cmp31_i_fu_330_p2         |      icmp|   0|  0|  15|           8|           1|
    |icmp_fu_301_p2            |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln772_fu_361_p2      |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |conv2_i_i_i129_fu_335_p3  |    select|   0|  0|  11|           1|           8|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 157|          97|          76|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |ap_done                    |   9|          2|    1|          2|
    |boxColorB_val_blk_n        |   9|          2|    1|          2|
    |boxColorG_val_blk_n        |   9|          2|    1|          2|
    |boxColorR_val_blk_n        |   9|          2|    1|          2|
    |boxHCoord_loc_0_fu_122     |   9|          2|   16|         32|
    |boxSize_val_blk_n          |   9|          2|    1|          2|
    |boxVCoord_loc_0_fu_118     |   9|          2|   16|         32|
    |colorFormat_val27_c_blk_n  |   9|          2|    1|          2|
    |colorFormat_val_blk_n      |   9|          2|    1|          2|
    |crossHairX_val_blk_n       |   9|          2|    1|          2|
    |crossHairY_val_blk_n       |   9|          2|    1|          2|
    |height_val5_c_blk_n        |   9|          2|    1|          2|
    |height_val_blk_n           |   9|          2|    1|          2|
    |maskId_val_blk_n           |   9|          2|    1|          2|
    |motionSpeed_val_blk_n      |   9|          2|    1|          2|
    |patternId_val_blk_n        |   9|          2|    1|          2|
    |width_val10_c_blk_n        |   9|          2|    1|          2|
    |width_val_blk_n            |   9|          2|    1|          2|
    |y_fu_114                   |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 202|         44|   65|        134|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   5|   0|    5|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |boxColorB_val_read_reg_401                                       |  10|   0|   10|          0|
    |boxColorG_val_read_reg_406                                       |  10|   0|   10|          0|
    |boxColorR_val_read_reg_411                                       |  10|   0|   10|          0|
    |boxHCoord                                                        |  16|   0|   16|          0|
    |boxHCoord_loc_0_fu_122                                           |  16|   0|   16|          0|
    |boxSize_val_read_reg_416                                         |  16|   0|   16|          0|
    |boxVCoord                                                        |  16|   0|   16|          0|
    |boxVCoord_loc_0_fu_118                                           |  16|   0|   16|          0|
    |cmp2_i_reg_520                                                   |   1|   0|    1|          0|
    |cmp31_i_reg_487                                                  |   1|   0|    1|          0|
    |colorFormat_val_read_reg_433                                     |   8|   0|    8|          0|
    |conv2_i_i_i129_reg_492                                           |   3|   0|   10|          7|
    |crossHairX_val_read_reg_428                                      |  16|   0|   16|          0|
    |crossHairY_val_read_reg_423                                      |  16|   0|   16|          0|
    |empty_122_reg_467                                                |   1|   0|    1|          0|
    |grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |hMax_reg_497                                                     |  16|   0|   16|          0|
    |icmp_reg_482                                                     |   1|   0|    1|          0|
    |loopHeight_reg_461                                               |  16|   0|   16|          0|
    |loopWidth_reg_455                                                |  16|   0|   16|          0|
    |maskId_val_read_reg_445                                          |   8|   0|    8|          0|
    |motionSpeed_val_read_reg_439                                     |   8|   0|    8|          0|
    |patternId_val_read_reg_450                                       |   8|   0|    8|          0|
    |shl_i_reg_507                                                    |   8|   0|    9|          1|
    |tmp_4_reg_477                                                    |   1|   0|    1|          0|
    |tmp_reg_472                                                      |   1|   0|    1|          0|
    |vMax_reg_502                                                     |  16|   0|   16|          0|
    |y_1_reg_512                                                      |  16|   0|   16|          0|
    |y_fu_114                                                         |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 294|   0|  302|          8|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|        tpgForeground|  return value|
|bckgndYUV_dout                      |   in|   30|     ap_fifo|            bckgndYUV|       pointer|
|bckgndYUV_empty_n                   |   in|    1|     ap_fifo|            bckgndYUV|       pointer|
|bckgndYUV_read                      |  out|    1|     ap_fifo|            bckgndYUV|       pointer|
|bckgndYUV_num_data_valid            |   in|    5|     ap_fifo|            bckgndYUV|       pointer|
|bckgndYUV_fifo_cap                  |   in|    5|     ap_fifo|            bckgndYUV|       pointer|
|height_val_dout                     |   in|   16|     ap_fifo|           height_val|       pointer|
|height_val_empty_n                  |   in|    1|     ap_fifo|           height_val|       pointer|
|height_val_read                     |  out|    1|     ap_fifo|           height_val|       pointer|
|height_val_num_data_valid           |   in|    3|     ap_fifo|           height_val|       pointer|
|height_val_fifo_cap                 |   in|    3|     ap_fifo|           height_val|       pointer|
|width_val_dout                      |   in|   16|     ap_fifo|            width_val|       pointer|
|width_val_empty_n                   |   in|    1|     ap_fifo|            width_val|       pointer|
|width_val_read                      |  out|    1|     ap_fifo|            width_val|       pointer|
|width_val_num_data_valid            |   in|    3|     ap_fifo|            width_val|       pointer|
|width_val_fifo_cap                  |   in|    3|     ap_fifo|            width_val|       pointer|
|patternId_val_dout                  |   in|    8|     ap_fifo|        patternId_val|       pointer|
|patternId_val_empty_n               |   in|    1|     ap_fifo|        patternId_val|       pointer|
|patternId_val_read                  |  out|    1|     ap_fifo|        patternId_val|       pointer|
|patternId_val_num_data_valid        |   in|    3|     ap_fifo|        patternId_val|       pointer|
|patternId_val_fifo_cap              |   in|    3|     ap_fifo|        patternId_val|       pointer|
|maskId_val_dout                     |   in|    8|     ap_fifo|           maskId_val|       pointer|
|maskId_val_empty_n                  |   in|    1|     ap_fifo|           maskId_val|       pointer|
|maskId_val_read                     |  out|    1|     ap_fifo|           maskId_val|       pointer|
|maskId_val_num_data_valid           |   in|    3|     ap_fifo|           maskId_val|       pointer|
|maskId_val_fifo_cap                 |   in|    3|     ap_fifo|           maskId_val|       pointer|
|colorFormat_val_dout                |   in|    8|     ap_fifo|      colorFormat_val|       pointer|
|colorFormat_val_empty_n             |   in|    1|     ap_fifo|      colorFormat_val|       pointer|
|colorFormat_val_read                |  out|    1|     ap_fifo|      colorFormat_val|       pointer|
|colorFormat_val_num_data_valid      |   in|    3|     ap_fifo|      colorFormat_val|       pointer|
|colorFormat_val_fifo_cap            |   in|    3|     ap_fifo|      colorFormat_val|       pointer|
|crossHairX_val_dout                 |   in|   16|     ap_fifo|       crossHairX_val|       pointer|
|crossHairX_val_empty_n              |   in|    1|     ap_fifo|       crossHairX_val|       pointer|
|crossHairX_val_read                 |  out|    1|     ap_fifo|       crossHairX_val|       pointer|
|crossHairX_val_num_data_valid       |   in|    3|     ap_fifo|       crossHairX_val|       pointer|
|crossHairX_val_fifo_cap             |   in|    3|     ap_fifo|       crossHairX_val|       pointer|
|crossHairY_val_dout                 |   in|   16|     ap_fifo|       crossHairY_val|       pointer|
|crossHairY_val_empty_n              |   in|    1|     ap_fifo|       crossHairY_val|       pointer|
|crossHairY_val_read                 |  out|    1|     ap_fifo|       crossHairY_val|       pointer|
|crossHairY_val_num_data_valid       |   in|    3|     ap_fifo|       crossHairY_val|       pointer|
|crossHairY_val_fifo_cap             |   in|    3|     ap_fifo|       crossHairY_val|       pointer|
|boxSize_val_dout                    |   in|   16|     ap_fifo|          boxSize_val|       pointer|
|boxSize_val_empty_n                 |   in|    1|     ap_fifo|          boxSize_val|       pointer|
|boxSize_val_read                    |  out|    1|     ap_fifo|          boxSize_val|       pointer|
|boxSize_val_num_data_valid          |   in|    3|     ap_fifo|          boxSize_val|       pointer|
|boxSize_val_fifo_cap                |   in|    3|     ap_fifo|          boxSize_val|       pointer|
|boxColorR_val_dout                  |   in|   10|     ap_fifo|        boxColorR_val|       pointer|
|boxColorR_val_empty_n               |   in|    1|     ap_fifo|        boxColorR_val|       pointer|
|boxColorR_val_read                  |  out|    1|     ap_fifo|        boxColorR_val|       pointer|
|boxColorR_val_num_data_valid        |   in|    3|     ap_fifo|        boxColorR_val|       pointer|
|boxColorR_val_fifo_cap              |   in|    3|     ap_fifo|        boxColorR_val|       pointer|
|boxColorG_val_dout                  |   in|   10|     ap_fifo|        boxColorG_val|       pointer|
|boxColorG_val_empty_n               |   in|    1|     ap_fifo|        boxColorG_val|       pointer|
|boxColorG_val_read                  |  out|    1|     ap_fifo|        boxColorG_val|       pointer|
|boxColorG_val_num_data_valid        |   in|    3|     ap_fifo|        boxColorG_val|       pointer|
|boxColorG_val_fifo_cap              |   in|    3|     ap_fifo|        boxColorG_val|       pointer|
|boxColorB_val_dout                  |   in|   10|     ap_fifo|        boxColorB_val|       pointer|
|boxColorB_val_empty_n               |   in|    1|     ap_fifo|        boxColorB_val|       pointer|
|boxColorB_val_read                  |  out|    1|     ap_fifo|        boxColorB_val|       pointer|
|boxColorB_val_num_data_valid        |   in|    3|     ap_fifo|        boxColorB_val|       pointer|
|boxColorB_val_fifo_cap              |   in|    3|     ap_fifo|        boxColorB_val|       pointer|
|motionSpeed_val_dout                |   in|    8|     ap_fifo|      motionSpeed_val|       pointer|
|motionSpeed_val_empty_n             |   in|    1|     ap_fifo|      motionSpeed_val|       pointer|
|motionSpeed_val_read                |  out|    1|     ap_fifo|      motionSpeed_val|       pointer|
|motionSpeed_val_num_data_valid      |   in|    3|     ap_fifo|      motionSpeed_val|       pointer|
|motionSpeed_val_fifo_cap            |   in|    3|     ap_fifo|      motionSpeed_val|       pointer|
|ovrlayYUV_din                       |  out|   30|     ap_fifo|            ovrlayYUV|       pointer|
|ovrlayYUV_full_n                    |   in|    1|     ap_fifo|            ovrlayYUV|       pointer|
|ovrlayYUV_write                     |  out|    1|     ap_fifo|            ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid            |   in|   32|     ap_fifo|            ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                  |   in|   32|     ap_fifo|            ovrlayYUV|       pointer|
|height_val5_c_din                   |  out|   12|     ap_fifo|        height_val5_c|       pointer|
|height_val5_c_full_n                |   in|    1|     ap_fifo|        height_val5_c|       pointer|
|height_val5_c_write                 |  out|    1|     ap_fifo|        height_val5_c|       pointer|
|height_val5_c_num_data_valid        |   in|    3|     ap_fifo|        height_val5_c|       pointer|
|height_val5_c_fifo_cap              |   in|    3|     ap_fifo|        height_val5_c|       pointer|
|width_val10_c_din                   |  out|   13|     ap_fifo|        width_val10_c|       pointer|
|width_val10_c_full_n                |   in|    1|     ap_fifo|        width_val10_c|       pointer|
|width_val10_c_write                 |  out|    1|     ap_fifo|        width_val10_c|       pointer|
|width_val10_c_num_data_valid        |   in|    3|     ap_fifo|        width_val10_c|       pointer|
|width_val10_c_fifo_cap              |   in|    3|     ap_fifo|        width_val10_c|       pointer|
|colorFormat_val27_c_din             |  out|    8|     ap_fifo|  colorFormat_val27_c|       pointer|
|colorFormat_val27_c_full_n          |   in|    1|     ap_fifo|  colorFormat_val27_c|       pointer|
|colorFormat_val27_c_write           |  out|    1|     ap_fifo|  colorFormat_val27_c|       pointer|
|colorFormat_val27_c_num_data_valid  |   in|    3|     ap_fifo|  colorFormat_val27_c|       pointer|
|colorFormat_val27_c_fifo_cap        |   in|    3|     ap_fifo|  colorFormat_val27_c|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0 = alloca i32 1"   --->   Operation 7 'alloca' 'boxVCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0 = alloca i32 1"   --->   Operation 8 'alloca' 'boxHCoord_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:2.43ns O:2.43ns )   --->   "%boxColorB_val_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %boxColorB_val"   --->   Operation 9 'read' 'boxColorB_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] ( I:2.43ns O:2.43ns )   --->   "%boxColorG_val_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %boxColorG_val"   --->   Operation 10 'read' 'boxColorG_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] ( I:2.43ns O:2.43ns )   --->   "%boxColorR_val_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %boxColorR_val"   --->   Operation 11 'read' 'boxColorR_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] ( I:2.43ns O:2.43ns )   --->   "%boxSize_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %boxSize_val"   --->   Operation 12 'read' 'boxSize_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] ( I:2.43ns O:2.43ns )   --->   "%crossHairY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairY_val"   --->   Operation 13 'read' 'crossHairY_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] ( I:2.43ns O:2.43ns )   --->   "%crossHairX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %crossHairX_val"   --->   Operation 14 'read' 'crossHairX_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] ( I:2.43ns O:2.43ns )   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 15 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val27_c, i8 %colorFormat_val_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] ( I:2.43ns O:2.43ns )   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 17 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] ( I:2.43ns O:2.43ns )   --->   "%maskId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %maskId_val"   --->   Operation 18 'read' 'maskId_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] ( I:2.43ns O:2.43ns )   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 19 'read' 'patternId_val_read' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] ( I:2.43ns O:2.43ns )   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 20 'read' 'loopWidth' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %width_val10_c, i13 %empty"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] ( I:2.43ns O:2.43ns )   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 23 'read' 'loopHeight' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_121 = trunc i16 %loopHeight"   --->   Operation 24 'trunc' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_val5_c, i12 %empty_121"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_122 = trunc i8 %maskId_val_read"   --->   Operation 26 'trunc' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 1"   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_val_read, i32 2"   --->   Operation 28 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormat_val_read, i32 1, i32 7"   --->   Operation 29 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%icmp = icmp_ne  i7 %tmp_5, i7 0"   --->   Operation 30 'icmp' 'icmp' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%boxHCoord_load = load i16 %boxHCoord" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 31 'load' 'boxHCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%boxVCoord_load = load i16 %boxVCoord" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 32 'load' 'boxVCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln1889 = store i16 %boxHCoord_load, i16 %boxHCoord_loc_0" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 33 'store' 'store_ln1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln1901 = store i16 %boxVCoord_load, i16 %boxVCoord_loc_0" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 34 'store' 'store_ln1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln763 = store i16 0, i16 %y" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 35 'store' 'store_ln763' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorB_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorG_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %boxColorR_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %boxSize_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %crossHairX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val27_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %maskId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %bckgndYUV, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%cmp31_i = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 53 'icmp' 'cmp31_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.68ns)   --->   "%conv2_i_i_i129 = select i1 %cmp31_i, i10 960, i10 512"   --->   Operation 54 'select' 'conv2_i_i_i129' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.07ns)   --->   "%hMax = sub i16 %loopWidth, i16 %boxSize_val_read"   --->   Operation 55 'sub' 'hMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.07ns)   --->   "%vMax = sub i16 %loopHeight, i16 %boxSize_val_read"   --->   Operation 56 'sub' 'vMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_val_read, i1 0"   --->   Operation 57 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 58 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 59 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.07ns)   --->   "%icmp_ln772 = icmp_eq  i16 %y_1, i16 %loopHeight" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 60 'icmp' 'icmp_ln772' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.07ns)   --->   "%y_2 = add i16 %y_1, i16 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 61 'add' 'y_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln772 = br i1 %icmp_ln772, void %VITIS_LOOP_774_2.split, void %for.end18.loopexit" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 62 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.07ns)   --->   "%cmp2_i = icmp_eq  i16 %y_1, i16 %crossHairY_val_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 63 'icmp' 'cmp2_i' <Predicate = (!icmp_ln772)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln763 = store i16 %y_2, i16 %y" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 64 'store' 'store_ln763' <Predicate = (!icmp_ln772)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln811 = ret" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:811]   --->   Operation 65 'ret' 'ret_ln811' <Predicate = (icmp_ln772)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 66 [2/2] (3.66ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %loopWidth, i10 %boxColorB_val_read, i10 %conv2_i_i_i129, i10 %boxColorR_val_read, i30 %ovrlayYUV, i30 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i16 %vMax, i8 %motionSpeed_val_read, i16 %hMax, i9 %shl_i, i1 %icmp, i10 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i8 %maskId_val_read, i1 %cmp31_i, i1 %tmp_4, i1 %tmp, i1 %empty_122, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxVCoord, i1 %vDir, i16 %boxHCoord, i1 %hDir, i10 %whiYuv_2" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 66 'call' 'call_ln772' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln772 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 68 'specloopname' 'specloopname_ln772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln772 = call void @tpgForeground_Pipeline_VITIS_LOOP_774_2, i16 %loopWidth, i10 %boxColorB_val_read, i10 %conv2_i_i_i129, i10 %boxColorR_val_read, i30 %ovrlayYUV, i30 %bckgndYUV, i8 %patternId_val_read, i16 %boxSize_val_read, i16 %y_1, i16 %vMax, i8 %motionSpeed_val_read, i16 %hMax, i9 %shl_i, i1 %icmp, i10 %boxColorG_val_read, i16 %crossHairX_val_read, i1 %cmp2_i, i8 %colorFormat_val_read, i8 %maskId_val_read, i1 %cmp31_i, i1 %tmp_4, i1 %tmp, i1 %empty_122, i16 %boxHCoord_loc_0, i16 %boxVCoord_loc_0, i16 %boxVCoord, i1 %vDir, i16 %boxHCoord, i1 %hDir, i10 %whiYuv_2" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 69 'call' 'call_ln772' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln772 = br void %VITIS_LOOP_774_2" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:772]   --->   Operation 70 'br' 'br_ln772' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ maskId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crossHairY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxSize_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorR_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorG_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxColorB_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val5_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val10_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val27_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxHCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ boxVCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                       (alloca           ) [ 011111]
boxVCoord_loc_0         (alloca           ) [ 011111]
boxHCoord_loc_0         (alloca           ) [ 011111]
boxColorB_val_read      (read             ) [ 001111]
boxColorG_val_read      (read             ) [ 001111]
boxColorR_val_read      (read             ) [ 001111]
boxSize_val_read        (read             ) [ 001111]
crossHairY_val_read     (read             ) [ 001111]
crossHairX_val_read     (read             ) [ 001111]
colorFormat_val_read    (read             ) [ 001111]
write_ln0               (write            ) [ 000000]
motionSpeed_val_read    (read             ) [ 001111]
maskId_val_read         (read             ) [ 001111]
patternId_val_read      (read             ) [ 001111]
loopWidth               (read             ) [ 001111]
empty                   (trunc            ) [ 000000]
write_ln0               (write            ) [ 000000]
loopHeight              (read             ) [ 001111]
empty_121               (trunc            ) [ 000000]
write_ln0               (write            ) [ 000000]
empty_122               (trunc            ) [ 001111]
tmp                     (bitselect        ) [ 001111]
tmp_4                   (bitselect        ) [ 001111]
tmp_5                   (partselect       ) [ 000000]
icmp                    (icmp             ) [ 001111]
boxHCoord_load          (load             ) [ 000000]
boxVCoord_load          (load             ) [ 000000]
store_ln1889            (store            ) [ 000000]
store_ln1901            (store            ) [ 000000]
store_ln763             (store            ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
cmp31_i                 (icmp             ) [ 000111]
conv2_i_i_i129          (select           ) [ 000111]
hMax                    (sub              ) [ 000111]
vMax                    (sub              ) [ 000111]
shl_i                   (bitconcatenate   ) [ 000111]
br_ln772                (br               ) [ 000000]
y_1                     (load             ) [ 000011]
icmp_ln772              (icmp             ) [ 000111]
y_2                     (add              ) [ 000000]
br_ln772                (br               ) [ 000000]
cmp2_i                  (icmp             ) [ 000011]
store_ln763             (store            ) [ 000000]
ret_ln811               (ret              ) [ 000000]
speclooptripcount_ln763 (speclooptripcount) [ 000000]
specloopname_ln772      (specloopname     ) [ 000000]
call_ln772              (call             ) [ 000000]
br_ln772                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bckgndYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patternId_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="maskId_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colorFormat_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crossHairX_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crossHairY_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boxSize_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="boxColorR_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="boxColorG_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="boxColorB_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="height_val5_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val5_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="width_val10_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val10_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat_val27_c">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val27_c"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="boxHCoord">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="boxVCoord">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vDir">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hDir">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="whiYuv_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgForeground_Pipeline_VITIS_LOOP_774_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="y_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="boxVCoord_loc_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxVCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="boxHCoord_loc_0_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxHCoord_loc_0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="boxColorB_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="boxColorG_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="boxColorR_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boxSize_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="crossHairY_val_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_val_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crossHairX_val_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_val_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="colorFormat_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="motionSpeed_val_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="maskId_val_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_val_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="patternId_val_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="loopWidth_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="loopHeight_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln0_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="3"/>
<pin id="223" dir="0" index="2" bw="10" slack="3"/>
<pin id="224" dir="0" index="3" bw="10" slack="2"/>
<pin id="225" dir="0" index="4" bw="10" slack="3"/>
<pin id="226" dir="0" index="5" bw="30" slack="0"/>
<pin id="227" dir="0" index="6" bw="30" slack="0"/>
<pin id="228" dir="0" index="7" bw="8" slack="3"/>
<pin id="229" dir="0" index="8" bw="16" slack="3"/>
<pin id="230" dir="0" index="9" bw="16" slack="1"/>
<pin id="231" dir="0" index="10" bw="16" slack="2"/>
<pin id="232" dir="0" index="11" bw="8" slack="3"/>
<pin id="233" dir="0" index="12" bw="16" slack="2"/>
<pin id="234" dir="0" index="13" bw="9" slack="2"/>
<pin id="235" dir="0" index="14" bw="1" slack="3"/>
<pin id="236" dir="0" index="15" bw="10" slack="3"/>
<pin id="237" dir="0" index="16" bw="16" slack="3"/>
<pin id="238" dir="0" index="17" bw="1" slack="1"/>
<pin id="239" dir="0" index="18" bw="8" slack="3"/>
<pin id="240" dir="0" index="19" bw="8" slack="3"/>
<pin id="241" dir="0" index="20" bw="1" slack="2"/>
<pin id="242" dir="0" index="21" bw="1" slack="3"/>
<pin id="243" dir="0" index="22" bw="1" slack="3"/>
<pin id="244" dir="0" index="23" bw="1" slack="3"/>
<pin id="245" dir="0" index="24" bw="16" slack="3"/>
<pin id="246" dir="0" index="25" bw="16" slack="3"/>
<pin id="247" dir="0" index="26" bw="16" slack="0"/>
<pin id="248" dir="0" index="27" bw="1" slack="0"/>
<pin id="249" dir="0" index="28" bw="16" slack="0"/>
<pin id="250" dir="0" index="29" bw="1" slack="0"/>
<pin id="251" dir="0" index="30" bw="10" slack="0"/>
<pin id="252" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln772/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="empty_121_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_121/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_122_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_122/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="0" index="3" bw="4" slack="0"/>
<pin id="296" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="boxHCoord_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_load/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="boxVCoord_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln1889_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1889/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln1901_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1901/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln763_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cmp31_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31_i/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="conv2_i_i_i129_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="0" index="2" bw="10" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i129/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="hMax_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="hMax/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="vMax_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="1"/>
<pin id="349" dir="0" index="1" bw="16" slack="1"/>
<pin id="350" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vMax/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="y_1_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="2"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln772_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="2"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln772/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="y_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="cmp2_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="2"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln763_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="2"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln763/3 "/>
</bind>
</comp>

<comp id="382" class="1005" name="y_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="389" class="1005" name="boxVCoord_loc_0_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_0 "/>
</bind>
</comp>

<comp id="395" class="1005" name="boxHCoord_loc_0_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_0 "/>
</bind>
</comp>

<comp id="401" class="1005" name="boxColorB_val_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="3"/>
<pin id="403" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="boxColorB_val_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="boxColorG_val_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="3"/>
<pin id="408" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="boxColorG_val_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="boxColorR_val_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="3"/>
<pin id="413" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="boxColorR_val_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="boxSize_val_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxSize_val_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="crossHairY_val_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="2"/>
<pin id="425" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="crossHairY_val_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="crossHairX_val_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="3"/>
<pin id="430" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="crossHairX_val_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="colorFormat_val_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="motionSpeed_val_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="maskId_val_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="3"/>
<pin id="447" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="maskId_val_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="patternId_val_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="3"/>
<pin id="452" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="loopWidth_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="461" class="1005" name="loopHeight_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="467" class="1005" name="empty_122_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="3"/>
<pin id="469" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="empty_122 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="3"/>
<pin id="474" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="3"/>
<pin id="479" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="3"/>
<pin id="484" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="487" class="1005" name="cmp31_i_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="2"/>
<pin id="489" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp31_i "/>
</bind>
</comp>

<comp id="492" class="1005" name="conv2_i_i_i129_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="2"/>
<pin id="494" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i129 "/>
</bind>
</comp>

<comp id="497" class="1005" name="hMax_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="2"/>
<pin id="499" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="hMax "/>
</bind>
</comp>

<comp id="502" class="1005" name="vMax_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="2"/>
<pin id="504" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="vMax "/>
</bind>
</comp>

<comp id="507" class="1005" name="shl_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="2"/>
<pin id="509" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="y_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="cmp2_i_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="253"><net_src comp="100" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="220" pin=26"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="220" pin=27"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="220" pin=28"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="220" pin=29"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="220" pin=30"/></net>

<net id="264"><net_src comp="194" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="269"><net_src comp="207" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="274"><net_src comp="182" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="182" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="182" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="162" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="307" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="311" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="90" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="92" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="356"><net_src comp="94" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="358" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="358" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="366" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="114" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="392"><net_src comp="118" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="220" pin=25"/></net>

<net id="398"><net_src comp="122" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="220" pin=24"/></net>

<net id="404"><net_src comp="126" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="409"><net_src comp="132" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="220" pin=15"/></net>

<net id="414"><net_src comp="138" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="419"><net_src comp="144" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="220" pin=8"/></net>

<net id="426"><net_src comp="150" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="431"><net_src comp="156" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="220" pin=16"/></net>

<net id="436"><net_src comp="162" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="220" pin=18"/></net>

<net id="442"><net_src comp="176" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="220" pin=11"/></net>

<net id="448"><net_src comp="182" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="220" pin=19"/></net>

<net id="453"><net_src comp="188" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="220" pin=7"/></net>

<net id="458"><net_src comp="194" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="464"><net_src comp="207" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="470"><net_src comp="271" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="220" pin=23"/></net>

<net id="475"><net_src comp="275" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="220" pin=22"/></net>

<net id="480"><net_src comp="283" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="220" pin=21"/></net>

<net id="485"><net_src comp="301" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="220" pin=14"/></net>

<net id="490"><net_src comp="330" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="220" pin=20"/></net>

<net id="495"><net_src comp="335" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="220" pin=3"/></net>

<net id="500"><net_src comp="343" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="220" pin=12"/></net>

<net id="505"><net_src comp="347" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="220" pin=10"/></net>

<net id="510"><net_src comp="351" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="220" pin=13"/></net>

<net id="515"><net_src comp="358" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="220" pin=9"/></net>

<net id="523"><net_src comp="372" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="220" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {4 5 }
	Port: height_val5_c | {1 }
	Port: width_val10_c | {1 }
	Port: colorFormat_val27_c | {1 }
	Port: boxHCoord | {4 5 }
	Port: boxVCoord | {4 5 }
	Port: vDir | {4 5 }
	Port: hDir | {4 5 }
	Port: whiYuv_2 | {}
 - Input state : 
	Port: tpgForeground : bckgndYUV | {4 5 }
	Port: tpgForeground : height_val | {1 }
	Port: tpgForeground : width_val | {1 }
	Port: tpgForeground : patternId_val | {1 }
	Port: tpgForeground : maskId_val | {1 }
	Port: tpgForeground : colorFormat_val | {1 }
	Port: tpgForeground : crossHairX_val | {1 }
	Port: tpgForeground : crossHairY_val | {1 }
	Port: tpgForeground : boxSize_val | {1 }
	Port: tpgForeground : boxColorR_val | {1 }
	Port: tpgForeground : boxColorG_val | {1 }
	Port: tpgForeground : boxColorB_val | {1 }
	Port: tpgForeground : motionSpeed_val | {1 }
	Port: tpgForeground : boxHCoord | {1 }
	Port: tpgForeground : boxVCoord | {1 }
	Port: tpgForeground : vDir | {4 5 }
	Port: tpgForeground : hDir | {4 5 }
	Port: tpgForeground : whiYuv_2 | {4 5 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		icmp : 1
		store_ln1889 : 1
		store_ln1901 : 1
		store_ln763 : 1
	State 2
		conv2_i_i_i129 : 1
	State 3
		icmp_ln772 : 1
		y_2 : 1
		br_ln772 : 2
		cmp2_i : 1
		store_ln763 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|   call   | grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220 |  1.588  |   280   |   546   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                     icmp_fu_301                    |    0    |    0    |    14   |
|   icmp   |                   cmp31_i_fu_330                   |    0    |    0    |    15   |
|          |                  icmp_ln772_fu_361                 |    0    |    0    |    23   |
|          |                    cmp2_i_fu_372                   |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    sub   |                     hMax_fu_343                    |    0    |    0    |    23   |
|          |                     vMax_fu_347                    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|    add   |                     y_2_fu_366                     |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|
|  select  |                conv2_i_i_i129_fu_335               |    0    |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |           boxColorB_val_read_read_fu_126           |    0    |    0    |    0    |
|          |           boxColorG_val_read_read_fu_132           |    0    |    0    |    0    |
|          |           boxColorR_val_read_read_fu_138           |    0    |    0    |    0    |
|          |            boxSize_val_read_read_fu_144            |    0    |    0    |    0    |
|          |           crossHairY_val_read_read_fu_150          |    0    |    0    |    0    |
|   read   |           crossHairX_val_read_read_fu_156          |    0    |    0    |    0    |
|          |          colorFormat_val_read_read_fu_162          |    0    |    0    |    0    |
|          |          motionSpeed_val_read_read_fu_176          |    0    |    0    |    0    |
|          |             maskId_val_read_read_fu_182            |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_188           |    0    |    0    |    0    |
|          |                loopWidth_read_fu_194               |    0    |    0    |    0    |
|          |               loopHeight_read_fu_207               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |               write_ln0_write_fu_168               |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_200               |    0    |    0    |    0    |
|          |               write_ln0_write_fu_213               |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|          |                    empty_fu_261                    |    0    |    0    |    0    |
|   trunc  |                  empty_121_fu_266                  |    0    |    0    |    0    |
|          |                  empty_122_fu_271                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
| bitselect|                     tmp_fu_275                     |    0    |    0    |    0    |
|          |                    tmp_4_fu_283                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|partselect|                    tmp_5_fu_291                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    shl_i_fu_351                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |  1.588  |   280   |   700   |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| boxColorB_val_read_reg_401 |   10   |
| boxColorG_val_read_reg_406 |   10   |
| boxColorR_val_read_reg_411 |   10   |
|   boxHCoord_loc_0_reg_395  |   16   |
|  boxSize_val_read_reg_416  |   16   |
|   boxVCoord_loc_0_reg_389  |   16   |
|       cmp2_i_reg_520       |    1   |
|       cmp31_i_reg_487      |    1   |
|colorFormat_val_read_reg_433|    8   |
|   conv2_i_i_i129_reg_492   |   10   |
| crossHairX_val_read_reg_428|   16   |
| crossHairY_val_read_reg_423|   16   |
|      empty_122_reg_467     |    1   |
|        hMax_reg_497        |   16   |
|        icmp_reg_482        |    1   |
|     loopHeight_reg_461     |   16   |
|      loopWidth_reg_455     |   16   |
|   maskId_val_read_reg_445  |    8   |
|motionSpeed_val_read_reg_439|    8   |
| patternId_val_read_reg_450 |    8   |
|        shl_i_reg_507       |    9   |
|        tmp_4_reg_477       |    1   |
|         tmp_reg_472        |    1   |
|        vMax_reg_502        |   16   |
|         y_1_reg_512        |   16   |
|          y_reg_382         |   16   |
+----------------------------+--------+
|            Total           |   263  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   280  |   700  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   263  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   543  |   700  |
+-----------+--------+--------+--------+
