|verilog-alu-qupj-block
S[0] <= ALU32:inst.X[0]
S[1] <= ALU32:inst.X[1]
S[2] <= ALU32:inst.X[2]
S[3] <= ALU32:inst.X[3]
S[4] <= ALU32:inst.X[4]
S[5] <= ALU32:inst.X[5]
S[6] <= ALU32:inst.X[6]
S[7] <= ALU32:inst.X[7]
S[8] <= ALU32:inst.X[8]
S[9] <= ALU32:inst.X[9]
S[10] <= ALU32:inst.X[10]
S[11] <= ALU32:inst.X[11]
S[12] <= ALU32:inst.X[12]
S[13] <= ALU32:inst.X[13]
S[14] <= ALU32:inst.X[14]
S[15] <= ALU32:inst.X[15]
S[16] <= ALU32:inst.X[16]
S[17] <= ALU32:inst.X[17]
S[18] <= ALU32:inst.X[18]
S[19] <= ALU32:inst.X[19]
S[20] <= ALU32:inst.X[20]
S[21] <= ALU32:inst.X[21]
S[22] <= ALU32:inst.X[22]
S[23] <= ALU32:inst.X[23]
S[24] <= ALU32:inst.X[24]
S[25] <= ALU32:inst.X[25]
S[26] <= ALU32:inst.X[26]
S[27] <= ALU32:inst.X[27]
S[28] <= ALU32:inst.X[28]
S[29] <= ALU32:inst.X[29]
S[30] <= ALU32:inst.X[30]
S[31] <= ALU32:inst.X[31]
C => ALU32:inst.C_in
A[0] => ALU32:inst.A[0]
A[1] => ALU32:inst.A[1]
A[2] => ALU32:inst.A[2]
A[3] => ALU32:inst.A[3]
A[4] => ALU32:inst.A[4]
A[5] => ALU32:inst.A[5]
A[6] => ALU32:inst.A[6]
A[7] => ALU32:inst.A[7]
A[8] => ALU32:inst.A[8]
A[9] => ALU32:inst.A[9]
A[10] => ALU32:inst.A[10]
A[11] => ALU32:inst.A[11]
A[12] => ALU32:inst.A[12]
A[13] => ALU32:inst.A[13]
A[14] => ALU32:inst.A[14]
A[15] => ALU32:inst.A[15]
A[16] => ALU32:inst.A[16]
A[17] => ALU32:inst.A[17]
A[18] => ALU32:inst.A[18]
A[19] => ALU32:inst.A[19]
A[20] => ALU32:inst.A[20]
A[21] => ALU32:inst.A[21]
A[22] => ALU32:inst.A[22]
A[23] => ALU32:inst.A[23]
A[24] => ALU32:inst.A[24]
A[25] => ALU32:inst.A[25]
A[26] => ALU32:inst.A[26]
A[27] => ALU32:inst.A[27]
A[28] => ALU32:inst.A[28]
A[29] => ALU32:inst.A[29]
A[30] => ALU32:inst.A[30]
A[31] => ALU32:inst.A[31]
B[0] => ALU32:inst.B[0]
B[1] => ALU32:inst.B[1]
B[2] => ALU32:inst.B[2]
B[3] => ALU32:inst.B[3]
B[4] => ALU32:inst.B[4]
B[5] => ALU32:inst.B[5]
B[6] => ALU32:inst.B[6]
B[7] => ALU32:inst.B[7]
B[8] => ALU32:inst.B[8]
B[9] => ALU32:inst.B[9]
B[10] => ALU32:inst.B[10]
B[11] => ALU32:inst.B[11]
B[12] => ALU32:inst.B[12]
B[13] => ALU32:inst.B[13]
B[14] => ALU32:inst.B[14]
B[15] => ALU32:inst.B[15]
B[16] => ALU32:inst.B[16]
B[17] => ALU32:inst.B[17]
B[18] => ALU32:inst.B[18]
B[19] => ALU32:inst.B[19]
B[20] => ALU32:inst.B[20]
B[21] => ALU32:inst.B[21]
B[22] => ALU32:inst.B[22]
B[23] => ALU32:inst.B[23]
B[24] => ALU32:inst.B[24]
B[25] => ALU32:inst.B[25]
B[26] => ALU32:inst.B[26]
B[27] => ALU32:inst.B[27]
B[28] => ALU32:inst.B[28]
B[29] => ALU32:inst.B[29]
B[30] => ALU32:inst.B[30]
B[31] => ALU32:inst.B[31]
M[0] => ALU32:inst.Mode[0]
M[1] => ALU32:inst.Mode[1]
M[2] => ALU32:inst.Mode[2]


|verilog-alu-qupj-block|ALU32:inst
Mode[0] => Mode[0].IN2
Mode[1] => Mode[1].IN2
Mode[2] => Mode[2].IN2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
C_in => C_in.IN1
X[0] <= ALU16:alu16_1.port4
X[1] <= ALU16:alu16_1.port4
X[2] <= ALU16:alu16_1.port4
X[3] <= ALU16:alu16_1.port4
X[4] <= ALU16:alu16_1.port4
X[5] <= ALU16:alu16_1.port4
X[6] <= ALU16:alu16_1.port4
X[7] <= ALU16:alu16_1.port4
X[8] <= ALU16:alu16_1.port4
X[9] <= ALU16:alu16_1.port4
X[10] <= ALU16:alu16_1.port4
X[11] <= ALU16:alu16_1.port4
X[12] <= ALU16:alu16_1.port4
X[13] <= ALU16:alu16_1.port4
X[14] <= ALU16:alu16_1.port4
X[15] <= ALU16:alu16_1.port4
X[16] <= ALU16:alu16_2.port4
X[17] <= ALU16:alu16_2.port4
X[18] <= ALU16:alu16_2.port4
X[19] <= ALU16:alu16_2.port4
X[20] <= ALU16:alu16_2.port4
X[21] <= ALU16:alu16_2.port4
X[22] <= ALU16:alu16_2.port4
X[23] <= ALU16:alu16_2.port4
X[24] <= ALU16:alu16_2.port4
X[25] <= ALU16:alu16_2.port4
X[26] <= ALU16:alu16_2.port4
X[27] <= ALU16:alu16_2.port4
X[28] <= ALU16:alu16_2.port4
X[29] <= ALU16:alu16_2.port4
X[30] <= ALU16:alu16_2.port4
X[31] <= ALU16:alu16_2.port4
C_out <= ALU16:alu16_2.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1
Mode[0] => Mode[0].IN2
Mode[1] => Mode[1].IN2
Mode[2] => Mode[2].IN2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
C_in => C_in.IN1
X[0] <= ALU8:alu8_1.port4
X[1] <= ALU8:alu8_1.port4
X[2] <= ALU8:alu8_1.port4
X[3] <= ALU8:alu8_1.port4
X[4] <= ALU8:alu8_1.port4
X[5] <= ALU8:alu8_1.port4
X[6] <= ALU8:alu8_1.port4
X[7] <= ALU8:alu8_1.port4
X[8] <= ALU8:alu8_2.port4
X[9] <= ALU8:alu8_2.port4
X[10] <= ALU8:alu8_2.port4
X[11] <= ALU8:alu8_2.port4
X[12] <= ALU8:alu8_2.port4
X[13] <= ALU8:alu8_2.port4
X[14] <= ALU8:alu8_2.port4
X[15] <= ALU8:alu8_2.port4
C_out <= ALU8:alu8_2.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1
Mode[0] => Mode[0].IN8
Mode[1] => Mode[1].IN8
Mode[2] => Mode[2].IN8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
C_in => C_in.IN1
X[0] <= ALU:alu_1.port4
X[1] <= ALU:alu_2.port4
X[2] <= ALU:alu_3.port4
X[3] <= ALU:alu_4.port4
X[4] <= ALU:alu_5.port4
X[5] <= ALU:alu_6.port4
X[6] <= ALU:alu_7.port4
X[7] <= ALU:alu_8.port4
C_out <= ALU:alu_8.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2
Mode[0] => Mode[0].IN8
Mode[1] => Mode[1].IN8
Mode[2] => Mode[2].IN8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
C_in => C_in.IN1
X[0] <= ALU:alu_1.port4
X[1] <= ALU:alu_2.port4
X[2] <= ALU:alu_3.port4
X[3] <= ALU:alu_4.port4
X[4] <= ALU:alu_5.port4
X[5] <= ALU:alu_6.port4
X[6] <= ALU:alu_7.port4
X[7] <= ALU:alu_8.port4
C_out <= ALU:alu_8.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2
Mode[0] => Mode[0].IN2
Mode[1] => Mode[1].IN2
Mode[2] => Mode[2].IN2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
C_in => C_in.IN1
X[0] <= ALU8:alu8_1.port4
X[1] <= ALU8:alu8_1.port4
X[2] <= ALU8:alu8_1.port4
X[3] <= ALU8:alu8_1.port4
X[4] <= ALU8:alu8_1.port4
X[5] <= ALU8:alu8_1.port4
X[6] <= ALU8:alu8_1.port4
X[7] <= ALU8:alu8_1.port4
X[8] <= ALU8:alu8_2.port4
X[9] <= ALU8:alu8_2.port4
X[10] <= ALU8:alu8_2.port4
X[11] <= ALU8:alu8_2.port4
X[12] <= ALU8:alu8_2.port4
X[13] <= ALU8:alu8_2.port4
X[14] <= ALU8:alu8_2.port4
X[15] <= ALU8:alu8_2.port4
C_out <= ALU8:alu8_2.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1
Mode[0] => Mode[0].IN8
Mode[1] => Mode[1].IN8
Mode[2] => Mode[2].IN8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
C_in => C_in.IN1
X[0] <= ALU:alu_1.port4
X[1] <= ALU:alu_2.port4
X[2] <= ALU:alu_3.port4
X[3] <= ALU:alu_4.port4
X[4] <= ALU:alu_5.port4
X[5] <= ALU:alu_6.port4
X[6] <= ALU:alu_7.port4
X[7] <= ALU:alu_8.port4
C_out <= ALU:alu_8.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2
Mode[0] => Mode[0].IN8
Mode[1] => Mode[1].IN8
Mode[2] => Mode[2].IN8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
C_in => C_in.IN1
X[0] <= ALU:alu_1.port4
X[1] <= ALU:alu_2.port4
X[2] <= ALU:alu_3.port4
X[3] <= ALU:alu_4.port4
X[4] <= ALU:alu_5.port4
X[5] <= ALU:alu_6.port4
X[6] <= ALU:alu_7.port4
X[7] <= ALU:alu_8.port4
C_out <= ALU:alu_8.port5


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8
decoder_x[0] => decoder_x[0].IN1
decoder_x[1] => decoder_x[1].IN1
decoder_x[2] => decoder_x[2].IN2
decoder_x[3] => ~NO_FANOUT~
decoder_x[4] => decoder_x[4].IN1
decoder_x[5] => ~NO_FANOUT~
decoder_x[6] => ~NO_FANOUT~
decoder_x[7] => ~NO_FANOUT~
A => A.IN1
B => B.IN1
C_in => C_in.IN1
X <= DATASELECTOR2:output_ds.port3
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus
A => A.IN1
B => B.IN1
X <= NOT1:new_not.port1


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_orexorb|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:set_0_when_mode_calc|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa
A => A.IN2
B => B.IN2
X => X.IN2
S <= KATIO_NAND2:new_nand_8.port2
Co <= KATIO_NAND2:new_nand_9.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_5
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_6
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_7
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_8
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_1|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2
A => A.IN2
X <= KATIO_NAND2:new_nand.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|NOT1:new_not_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|KATIO_OR2:out_port_check_2|KATIO_NAND2:new_nand
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds
S => S.IN3
A => A.IN1
B => B.IN1
X <= KATIO_NAND2:new_nand_4.port2


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_1
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_2
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_3
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4
A => X.IN0
B => X.IN1
X <= X.DB_MAX_OUTPUT_PORT_TYPE


