{"vcs1":{"timestamp_begin":1681476115.374030401, "rt":1.16, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681476116.568260236, "rt":1.27, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681476117.862567162, "rt":0.85, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681476115.076681981}
{"VCS_COMP_START_TIME": 1681476115.076681981}
{"VCS_COMP_END_TIME": 1681476119.487171172}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
