# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe --build top_sim_main.cpp util.cpp top_sim.v"
S  10445528  6556195  1668494739   382106495  1668494739   382106495 "/usr/local/bin/verilator_bin"
S      6338  8658354  1674208863   719287098  1674208863   719287098 "alu.v"
S       486  8651932  1673090744   360542185  1673090744   360542185 "cgu.v"
S      1391  8658231  1673922178   150166744  1673922178   150166744 "defines.v"
S       462  8651922  1672652802   681811651  1672652802   681811651 "dff.v"
S      1741  8658353  1674209663    21679270  1674209663    21679270 "ex.v"
S     12150  8658054  1674207980   436250677  1674207980   436250677 "id.v"
S       637  8658234  1672658319   739371668  1672658319   739371668 "if_bus.v"
S      1308  8658250  1673849292   293713399  1673849292   293713399 "if_mini_dec.v"
S      2159  8658233  1673882827   326056163  1673882827   326056163 "instr_fetch.v"
S      2103  8651682  1673940726   344273428  1673940726   344273428 "mem.v"
T      5847  8658059  1674209902    22833473  1674209902    22833473 "obj_dir/Vtop_sim.cpp"
T      3172  8658058  1674209902    22833473  1674209902    22833473 "obj_dir/Vtop_sim.h"
T      1952  8658066  1674209902    54834466  1674209902    54834466 "obj_dir/Vtop_sim.mk"
T       769  8656803  1674209902    22833473  1674209902    22833473 "obj_dir/Vtop_sim__Syms.cpp"
T      1115  8658055  1674209902    22833473  1674209902    22833473 "obj_dir/Vtop_sim__Syms.h"
T     69294  8658061  1674209902    26833597  1674209902    26833597 "obj_dir/Vtop_sim__Trace.cpp"
T    107093  8658060  1674209902    22833473  1674209902    22833473 "obj_dir/Vtop_sim__Trace__Slow.cpp"
T    116231  8658064  1674209902    26833597  1674209902    26833597 "obj_dir/Vtop_sim___024root.cpp"
T      5419  8658062  1674209902    26833597  1674209902    26833597 "obj_dir/Vtop_sim___024root.h"
T    106752  8658063  1674209902    26833597  1674209902    26833597 "obj_dir/Vtop_sim___024root__Slow.cpp"
T       520  8658067  1674209902    54834466  1674209902    54834466 "obj_dir/Vtop_sim__ver.d"
T         0        0  1674209902    54834466  1674209902    54834466 "obj_dir/Vtop_sim__verFiles.dat"
T      1691  8658065  1674209902    54834466  1674209902    54834466 "obj_dir/Vtop_sim_classes.mk"
S      1057  8651675  1673883149   451829757  1673883149   451829757 "pc_next_gen.v"
S       347  8656519  1672676633   591128646  1672676633   591128646 "pc_reg.v"
S      1402  8651677  1674034710   925506569  1674034710   925506569 "ram.v"
S      2516  8651931  1673882414   665554326  1673882414   665554326 "regfile.v"
S      9480  8656436  1674209892   574537817  1674209892   574537817 "top_sim.v"
S       705  8658347  1673939298   833822032  1673939298   833822032 "wb.v"
