// Seed: 1860052380
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input logic id_0
);
  id_2 :
  assert property (@(1'b0 or id_0) (id_0) - id_0) begin
    begin
      id_2 <= #1 1;
    end
  end
  module_0();
  wire id_3, id_4;
  id_5(
      1, id_0
  );
  wire id_6;
  assign id_3 = id_6;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    input supply1 id_11
    , id_14,
    output supply0 id_12
);
  wire id_15, id_16;
  module_0();
endmodule
