dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
instruction.v,verilog,xil_defaultlib,../../../../Lab5_q1.gen/sources_1/ip/instruction/sim/instruction.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
