<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<h2 id="tile-clb0"><a class="header" href="#tile-clb0">Tile CLB.0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.V0.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0.S.STUB</td><td>TCELL0_SINGLE.V0.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb"><a class="header" href="#bel-clb">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0"><a class="header" href="#bel-tbuf0">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1"><a class="header" href="#bel-tbuf1">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.20.4">
<a href="#tile-xc3000-CLB.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">~INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</a>
</td>
<td title="1.19.4">
<a href="#tile-xc3000-CLB.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">~INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</th>
<th>1.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</th>
<th>1.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clb1"><a class="header" href="#tile-clb1">Tile CLB.1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="2">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.V2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V2.S.STUB</td><td>TCELL0_SINGLE.V2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-1"><a class="header" href="#bel-clb-1">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-1"><a class="header" href="#bel-tbuf0-1">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-1"><a class="header" href="#bel-tbuf1-1">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.1-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.1-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.1 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">~INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">~INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clb2"><a class="header" href="#tile-clb2">Tile CLB.2</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-2"><a class="header" href="#bel-clb-2">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-2"><a class="header" href="#bel-tbuf0-2">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-2"><a class="header" href="#bel-tbuf1-2">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbl0"><a class="header" href="#tile-clbl0">Tile CLB.L.0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L2.S.STUB</td><td>TCELL0_SINGLE.V.L2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-3"><a class="header" href="#bel-clb-3">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-3"><a class="header" href="#bel-tbuf0-3">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-3"><a class="header" href="#bel-tbuf1-3">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0"><a class="header" href="#bel-pullup_tbuf0">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1"><a class="header" href="#bel-pullup_tbuf1">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0"><a class="header" href="#bel-io_w0">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1"><a class="header" href="#bel-io_w1">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.L.0-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.L.0-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.L.0-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.L.0-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.L.0-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.L.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.L.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.L.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.L.0-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.L.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.L.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.L.0-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.L.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.L.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.L.0-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.L.0-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.L.0-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.L.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.L.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.L.0-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.L.0-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.L.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.L.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.L.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.L.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S">~INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.L.0-INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB">~INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.SINGLE.V.L0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.SINGLE.V.L1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.SINGLE.V.L3</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB">INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S">INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.7</th>
<th>0.28.7</th>
<th>0.26.7</th>
<th>0.23.7</th>
<th>0.24.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.0-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.0-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbl1"><a class="header" href="#tile-clbl1">Tile CLB.L.1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-4"><a class="header" href="#switchbox-int-4">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="2">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L4.S.STUB</td><td>TCELL0_SINGLE.V.L4.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-4"><a class="header" href="#bel-clb-4">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-4"><a class="header" href="#bel-tbuf0-4">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-4"><a class="header" href="#bel-tbuf1-4">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-1"><a class="header" href="#bel-pullup_tbuf0-1">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-1"><a class="header" href="#bel-pullup_tbuf1-1">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-1"><a class="header" href="#bel-io_w0-1">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-1"><a class="header" href="#bel-io_w1-1">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.L.1-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.L.1-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.L.1-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.L.1-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.L.1-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.L.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.L.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.L.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.L.1-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.L.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.L.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.L.1-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.L.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.L.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.L.1-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.L.1-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.L.1-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.L.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.L.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.L.1-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.L.1-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.L.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.L.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.L.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.L.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.1 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S">~INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.L.1-INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB">~INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.SINGLE.V.L3</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.SINGLE.V.L0</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.SINGLE.V.L4</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB">INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S">INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.7</th>
<th>0.28.7</th>
<th>0.26.7</th>
<th>0.23.7</th>
<th>0.24.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.1-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.1-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbl2"><a class="header" href="#tile-clbl2">Tile CLB.L.2</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-5"><a class="header" href="#switchbox-int-5">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL3_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-5"><a class="header" href="#bel-clb-5">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-5"><a class="header" href="#bel-tbuf0-5">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-5"><a class="header" href="#bel-tbuf1-5">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-2"><a class="header" href="#bel-pullup_tbuf0-2">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-2"><a class="header" href="#bel-pullup_tbuf1-2">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-2"><a class="header" href="#bel-io_w0-2">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-2"><a class="header" href="#bel-io_w1-2">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.L.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.L.2-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.L.2-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.L.2-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.L.2-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.L.2-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.L.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.L.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.L.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.L.2-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.L.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.L.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.L.2-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.L.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.L.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.L.2-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.L.2-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.L.2-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.L.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.L.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.L.2-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.L.2-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.L.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.L.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.L.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.L.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.SINGLE.V.L0</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.SINGLE.V.L1</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.SINGLE.V.L0</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.SINGLE.V.L4</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.7</th>
<th>0.28.7</th>
<th>0.26.7</th>
<th>0.23.7</th>
<th>0.24.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.L.2-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.L.2-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbr0"><a class="header" href="#tile-clbr0">Tile CLB.R.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-6"><a class="header" href="#switchbox-int-6">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="11">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.V0.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0.S.STUB</td><td>TCELL0_SINGLE.V0.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.R2.S.STUB</td><td>TCELL0_SINGLE.V.R2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-6"><a class="header" href="#bel-clb-6">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-6"><a class="header" href="#bel-tbuf0-6">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-6"><a class="header" href="#bel-tbuf1-6">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e"><a class="header" href="#bel-tbuf0_e">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e"><a class="header" href="#bel-tbuf1_e">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-3"><a class="header" href="#bel-pullup_tbuf0-3">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-3"><a class="header" href="#bel-pullup_tbuf1-3">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0"><a class="header" href="#bel-io_e0">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1"><a class="header" href="#bel-io_e1">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.R.0-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.R.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.R.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.R.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.R.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.R.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.R.0-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.R.0-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.R.0-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.R.0-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.R.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.R.0-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.R.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.R.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.R.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.R.0-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.R.0-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.R.0-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.R.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.R.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.R.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.R.0-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.R.0-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.R.0-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.R.0-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="35">Frame</th></tr>
<tr>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.34.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">~INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</a>
</td>
<td title="1.33.4">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">~INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.8.0">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">~INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</a>
</td>
<td title="1.7.0">
<a href="#tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">~INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</th>
<th>1.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</th>
<th>1.7.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</th>
<th>1.34.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</th>
<th>1.33.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.0-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.0-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbr1"><a class="header" href="#tile-clbr1">Tile CLB.R.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-7"><a class="header" href="#switchbox-int-7">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.V2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V2.S.STUB</td><td>TCELL0_SINGLE.V2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.V.R4.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R4.S.STUB</td><td>TCELL0_SINGLE.V.R4.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-7"><a class="header" href="#bel-clb-7">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-7"><a class="header" href="#bel-tbuf0-7">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-7"><a class="header" href="#bel-tbuf1-7">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-1"><a class="header" href="#bel-tbuf0_e-1">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-1"><a class="header" href="#bel-tbuf1_e-1">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-4"><a class="header" href="#bel-pullup_tbuf0-4">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-4"><a class="header" href="#bel-pullup_tbuf1-4">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-1"><a class="header" href="#bel-io_e0-1">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-1"><a class="header" href="#bel-io_e1-1">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S.STUB">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S.STUB</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.R.1-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S.STUB">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S.STUB</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S.STUB">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S.STUB</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.32.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.31.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.R.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.R.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.R.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.R.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.R.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.R.1-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.R.1-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.R.1-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.R.1-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.R.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.R.1-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.R.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.R.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.R.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.R.1-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.R.1-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.R.1-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.R.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.R.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.R.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.R.1-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.R.1-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.R.1-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.R.1-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.1 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="24">Frame</th></tr>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.23.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">~INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</a>
</td>
<td title="1.22.4">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">~INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.8.0">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V.R4.S.0.SINGLE.V.R4.S.STUB">~INT:BUF.SINGLE.V.R4.S.0.SINGLE.V.R4.S.STUB</a>
</td>
<td title="1.7.0">
<a href="#tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V.R4.S.STUB.0.SINGLE.V.R4.S">~INT:BUF.SINGLE.V.R4.S.STUB.0.SINGLE.V.R4.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S.STUB">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S.STUB</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S.STUB">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S.STUB</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S.STUB">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S.STUB</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.32.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V.R4.S.0.SINGLE.V.R4.S.STUB">INT:BUF.SINGLE.V.R4.S.0.SINGLE.V.R4.S.STUB</th>
<th>1.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V.R4.S.STUB.0.SINGLE.V.R4.S">INT:BUF.SINGLE.V.R4.S.STUB.0.SINGLE.V.R4.S</th>
<th>1.7.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</th>
<th>1.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</th>
<th>1.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.1-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.1-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbr2"><a class="header" href="#tile-clbr2">Tile CLB.R.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-8"><a class="header" href="#switchbox-int-8">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="11">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-8"><a class="header" href="#bel-clb-8">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-8"><a class="header" href="#bel-tbuf0-8">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-8"><a class="header" href="#bel-tbuf1-8">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-2"><a class="header" href="#bel-tbuf0_e-2">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-2"><a class="header" href="#bel-tbuf1_e-2">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-5"><a class="header" href="#bel-pullup_tbuf0-5">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-5"><a class="header" href="#bel-pullup_tbuf1-5">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-2"><a class="header" href="#bel-io_e0-2">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-2"><a class="header" href="#bel-io_e1-2">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.R.2-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.R.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.R.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.R.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.R.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.R.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.R.2-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.R.2-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.R.2-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.R.2-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.R.2-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.R.2-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.R.2-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.R.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.R.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.R.2-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.R.2-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.R.2-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.R.2-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.R.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.R.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.R.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.R.2-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.R.2-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.R.2-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.R.2-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.2-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.2-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbr3"><a class="header" href="#tile-clbr3">Tile CLB.R.3</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-9"><a class="header" href="#switchbox-int-9">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.V2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V2.S.STUB</td><td>TCELL0_SINGLE.V2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V3</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-9"><a class="header" href="#bel-clb-9">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-9"><a class="header" href="#bel-tbuf0-9">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-9"><a class="header" href="#bel-tbuf1-9">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-3"><a class="header" href="#bel-tbuf0_e-3">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-3"><a class="header" href="#bel-tbuf1_e-3">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-6"><a class="header" href="#bel-pullup_tbuf0-6">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-6"><a class="header" href="#bel-pullup_tbuf1-6">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-3"><a class="header" href="#bel-io_e0-3">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-3"><a class="header" href="#bel-io_e1-3">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.R.3-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.32.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.31.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.R.3-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.R.3-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.R.3-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.R.3-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.R.3-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.R.3-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.R.3-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.R.3-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.R.3-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.R.3-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.R.3-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.R.3-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.R.3-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.R.3-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.R.3-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.R.3-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.R.3-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.R.3-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.R.3-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.R.3-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.R.3-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.R.3-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.R.3-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.R.3-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.R.3 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="24">Frame</th></tr>
<tr>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.23.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">~INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</a>
</td>
<td title="1.22.4">
<a href="#tile-xc3000-CLB.R.3-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">~INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.SINGLE.V.R3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.32.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</th>
<th>1.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</th>
<th>1.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.5</th>
<th>0.2.5</th>
<th>0.0.4</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.R.3-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.R.3-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbb0"><a class="header" href="#tile-clbb0">Tile CLB.B.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-10"><a class="header" href="#switchbox-int-10">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B0.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B1.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B2</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2.E</td><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B2.STUB</td><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B3.E</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B4.E</td><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.V0.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0.S.STUB</td><td>TCELL0_SINGLE.V0.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="12">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.B1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-10"><a class="header" href="#bel-clb-10">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-10"><a class="header" href="#bel-tbuf0-10">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-10"><a class="header" href="#bel-tbuf1-10">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0"><a class="header" href="#bel-io_s0">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1"><a class="header" href="#bel-io_s1">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-10"><a class="header" href="#bitstream-10">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.21.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.19.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.18.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.17.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.16.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.15.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.14.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.10.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.9.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.7.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.6.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.B.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.B.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.B.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.B.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.B.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.B.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.B.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.B.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.B.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">~INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">~INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.SINGLE.V0</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V1</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V4</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.SINGLE.V4</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.SINGLE.V1</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">~INT:BUF.LONG.IO.B0.0.SINGLE.V0</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">~INT:PASS.SINGLE.V0.0.LONG.IO.B0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">~INT:PASS.SINGLE.V3.0.LONG.IO.B1</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">~INT:BUF.LONG.IO.B1.0.SINGLE.V3</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.SINGLE.V2</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.B.0-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.B.0-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.B.0-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.B.0-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.B.0-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.B.0-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.B.0-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.B.0-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.B.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.B.0-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.B.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.B.0-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.B.0-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.B.0-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="21">Frame</th></tr>
<tr>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.20.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">~INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</a>
</td>
<td title="1.19.4">
<a href="#tile-xc3000-CLB.B.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">~INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.SINGLE.V4</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.SINGLE.V2</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.SINGLE.V3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.SINGLE.V0</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.SINGLE.V1</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.SINGLE.V0</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.SINGLE.V1</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.SINGLE.V4</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.15.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.17.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.18.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</th>
<th>0.16.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.10.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</th>
<th>0.20.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.11.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.6.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">INT:BUF.LONG.IO.B0.0.SINGLE.V0</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">INT:BUF.LONG.IO.B1.0.SINGLE.V3</th>
<th>0.6.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</th>
<th>1.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</th>
<th>1.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">INT:PASS.SINGLE.V0.0.LONG.IO.B0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">INT:PASS.SINGLE.V3.0.LONG.IO.B1</th>
<th>0.8.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</th>
<th>0.10.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.0-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.0-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbb1"><a class="header" href="#tile-clbb1">Tile CLB.B.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-11"><a class="header" href="#switchbox-int-11">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="2">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0</td><td>TCELL0_SINGLE.H.B0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B0.E</td><td>TCELL0_SINGLE.H.B0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B0.STUB</td><td>TCELL0_SINGLE.H.B0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B1.E</td><td>TCELL0_SINGLE.H.B0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2.E</td><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B3.E</td><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B4.E</td><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V0</td><td>TCELL0_SINGLE.V0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V0.STUB</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="12">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.V2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V2.S.STUB</td><td>TCELL0_SINGLE.V2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.B1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_SINGLE.V0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.STUB</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2.STUB</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-11"><a class="header" href="#bel-clb-11">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-11"><a class="header" href="#bel-tbuf0-11">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-11"><a class="header" href="#bel-tbuf1-11">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-1"><a class="header" href="#bel-io_s0-1">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-1"><a class="header" href="#bel-io_s1-1">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-11"><a class="header" href="#bitstream-11">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.21.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.19.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</a>
</td>
<td title="0.18.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</a>
</td>
<td title="0.17.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</a>
</td>
<td title="0.16.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.15.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</a>
</td>
<td title="0.14.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</a>
</td>
<td title="0.10.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.9.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</a>
</td>
<td title="0.7.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.6.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</a>
</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V0.0.SINGLE.V0.STUB">~INT:BUF.SINGLE.V0.0.SINGLE.V0.STUB</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V0.STUB.0.SINGLE.V0">~INT:BUF.SINGLE.V0.STUB.0.SINGLE.V0</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.B.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.B.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.B.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.B.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.B.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.B.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.B.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.B.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.B.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V0.STUB">~INT:BIPASS.SINGLE.H.B3.SINGLE.V0.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.SINGLE.V3</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB">~INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0">~INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0.STUB">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0.STUB</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V0.STUB">~INT:BIPASS.SINGLE.H.B4.SINGLE.V0.STUB</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V1</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V4</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V2</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V4</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.H.B1.E</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0.STUB">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0.STUB</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.SINGLE.V1</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B0.0.SINGLE.V0.STUB">~INT:BUF.LONG.IO.B0.0.SINGLE.V0.STUB</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.LONG.IO.B0">~INT:PASS.SINGLE.V0.STUB.0.LONG.IO.B0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.LONG.IO.B1">~INT:PASS.SINGLE.V3.0.LONG.IO.B1</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.SINGLE.V3">~INT:BUF.LONG.IO.B1.0.SINGLE.V3</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.SINGLE.V2</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B0.STUB">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B0.STUB</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.B.1-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.B.1-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.B.1-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.B.1-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.B.1-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.B.1-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.B.1-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.B.1-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.B.1-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.B.1-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.B.1-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.B.1-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.B.1-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.B.1-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.1 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">~INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">~INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B0.STUB">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B0.STUB</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.H.B1.E</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V4</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.SINGLE.V2</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.SINGLE.V3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.SINGLE.V2</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.SINGLE.V3</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0.STUB">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0.STUB</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V0.STUB">INT:BIPASS.SINGLE.H.B3.SINGLE.V0.STUB</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.SINGLE.V1</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0.STUB">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0.STUB</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V0.STUB">INT:BIPASS.SINGLE.H.B4.SINGLE.V0.STUB</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.SINGLE.V1</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.SINGLE.V4</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.H0.STUB</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.STUB.SINGLE.H1.E</th>
<th>0.15.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V0.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1</th>
<th>0.17.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V1.S</th>
<th>0.18.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.16.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S.STUB</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.10.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V2.S.STUB</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S.STUB</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.20.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V1.SINGLE.V2.S.STUB</th>
<th>0.11.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.STUB.SINGLE.V3</th>
<th>0.6.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB">INT:BIPASS.SINGLE.V2.SINGLE.V2.S.STUB</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B0.0.SINGLE.V0.STUB">INT:BUF.LONG.IO.B0.0.SINGLE.V0.STUB</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.IO.B1.0.SINGLE.V3">INT:BUF.LONG.IO.B1.0.SINGLE.V3</th>
<th>0.6.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB">INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0">INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V0.0.SINGLE.V0.STUB">INT:BUF.SINGLE.V0.0.SINGLE.V0.STUB</th>
<th>0.20.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V0.STUB.0.SINGLE.V0">INT:BUF.SINGLE.V0.STUB.0.SINGLE.V0</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB">INT:BUF.SINGLE.V2.S.0.SINGLE.V2.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S">INT:BUF.SINGLE.V2.S.STUB.0.SINGLE.V2.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.LONG.IO.B0">INT:PASS.SINGLE.V0.STUB.0.LONG.IO.B0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB0.I">INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB0.I</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V0.STUB.0.OUT.BIOB1.Q.E</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.LONG.IO.B1">INT:PASS.SINGLE.V3.0.LONG.IO.B1</th>
<th>0.8.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</th>
<th>0.10.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0.STUB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2.STUB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.1-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.1-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbb2"><a class="header" href="#tile-clbb2">Tile CLB.B.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-12"><a class="header" href="#switchbox-int-12">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="6">TCELL0_SINGLE.H0</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B0.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B1.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2.E</td><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B3.E</td><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B4</td><td>TCELL0_SINGLE.H.B4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B4.E</td><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B4.STUB</td><td>TCELL0_SINGLE.H.B4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V2</td><td>TCELL0_SINGLE.V2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V2.STUB</td><td>TCELL0_SINGLE.V2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.B1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-12"><a class="header" href="#bel-clb-12">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-12"><a class="header" href="#bel-tbuf0-12">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-12"><a class="header" href="#bel-tbuf1-12">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-2"><a class="header" href="#bel-io_s0-2">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-2"><a class="header" href="#bel-io_s1-2">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-12"><a class="header" href="#bitstream-12">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.B.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.SINGLE.V1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">~INT:BIPASS.SINGLE.H4.SINGLE.V4</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.21.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.20.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S</a>
</td>
<td title="0.19.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.18.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.17.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.16.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</a>
</td>
<td title="0.15.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.14.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.13.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.12.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.11.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.10.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">~INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</a>
</td>
<td title="0.9.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.7.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.6.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">~INT:BIPASS.SINGLE.H4.SINGLE.H4.E</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V4.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.V2.STUB.0.SINGLE.V2">~INT:BUF.SINGLE.V2.STUB.0.SINGLE.V2</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.V2.0.SINGLE.V2.STUB">~INT:BUF.SINGLE.V2.0.SINGLE.V2.STUB</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.B.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.B.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.B.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.B.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.B.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.B.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.B.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.B.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.B.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.SINGLE.V0</a>
</td>
<td title="0.20.4">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">~INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">~INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.SINGLE.V3</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2.STUB">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V0</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V1</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.H.B4.STUB">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.H.B4.STUB</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V4</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V2.STUB">~INT:BIPASS.SINGLE.H.B2.SINGLE.V2.STUB</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.SINGLE.V4</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4.STUB">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4.STUB</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V1</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B0.0.SINGLE.V0">~INT:BUF.LONG.IO.B0.0.SINGLE.V0</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.LONG.IO.B0">~INT:PASS.SINGLE.V0.0.LONG.IO.B0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.LONG.IO.B1">~INT:PASS.SINGLE.V3.0.LONG.IO.B1</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2.STUB">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2.STUB</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.SINGLE.V3">~INT:BUF.LONG.IO.B1.0.SINGLE.V3</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V2.STUB">~INT:BIPASS.SINGLE.H.B1.SINGLE.V2.STUB</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.B.2-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.B.2-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.B.2-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.B.2-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.B.2-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.B.2-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.B.2-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.B.2-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.B.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.B.2-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.B.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.B.2-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.B.2-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.B.2-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</th>
<th>0.2.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.SINGLE.V4</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2.STUB">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2.STUB</th>
<th>0.7.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V2.STUB">INT:BIPASS.SINGLE.H.B1.SINGLE.V2.STUB</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.SINGLE.V3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2.STUB">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2.STUB</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B2.SINGLE.H.B2.E</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B2.SINGLE.H.B3.E</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V2.STUB">INT:BIPASS.SINGLE.H.B2.SINGLE.V2.STUB</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.SINGLE.V3</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4.STUB">INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4.STUB</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.SINGLE.V0</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.SINGLE.V1</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.H.B4.STUB">INT:BIPASS.SINGLE.H.B4.E.SINGLE.H.B4.STUB</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V0</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V1</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V4</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.21.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.15.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V0.S">INT:BIPASS.SINGLE.H0.SINGLE.V0.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.17.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.18.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.H2.STUB</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S</th>
<th>0.16.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.14.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.13.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB">INT:BIPASS.SINGLE.H2.E.SINGLE.H2.STUB</th>
<th>0.10.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.STUB.SINGLE.H3.E</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V2.S</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V3.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.H4">INT:BIPASS.SINGLE.H3.E.SINGLE.H4</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.9.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.H4.E">INT:BIPASS.SINGLE.H4.SINGLE.H4.E</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.V4">INT:BIPASS.SINGLE.H4.SINGLE.V4</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.H4.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.SINGLE.V4.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.S.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.SINGLE.V1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.SINGLE.V0.S">INT:BIPASS.SINGLE.V0.SINGLE.V0.S</th>
<th>0.20.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.12.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.11.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.6.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B0.0.SINGLE.V0">INT:BUF.LONG.IO.B0.0.SINGLE.V0</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.IO.B1.0.SINGLE.V3">INT:BUF.LONG.IO.B1.0.SINGLE.V3</th>
<th>0.6.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.V2.0.SINGLE.V2.STUB">INT:BUF.SINGLE.V2.0.SINGLE.V2.STUB</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:BUF.SINGLE.V2.STUB.0.SINGLE.V2">INT:BUF.SINGLE.V2.STUB.0.SINGLE.V2</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.LONG.IO.B0">INT:PASS.SINGLE.V0.0.LONG.IO.B0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</th>
<th>0.11.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.LONG.IO.B1">INT:PASS.SINGLE.V3.0.LONG.IO.B1</th>
<th>0.8.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</th>
<th>0.10.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.B.2-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.B.2-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbl0"><a class="header" href="#tile-clbbl0">Tile CLB.BL.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-13"><a class="header" href="#switchbox-int-13">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B2</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B2.STUB</td><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L2.S.STUB</td><td>TCELL0_SINGLE.V.L2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.B0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L1</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-13"><a class="header" href="#bel-clb-13">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-13"><a class="header" href="#bel-tbuf0-13">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-13"><a class="header" href="#bel-tbuf1-13">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-7"><a class="header" href="#bel-pullup_tbuf0-7">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-7"><a class="header" href="#bel-pullup_tbuf1-7">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-3"><a class="header" href="#bel-io_w0-3">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-3"><a class="header" href="#bel-io_w1-3">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-3"><a class="header" href="#bel-io_s0-3">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-3"><a class="header" href="#bel-io_s1-3">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-13"><a class="header" href="#bitstream-13">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BL.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BL.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BL.0-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BL.0-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.BL.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BL.0-INT:INV.IOCLK.L1">~INT:INV.IOCLK.L1</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">~INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">~INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">~INT:BUF.LONG.IO.B0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">~INT:BUF.LONG.IO.B1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4</a>
</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">~INT:BUF.LONG.IO.L0.0.LONG.IO.B0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">~INT:BUF.LONG.IO.L1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td>-</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BL.0-INT:INV.IOCLK.B0">~INT:INV.IOCLK.B0</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td>-</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BL.0-MISC:READ">MISC:READ[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BL.0-MISC:READ">MISC:READ[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BL.0-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S">~INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB">~INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4">INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V.L2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0">INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.SINGLE.V.L0</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.SINGLE.V.L1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.SINGLE.V.L2</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S.STUB</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.SINGLE.V.L3</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S.STUB</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L0.S</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V.L4.S</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S.STUB</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.STUB.SINGLE.V.L3</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S.STUB</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">INT:BUF.LONG.IO.B0.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">INT:BUF.LONG.IO.B1.0.LONG.IO.L1</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">INT:BUF.LONG.IO.L0.0.LONG.IO.B0</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">INT:BUF.LONG.IO.L1.0.LONG.IO.B1</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB">INT:BUF.SINGLE.V.L2.S.0.SINGLE.V.L2.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S">INT:BUF.SINGLE.V.L2.S.STUB.0.SINGLE.V.L2.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:INV.IOCLK.B0">INT:INV.IOCLK.B0</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:INV.IOCLK.L1">INT:INV.IOCLK.L1</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.6</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.21.0</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.27.1</th>
<th>0.23.1</th>
<th>0.26.1</th>
<th>0.25.1</th>
<th>0.24.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.27.4</th>
<th>0.23.4</th>
<th>0.26.4</th>
<th>0.25.4</th>
<th>0.24.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.12</th>
<th>0.28.12</th>
<th>0.26.12</th>
<th>0.23.12</th>
<th>0.24.12</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.7</th>
<th>0.25.8</th>
<th>0.23.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.5</th>
<th>0.24.7</th>
<th>0.23.5</th>
<th>0.22.7</th>
<th>0.25.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.5</th>
<th>0.26.6</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.5</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.0-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.6</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.0-MISC:READ">MISC:READ</th>
<th>0.24.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>COMMAND</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ONCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbl1"><a class="header" href="#tile-clbbl1">Tile CLB.BL.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-14"><a class="header" href="#switchbox-int-14">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="2">TCELL0_SINGLE.H0</td><td>TCELL0_SINGLE.H0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.STUB</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0</td><td>TCELL0_SINGLE.H.B0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0.STUB</td><td>TCELL0_SINGLE.H.B0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.V.L4.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L4.S.STUB</td><td>TCELL0_SINGLE.V.L4.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.B0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L1</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2.STUB</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-14"><a class="header" href="#bel-clb-14">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-14"><a class="header" href="#bel-tbuf0-14">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-14"><a class="header" href="#bel-tbuf1-14">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-8"><a class="header" href="#bel-pullup_tbuf0-8">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-8"><a class="header" href="#bel-pullup_tbuf1-8">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-4"><a class="header" href="#bel-io_w0-4">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-4"><a class="header" href="#bel-io_w1-4">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-4"><a class="header" href="#bel-io_s0-4">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-4"><a class="header" href="#bel-io_s1-4">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-14"><a class="header" href="#bitstream-14">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.SINGLE.V.L2</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BL.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BL.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">~INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">~INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BL.1-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BL.1-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.BL.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BL.1-INT:INV.IOCLK.L1">~INT:INV.IOCLK.L1</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB">~INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0">~INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">~INT:BUF.LONG.IO.B0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">~INT:BUF.LONG.IO.B1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V.L4</a>
</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">~INT:BUF.LONG.IO.L0.0.LONG.IO.B0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">~INT:BUF.LONG.IO.L1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td>-</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BL.1-INT:INV.IOCLK.B0">~INT:INV.IOCLK.B0</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td>-</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BL.1-MISC:READ">MISC:READ[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BL.1-MISC:READ">MISC:READ[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BL.1-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.1 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="10">Frame</th></tr>
<tr>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.9.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S">~INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S</a>
</td>
<td title="1.8.4">
<a href="#tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB">~INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V.L4">INT:BIPASS.SINGLE.H.B0.STUB.SINGLE.V.L4</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0">INT:BIPASS.SINGLE.H.B4.SINGLE.V.L0</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.STUB.SINGLE.V.L1.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.SINGLE.V.L2</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L2.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.SINGLE.V.L3</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.L3.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.SINGLE.V.L0</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.SINGLE.V.L4</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S.STUB</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S.STUB</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S.STUB</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">INT:BUF.LONG.IO.B0.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">INT:BUF.LONG.IO.B1.0.LONG.IO.L1</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">INT:BUF.LONG.IO.L0.0.LONG.IO.B0</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">INT:BUF.LONG.IO.L1.0.LONG.IO.B1</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB">INT:BUF.SINGLE.H.B0.0.SINGLE.H.B0.STUB</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0">INT:BUF.SINGLE.H.B0.STUB.0.SINGLE.H.B0</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB">INT:BUF.SINGLE.H0.0.SINGLE.H0.STUB</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0">INT:BUF.SINGLE.H0.STUB.0.SINGLE.H0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB">INT:BUF.SINGLE.V.L4.S.0.SINGLE.V.L4.S.STUB</th>
<th>1.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S">INT:BUF.SINGLE.V.L4.S.STUB.0.SINGLE.V.L4.S</th>
<th>1.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:INV.IOCLK.B0">INT:INV.IOCLK.B0</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:INV.IOCLK.L1">INT:INV.IOCLK.L1</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.6</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.21.0</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2.STUB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.27.1</th>
<th>0.23.1</th>
<th>0.26.1</th>
<th>0.25.1</th>
<th>0.24.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.27.4</th>
<th>0.23.4</th>
<th>0.26.4</th>
<th>0.25.4</th>
<th>0.24.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.12</th>
<th>0.28.12</th>
<th>0.26.12</th>
<th>0.23.12</th>
<th>0.24.12</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.7</th>
<th>0.25.8</th>
<th>0.23.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.5</th>
<th>0.24.7</th>
<th>0.23.5</th>
<th>0.22.7</th>
<th>0.25.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.5</th>
<th>0.26.6</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.5</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.1-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.6</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.1-MISC:READ">MISC:READ</th>
<th>0.24.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>COMMAND</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ONCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbl2"><a class="header" href="#tile-clbbl2">Tile CLB.BL.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-15"><a class="header" href="#switchbox-int-15">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B4</td><td>TCELL0_SINGLE.H.B4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B4.STUB</td><td>TCELL0_SINGLE.H.B4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L4</td><td>TCELL0_SINGLE.V.L4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.V.L4.STUB</td><td>TCELL0_SINGLE.V.L4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.B0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L1</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-15"><a class="header" href="#bel-clb-15">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-15"><a class="header" href="#bel-tbuf0-15">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-15"><a class="header" href="#bel-tbuf1-15">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-9"><a class="header" href="#bel-pullup_tbuf0-9">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-9"><a class="header" href="#bel-pullup_tbuf1-9">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-5"><a class="header" href="#bel-io_w0-5">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-5"><a class="header" href="#bel-io_w1-5">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-5"><a class="header" href="#bel-io_s0-5">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-5"><a class="header" href="#bel-io_s1-5">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-15"><a class="header" href="#bitstream-15">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BL.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BL.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BL.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4">~INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB">~INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BL.2-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BL.2-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.BL.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BL.2-INT:INV.IOCLK.L1">~INT:INV.IOCLK.L1</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</a>
</td>
<td>-</td>
<td title="0.20.4">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">~INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">~INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">~INT:BUF.LONG.IO.B0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">~INT:BUF.LONG.IO.B1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB">~INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB</a>
</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">~INT:BUF.LONG.IO.L0.0.LONG.IO.B0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">~INT:BUF.LONG.IO.L1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td>-</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BL.2-INT:INV.IOCLK.B0">~INT:INV.IOCLK.B0</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td>-</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BL.2-MISC:READ">MISC:READ[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BL.2-MISC:READ">MISC:READ[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BL.2-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB">INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.SINGLE.V.L0</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.SINGLE.V.L1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.SINGLE.V.L0</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.SINGLE.V.L4</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">INT:BUF.LONG.IO.B0.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">INT:BUF.LONG.IO.B1.0.LONG.IO.L1</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">INT:BUF.LONG.IO.L0.0.LONG.IO.B0</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">INT:BUF.LONG.IO.L1.0.LONG.IO.B1</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB">INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4">INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:INV.IOCLK.B0">INT:INV.IOCLK.B0</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:INV.IOCLK.L1">INT:INV.IOCLK.L1</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.6</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.21.0</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.27.1</th>
<th>0.23.1</th>
<th>0.26.1</th>
<th>0.25.1</th>
<th>0.24.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.27.4</th>
<th>0.23.4</th>
<th>0.26.4</th>
<th>0.25.4</th>
<th>0.24.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.12</th>
<th>0.28.12</th>
<th>0.26.12</th>
<th>0.23.12</th>
<th>0.24.12</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.7</th>
<th>0.25.8</th>
<th>0.23.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.5</th>
<th>0.24.7</th>
<th>0.23.5</th>
<th>0.22.7</th>
<th>0.25.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.5</th>
<th>0.26.6</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.5</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BL.2-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.6</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BL.2-MISC:READ">MISC:READ</th>
<th>0.24.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>COMMAND</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ONCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbls2"><a class="header" href="#tile-clbbls2">Tile CLB.BLS.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-16"><a class="header" href="#switchbox-int-16">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="5">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.L0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H2</td><td>TCELL0_SINGLE.H2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H2.STUB</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.L1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H4</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B4</td><td>TCELL0_SINGLE.H.B4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.B4.STUB</td><td>TCELL0_SINGLE.H.B4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L2.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.L3.S</td><td>TCELL0_SINGLE.H2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.L4</td><td>TCELL0_SINGLE.V.L4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.V.L4.STUB</td><td>TCELL0_SINGLE.V.L4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.B0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.L1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.B0</td><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.B1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.L0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.L1</td><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-16"><a class="header" href="#bel-clb-16">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-16"><a class="header" href="#bel-tbuf0-16">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-16"><a class="header" href="#bel-tbuf1-16">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-10"><a class="header" href="#bel-pullup_tbuf0-10">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-10"><a class="header" href="#bel-pullup_tbuf1-10">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-6"><a class="header" href="#bel-io_w0-6">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-6"><a class="header" href="#bel-io_w1-6">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-6"><a class="header" href="#bel-io_s0-6">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-6"><a class="header" href="#bel-io_s1-6">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-16"><a class="header" href="#bel-wires-16">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-16"><a class="header" href="#bitstream-16">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BLS.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[4]</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H1.SINGLE.V.L1</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">~INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">~INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">~INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</a>
</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">~INT:BIPASS.SINGLE.H3.SINGLE.V.L2</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">~INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">~INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">~INT:PASS.SINGLE.H0.0.LONG.IO.L0</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</a>
</td>
<td title="0.22.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.21.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</a>
</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">~INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">~INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H4.SINGLE.V.L4</a>
</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BLS.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BLS.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">~INT:BUF.LONG.IO.L0.0.SINGLE.H0</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">~INT:BUF.LONG.IO.L1.0.SINGLE.H3</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">~INT:PASS.SINGLE.H3.0.LONG.IO.L1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4">~INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB">~INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">~INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">~INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BLS.2-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BLS.2-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.BLS.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:INV.IOCLK.L1">~INT:INV.IOCLK.L1</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</a>
</td>
<td>-</td>
<td title="0.20.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">~INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">~INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">~INT:BUF.LONG.IO.B0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">~INT:BUF.LONG.IO.B1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB">~INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB</a>
</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">~INT:BUF.LONG.IO.L0.0.LONG.IO.B0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">~INT:BUF.LONG.IO.L1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td>-</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</a>
</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:INV.IOCLK.B0">~INT:INV.IOCLK.B0</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td>-</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BLS.2-MISC:READ">MISC:READ[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BLS.2-MISC:READ">MISC:READ[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BLS.2-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB">INT:BIPASS.SINGLE.H.B0.SINGLE.V.L4.STUB</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3">INT:BIPASS.SINGLE.H.B1.SINGLE.V.L3</th>
<th>0.4.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2">INT:BIPASS.SINGLE.H.B2.SINGLE.V.L2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1">INT:BIPASS.SINGLE.H.B3.SINGLE.V.L1</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H.B4.STUB.SINGLE.V.L0</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0">INT:BIPASS.SINGLE.H0.SINGLE.V.L0</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L0.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1">INT:BIPASS.SINGLE.H0.SINGLE.V.L1</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.L1.S</th>
<th>0.21.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0">INT:BIPASS.SINGLE.H1.SINGLE.V.L0</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L0.S</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1">INT:BIPASS.SINGLE.H1.SINGLE.V.L1</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.L1.S</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L2.S</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H2.STUB.SINGLE.V.L3.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2">INT:BIPASS.SINGLE.H3.SINGLE.V.L2</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L2.S</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3">INT:BIPASS.SINGLE.H3.SINGLE.V.L3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.L3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0">INT:BIPASS.SINGLE.H4.SINGLE.V.L0</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L0.S</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4">INT:BIPASS.SINGLE.H4.SINGLE.V.L4</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.L4.S</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1">INT:BIPASS.SINGLE.V.L0.S.SINGLE.V.L1</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L0.SINGLE.V.L1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2">INT:BIPASS.SINGLE.V.L1.S.SINGLE.V.L2</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L1.S</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L1.SINGLE.V.L2.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3">INT:BIPASS.SINGLE.V.L2.S.SINGLE.V.L3</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L2.S</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L2.SINGLE.V.L3.S</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4">INT:BIPASS.SINGLE.V.L3.S.SINGLE.V.L4</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L3.S</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L3.SINGLE.V.L4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S">INT:BIPASS.SINGLE.V.L4.SINGLE.V.L4.S</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.17.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B0.0.LONG.IO.L0">INT:BUF.LONG.IO.B0.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.LONG.IO.L1">INT:BUF.LONG.IO.B1.0.LONG.IO.L1</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.LONG.IO.B0">INT:BUF.LONG.IO.L0.0.LONG.IO.B0</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L0.0.SINGLE.H0">INT:BUF.LONG.IO.L0.0.SINGLE.H0</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.LONG.IO.B1">INT:BUF.LONG.IO.L1.0.LONG.IO.B1</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.IO.L1.0.SINGLE.H3">INT:BUF.LONG.IO.L1.0.SINGLE.H3</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.17.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB">INT:BUF.SINGLE.H.B4.0.SINGLE.H.B4.STUB</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4">INT:BUF.SINGLE.H.B4.STUB.0.SINGLE.H.B4</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB">INT:BUF.SINGLE.H2.0.SINGLE.H2.STUB</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2">INT:BUF.SINGLE.H2.STUB.0.SINGLE.H2</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB">INT:BUF.SINGLE.V.L4.0.SINGLE.V.L4.STUB</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4">INT:BUF.SINGLE.V.L4.STUB.0.SINGLE.V.L4</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:INV.IOCLK.B0">INT:INV.IOCLK.B0</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:INV.IOCLK.L1">INT:INV.IOCLK.L1</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB0.I</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H0.0.LONG.IO.L0">INT:PASS.SINGLE.H0.0.LONG.IO.L0</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.LIOB0.Q</th>
<th>0.24.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.LIOB1.I.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.OUT.LIOB0.I">INT:PASS.SINGLE.H2.0.OUT.LIOB0.I</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.LIOB1.Q.S</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.LONG.IO.L1">INT:PASS.SINGLE.H3.0.LONG.IO.L1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.LIOB0.Q</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.LIOB1.I.S</th>
<th>0.24.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H4.0.OUT.LIOB0.I">INT:PASS.SINGLE.H4.0.OUT.LIOB0.I</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.LIOB1.Q.S</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.12.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB1.I</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.11.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.22.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.19.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.14.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:F">CLB:F</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:G">CLB:G</th>
<th>0.6.5</th>
<th>0.7.5</th>
<th>0.5.5</th>
<th>0.4.5</th>
<th>0.1.5</th>
<th>0.0.5</th>
<th>0.2.5</th>
<th>0.3.5</th>
<th>0.7.6</th>
<th>0.6.6</th>
<th>0.4.6</th>
<th>0.5.6</th>
<th>0.0.6</th>
<th>0.1.6</th>
<th>0.3.6</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.12.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.9.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.8.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.6</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MODE">CLB:MODE</th>
<th>0.10.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.7</th>
<th>0.12.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.7</th>
<th>0.10.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.5</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.5</th>
<th>0.9.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.7</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.7</th>
<th>0.8.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.8</th>
<th>0.2.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.14.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.21.0</th>
<th>0.19.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.13.0</th>
<th>0.13.1</th>
<th>0.11.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.0.0</th>
<th>0.0.1</th>
<th>0.3.1</th>
<th>0.1.0</th>
<th>0.1.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.10.0</th>
<th>0.9.1</th>
<th>0.7.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.7</th>
<th>0.16.7</th>
<th>0.15.7</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.7</th>
<th>0.17.7</th>
<th>0.20.8</th>
<th>0.17.8</th>
<th>0.18.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.6.7</th>
<th>0.4.7</th>
<th>0.5.7</th>
<th>0.6.8</th>
<th>0.7.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.1.7</th>
<th>0.0.7</th>
<th>0.1.8</th>
<th>0.0.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.9</th>
<th>0.10.9</th>
<th>0.11.9</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.20.7</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.9</th>
<th>0.15.10</th>
<th>0.15.9</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.9</th>
<th>0.13.9</th>
<th>0.16.10</th>
<th>0.16.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.7</th>
<th>0.2.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.27.1</th>
<th>0.23.1</th>
<th>0.26.1</th>
<th>0.25.1</th>
<th>0.24.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.27.4</th>
<th>0.23.4</th>
<th>0.26.4</th>
<th>0.25.4</th>
<th>0.24.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.22.12</th>
<th>0.28.12</th>
<th>0.26.12</th>
<th>0.23.12</th>
<th>0.24.12</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.7</th>
<th>0.25.8</th>
<th>0.23.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.5</th>
<th>0.24.7</th>
<th>0.23.5</th>
<th>0.22.7</th>
<th>0.25.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.5</th>
<th>0.26.6</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.10</th>
<th>0.13.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.10</th>
<th>0.17.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.5</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.15.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.6.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BLS.2-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.6</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BLS.2-MISC:READ">MISC:READ</th>
<th>0.24.0</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>COMMAND</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ONCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbr0"><a class="header" href="#tile-clbbr0">Tile CLB.BR.0</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-17"><a class="header" href="#switchbox-int-17">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="11">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B0.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B1.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2.E</td><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B2.STUB</td><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B3.E</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B4.E</td><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.V0.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0.S.STUB</td><td>TCELL0_SINGLE.V0.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="12">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.B1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.R2.S.STUB</td><td>TCELL0_SINGLE.V.R2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.B1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.B1</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="9">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-17"><a class="header" href="#bel-clb-17">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-17"><a class="header" href="#bel-tbuf0-17">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-17"><a class="header" href="#bel-tbuf1-17">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-4"><a class="header" href="#bel-tbuf0_e-4">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-4"><a class="header" href="#bel-tbuf1_e-4">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-11"><a class="header" href="#bel-pullup_tbuf0-11">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-11"><a class="header" href="#bel-pullup_tbuf1-11">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-4"><a class="header" href="#bel-io_e0-4">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-4"><a class="header" href="#bel-io_e1-4">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-7"><a class="header" href="#bel-io_s0-7">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-7"><a class="header" href="#bel-io_s1-7">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob"><a class="header" href="#bel-clkiob">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg"><a class="header" href="#bel-bufg">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:ACLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-osc"><a class="header" href="#bel-osc">Bel OSC</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel OSC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:OUT.OSC</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-17"><a class="header" href="#bel-wires-17">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:ACLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
<tr><td>TCELL0:OUT.OSC</td><td>OSC.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-17"><a class="header" href="#bitstream-17">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.35.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</a>
</td>
<td title="0.32.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.35.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.32.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.31.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.30.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.29.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.28.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.24.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.23.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.21.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.20.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.19.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.18.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.15.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.35.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.34.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</a>
</td>
<td title="0.18.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.10">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BR.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BR.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BR.0-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BR.0-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</a>
</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">~INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</a>
</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">~INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V3</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BR.0-INT:INV.IOCLK.R0">~INT:INV.IOCLK.R0</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.SINGLE.V0</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V1</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V4</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.SINGLE.V4</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.LONG.IO.B0">~INT:BUF.LONG.IO.R0.0.LONG.IO.B0</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.LONG.IO.B1">~INT:BUF.LONG.IO.R1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.OSC">~INT:PASS.SINGLE.V.R3.0.OUT.OSC</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.OSC">~INT:PASS.SINGLE.H.B3.0.OUT.OSC</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BR.0-IO_E0:PULLUP">IO_E0:PULLUP</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:PULLUP">IO_S1:PULLUP</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.SINGLE.V1</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">~INT:BUF.LONG.IO.B0.0.SINGLE.V0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">~INT:PASS.SINGLE.V0.0.LONG.IO.B0</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">~INT:PASS.SINGLE.V3.0.LONG.IO.B1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">~INT:BUF.LONG.IO.B1.0.SINGLE.V3</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.SINGLE.V2</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.LONG.IO.R0">~INT:BUF.LONG.IO.B0.0.LONG.IO.R0</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.LONG.IO.R1">~INT:BUF.LONG.IO.B1.0.LONG.IO.R1</a>
</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[8]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.BR.0-OSC:MODE">OSC:MODE[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BR.0-OSC:MODE">OSC:MODE[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[4]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BR.0-OSC:MODE">OSC:MODE[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BR.0-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BR.0-INT:INV.IOCLK.B1">~INT:INV.IOCLK.B1</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM[6]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">~MISC:REPROGRAM[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM[5]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">~MISC:REPROGRAM[0]</a>
</td>
<td>-</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:SLOWOSC_HALT">MISC:SLOWOSC_HALT</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:DONETIME">MISC:DONETIME[0]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:RESETTIME">MISC:RESETTIME[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM[3]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BR.0-MISC:TLC">~MISC:TLC</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BR.0-DONE:PULL">DONE:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BR.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="35">Frame</th></tr>
<tr>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.34.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">~INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</a>
</td>
<td title="1.33.4">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">~INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.8.0">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">~INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</a>
</td>
<td title="1.7.0">
<a href="#tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">~INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0">INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.SINGLE.V4</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1">INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.SINGLE.V2</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.SINGLE.V3</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</th>
<th>0.35.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</th>
<th>0.34.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</th>
<th>0.33.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</th>
<th>0.31.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3">INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.SINGLE.V0</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.SINGLE.V1</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</th>
<th>0.32.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</th>
<th>0.30.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</th>
<th>0.30.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4">INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.SINGLE.V0</th>
<th>0.34.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.SINGLE.V1</th>
<th>0.31.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.SINGLE.V4</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</th>
<th>0.34.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.33.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.29.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</th>
<th>0.35.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.31.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.32.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</th>
<th>0.30.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.24.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.24.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.16.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.21.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</th>
<th>0.14.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</th>
<th>0.19.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</th>
<th>0.33.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</th>
<th>0.34.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.25.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.20.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.22.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.LONG.IO.R0">INT:BUF.LONG.IO.B0.0.LONG.IO.R0</th>
<th>0.10.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.32.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">INT:BUF.LONG.IO.B0.0.SINGLE.V0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.LONG.IO.R1">INT:BUF.LONG.IO.B1.0.LONG.IO.R1</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">INT:BUF.LONG.IO.B1.0.SINGLE.V3</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.LONG.IO.B0">INT:BUF.LONG.IO.R0.0.LONG.IO.B0</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.LONG.IO.B1">INT:BUF.LONG.IO.R1.0.LONG.IO.B1</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</th>
<th>1.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</th>
<th>1.7.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</th>
<th>1.34.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</th>
<th>1.33.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:INV.IOCLK.B1">INT:INV.IOCLK.B1</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:INV.IOCLK.R0">INT:INV.IOCLK.R0</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B3.0.OUT.OSC">INT:PASS.SINGLE.H.B3.0.OUT.OSC</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.OSC">INT:PASS.SINGLE.V.R3.0.OUT.OSC</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">INT:PASS.SINGLE.V0.0.LONG.IO.B0</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</th>
<th>0.33.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">INT:PASS.SINGLE.V3.0.LONG.IO.B1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.33.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-MISC:TLC">MISC:TLC</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:F">CLB:F</th>
<th>0.29.5</th>
<th>0.28.5</th>
<th>0.30.5</th>
<th>0.31.5</th>
<th>0.34.5</th>
<th>0.35.5</th>
<th>0.33.5</th>
<th>0.32.5</th>
<th>0.28.6</th>
<th>0.29.6</th>
<th>0.31.6</th>
<th>0.30.6</th>
<th>0.35.6</th>
<th>0.34.6</th>
<th>0.32.6</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:G">CLB:G</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:INV.K">CLB:INV.K</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:PULLUP">IO_E0:PULLUP</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:PULLUP">IO_S1:PULLUP</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-MISC:SLOWOSC_HALT">MISC:SLOWOSC_HALT</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MODE">CLB:MODE</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.7</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.7</th>
<th>0.24.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.5</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.5</th>
<th>0.23.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.7</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.7</th>
<th>0.22.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.8</th>
<th>0.30.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-DONE:PULL">DONE:PULL</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
</tr>
<tr><td>PULLNONE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.21.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.33.1</th>
<th>0.35.1</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.34.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.27.0</th>
<th>0.27.1</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.17.1</th>
<th>0.15.0</th>
<th>0.15.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.24.0</th>
<th>0.23.1</th>
<th>0.21.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.2.2</th>
<th>0.4.1</th>
<th>0.3.2</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.1.3</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.BIOB1.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB1.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.OSC</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.7</th>
<th>0.30.7</th>
<th>0.29.7</th>
<th>0.28.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.7</th>
<th>0.31.7</th>
<th>0.34.8</th>
<th>0.31.8</th>
<th>0.32.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.20.7</th>
<th>0.18.7</th>
<th>0.19.7</th>
<th>0.20.8</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.15.7</th>
<th>0.14.7</th>
<th>0.15.8</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.9</th>
<th>0.24.9</th>
<th>0.25.9</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.34.7</th>
<th>0.35.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.9</th>
<th>0.29.10</th>
<th>0.29.9</th>
<th>0.29.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.9</th>
<th>0.27.9</th>
<th>0.30.10</th>
<th>0.30.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.7</th>
<th>0.16.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.1.4</th>
<th>0.3.4</th>
<th>0.6.4</th>
<th>0.5.4</th>
<th>0.4.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.9.1</th>
<th>0.5.1</th>
<th>0.6.1</th>
<th>0.7.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.10</th>
<th>0.2.10</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.1.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.7</th>
<th>0.8.8</th>
<th>0.6.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.6</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.6.5</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.6</th>
<th>0.12.6</th>
<th>0.10.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.10</th>
<th>0.27.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.10</th>
<th>0.31.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.7</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.10</th>
<th>0.11.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.32.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.17.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-MISC:DONETIME">MISC:DONETIME</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BR.0-MISC:RESETTIME">MISC:RESETTIME</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>AFTER</td>
<td>0</td>
</tr>
<tr><td>BEFORE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-MISC:REPROGRAM">MISC:REPROGRAM</th>
<th>0.10.0</th>
<th>0.8.0</th>
<th>0.2.1</th>
<th>0.2.0</th>
<th>0.1.1</th>
<th>0.9.0</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BR.0-OSC:MODE">OSC:MODE</th>
<th>0.1.2</th>
<th>0.0.2</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>DIV2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ENABLE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbbrs0"><a class="header" href="#tile-clbbrs0">Tile CLB.BRS.0</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-18"><a class="header" href="#switchbox-int-18">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="11">TCELL0_SINGLE.H0</td><td>TCELL0_LONG.IO.R0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H0.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H1.E</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.H2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H2.E</td><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.H3</td><td>TCELL0_LONG.IO.R1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H3.E</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H4</td><td>TCELL0_SINGLE.H4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.ES</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q.S</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H4.E</td><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H4.STUB</td><td>TCELL0_SINGLE.H4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B0</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.B0.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.B1</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B1.E</td><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B2.E</td><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.B2.STUB</td><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.B3</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B3.E</td><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.B4</td><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.B4.E</td><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V0.S</td><td>TCELL0_SINGLE.V0.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V0.S.STUB</td><td>TCELL0_SINGLE.V0.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="13">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="12">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="14">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.B1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="11">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V4.S</td><td>TCELL0_SINGLE.H4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R1.S</td><td>TCELL0_SINGLE.H0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.V.R2.S</td><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V.R2.S.STUB</td><td>TCELL0_SINGLE.V.R2.S</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2.S.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R3.S</td><td>TCELL0_SINGLE.H2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4.S</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.R4.S</td><td>TCELL0_SINGLE.H4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.B0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.B1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.R0</td><td>TCELL0_SINGLE.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.R1</td><td>TCELL0_SINGLE.H3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.B0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.B1</td><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.S</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BIOB0.O</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB0.T</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB0.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.BIOB1.O</td><td>TCELL0_SINGLE.H.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.BIOB1.T</td><td>TCELL0_SINGLE.H.B2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.IK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.BIOB1.OK</td><td>TCELL0_IOCLK.B0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.B1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="7">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="9">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.BIOB1.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.OSC</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.B4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.B3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.B1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-18"><a class="header" href="#bel-clb-18">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-18"><a class="header" href="#bel-tbuf0-18">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-18"><a class="header" href="#bel-tbuf1-18">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-5"><a class="header" href="#bel-tbuf0_e-5">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-5"><a class="header" href="#bel-tbuf1_e-5">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-12"><a class="header" href="#bel-pullup_tbuf0-12">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-12"><a class="header" href="#bel-pullup_tbuf1-12">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-5"><a class="header" href="#bel-io_e0-5">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-5"><a class="header" href="#bel-io_e1-5">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s0-8"><a class="header" href="#bel-io_s0-8">Bel IO_S0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel IO_S0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_s1-8"><a class="header" href="#bel-io_s1-8">Bel IO_S1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel IO_S1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.BIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.BIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.BIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.BIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.BIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.BIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob-1"><a class="header" href="#bel-clkiob-1">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg-1"><a class="header" href="#bel-bufg-1">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:ACLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-osc-1"><a class="header" href="#bel-osc-1">Bel OSC</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel OSC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:OUT.OSC</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-18"><a class="header" href="#bel-wires-18">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:ACLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.O</td><td>IO_S0.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.T</td><td>IO_S0.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.IK</td><td>IO_S0.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB0.OK</td><td>IO_S0.OK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.O</td><td>IO_S1.O</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.T</td><td>IO_S1.T</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.IK</td><td>IO_S1.IK</td></tr>
<tr><td>TCELL0:IMUX.BIOB1.OK</td><td>IO_S1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.BIOB0.I</td><td>IO_S0.I</td></tr>
<tr><td>TCELL0:OUT.BIOB0.Q</td><td>IO_S0.Q</td></tr>
<tr><td>TCELL0:OUT.BIOB1.I</td><td>IO_S1.I</td></tr>
<tr><td>TCELL0:OUT.BIOB1.Q</td><td>IO_S1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
<tr><td>TCELL0:OUT.OSC</td><td>OSC.O</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-18"><a class="header" href="#bitstream-18">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>12</td>
<td title="0.35.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</a>
</td>
<td title="0.34.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</a>
</td>
<td title="0.32.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">~INT:BIPASS.SINGLE.V0.SINGLE.V1.S</a>
</td>
<td title="0.31.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">~INT:BIPASS.SINGLE.H0.E.SINGLE.H1</a>
</td>
<td title="0.30.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">~INT:BIPASS.SINGLE.H1.SINGLE.V0</a>
</td>
<td title="0.29.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">~INT:BIPASS.SINGLE.H1.SINGLE.H1.E</a>
</td>
<td title="0.28.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0</a>
</td>
<td title="0.27.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">~INT:BIPASS.SINGLE.V1.SINGLE.V1.S</a>
</td>
<td title="0.26.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">~INT:BIPASS.SINGLE.H1.SINGLE.H2.E</a>
</td>
<td title="0.25.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">~INT:BIPASS.SINGLE.H1.E.SINGLE.H2</a>
</td>
<td title="0.24.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.SINGLE.V2.S</a>
</td>
<td title="0.23.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2</a>
</td>
<td title="0.22.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">~INT:BIPASS.SINGLE.V2.SINGLE.V3.S</a>
</td>
<td title="0.21.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">~INT:BIPASS.SINGLE.H3.SINGLE.V2</a>
</td>
<td title="0.20.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</a>
</td>
<td title="0.19.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V3.S</a>
</td>
<td title="0.18.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">~INT:BIPASS.SINGLE.V3.SINGLE.V3.S</a>
</td>
<td title="0.17.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">~INT:BIPASS.SINGLE.H3.SINGLE.H3.E</a>
</td>
<td title="0.16.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H3.E.SINGLE.V3</a>
</td>
<td title="0.15.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</a>
</td>
<td title="0.14.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0</a>
</td>
<td title="0.12.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</a>
</td>
<td title="0.11.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</a>
</td>
<td title="0.10.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</a>
</td>
<td title="0.9.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">~INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</a>
</td>
<td title="0.8.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.7.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">~INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</a>
</td>
<td title="0.5.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2</a>
</td>
<td title="0.4.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.3.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">~INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</a>
</td>
<td title="0.1.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3</a>
</td>
<td title="0.0.12">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.35.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H0.E.SINGLE.V0</a>
</td>
<td title="0.34.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.33.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">~INT:BIPASS.SINGLE.H0.SINGLE.H0.E</a>
</td>
<td title="0.32.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V1.S</a>
</td>
<td title="0.31.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">~INT:BIPASS.SINGLE.H0.SINGLE.V1</a>
</td>
<td title="0.30.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</a>
</td>
<td title="0.29.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">~INT:BIPASS.SINGLE.H0.SINGLE.H1.E</a>
</td>
<td title="0.28.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H1.E.SINGLE.V1</a>
</td>
<td title="0.27.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V1.S</a>
</td>
<td title="0.26.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">~INT:BIPASS.SINGLE.V1.S.SINGLE.V2</a>
</td>
<td title="0.25.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">~INT:BIPASS.SINGLE.V1.SINGLE.V2.S</a>
</td>
<td title="0.24.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">~INT:BIPASS.SINGLE.H2.SINGLE.H2.E</a>
</td>
<td title="0.23.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2</a>
</td>
<td title="0.22.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">~INT:BIPASS.SINGLE.V2.SINGLE.V2.S</a>
</td>
<td title="0.21.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</a>
</td>
<td title="0.20.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">~INT:BIPASS.SINGLE.V2.S.SINGLE.V3</a>
</td>
<td title="0.19.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">~INT:BIPASS.SINGLE.H2.SINGLE.H3.E</a>
</td>
<td title="0.18.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">~INT:BIPASS.SINGLE.H2.E.SINGLE.H3</a>
</td>
<td title="0.17.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">~INT:BIPASS.SINGLE.H3.SINGLE.V3</a>
</td>
<td title="0.16.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">~INT:BIPASS.SINGLE.H2.SINGLE.V3</a>
</td>
<td title="0.15.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">~INT:BIPASS.SINGLE.V3.S.SINGLE.V4</a>
</td>
<td title="0.14.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">~INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</a>
</td>
<td title="0.13.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">~INT:BIPASS.SINGLE.H1.SINGLE.V.R0</a>
</td>
<td title="0.12.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0</a>
</td>
<td title="0.11.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</a>
</td>
<td title="0.10.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</a>
</td>
<td title="0.9.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1</a>
</td>
<td title="0.8.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1</a>
</td>
<td title="0.7.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</a>
</td>
<td title="0.6.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">~INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</a>
</td>
<td title="0.5.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2</a>
</td>
<td title="0.4.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</a>
</td>
<td title="0.3.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">~INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</a>
</td>
<td title="0.2.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3</a>
</td>
<td title="0.1.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</a>
</td>
<td title="0.0.11">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.35.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">~INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</a>
</td>
<td title="0.34.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.LONG.V0">~INT:PASS.SINGLE.H1.0.LONG.V0</a>
</td>
<td title="0.27.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">~INT:BIPASS.SINGLE.H1.SINGLE.V1</a>
</td>
<td title="0.25.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">~INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</a>
</td>
<td title="0.24.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.LONG.V1">~INT:PASS.SINGLE.H2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">~INT:BIPASS.SINGLE.V3.SINGLE.V4.S</a>
</td>
<td title="0.19.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</a>
</td>
<td title="0.18.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">~INT:BIPASS.SINGLE.V4.SINGLE.V4.S</a>
</td>
<td title="0.17.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">~INT:BIPASS.SINGLE.H3.SINGLE.V3.S</a>
</td>
<td title="0.16.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4</a>
</td>
<td title="0.15.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">~INT:BIPASS.SINGLE.H3.SINGLE.H4.E</a>
</td>
<td title="0.14.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">~INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</a>
</td>
<td title="0.13.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">~INT:PASS.SINGLE.H0.0.LONG.IO.R0</a>
</td>
<td title="0.12.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td title="0.10.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">~INT:PASS.SINGLE.H3.0.LONG.IO.R1</a>
</td>
<td title="0.9.10">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.8.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</a>
</td>
<td title="0.7.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.6.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4</a>
</td>
<td title="0.5.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</a>
</td>
<td title="0.4.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">~INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</a>
</td>
<td title="0.3.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">~INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</a>
</td>
<td title="0.2.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
<td title="0.1.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[4]</a>
</td>
<td title="0.0.10">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">~INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">~INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">~INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">~INT:BUF.LONG.IO.R0.0.SINGLE.H0</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">~INT:BUF.LONG.IO.R1.0.SINGLE.H3</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">~INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.BRS.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">~INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">~INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.SINGLE.H1">~INT:BUF.LONG.V0.0.SINGLE.H1</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.SINGLE.H2">~INT:BUF.LONG.V1.0.SINGLE.H2</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">~INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.BRS.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.BRS.0-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.BRS.0-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.SINGLE.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">~INT:PASS.SINGLE.H.B3.0.LONG.V0</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">~INT:BUF.LONG.V0.0.SINGLE.H.B3</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">~INT:BUF.LONG.V1.0.SINGLE.H.B2</a>
</td>
<td title="0.23.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">~INT:PASS.SINGLE.H.B2.0.LONG.V1</a>
</td>
<td title="0.22.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</a>
</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</a>
</td>
<td title="0.20.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">~INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</a>
</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">~INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</a>
</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.SINGLE.V3</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I">~INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:INV.IOCLK.R0">~INT:INV.IOCLK.R0</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.SINGLE.V0</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.SINGLE.V1</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">~INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.SINGLE.V4</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.SINGLE.V4</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.LONG.IO.B0">~INT:BUF.LONG.IO.R0.0.LONG.IO.B0</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.LONG.IO.B1">~INT:BUF.LONG.IO.R1.0.LONG.IO.B1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.OSC">~INT:PASS.SINGLE.V.R3.0.OUT.OSC</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.OSC">~INT:PASS.SINGLE.H.B3.0.OUT.OSC</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.BRS.0-IO_E0:PULLUP">IO_E0:PULLUP</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:PULLUP">IO_S1:PULLUP</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.SINGLE.V1</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">~INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">~INT:BUF.LONG.IO.B0.0.SINGLE.V0</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">~INT:PASS.SINGLE.V0.0.LONG.IO.B0</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">~INT:PASS.SINGLE.V3.0.LONG.IO.B1</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">~INT:BUF.LONG.IO.B1.0.SINGLE.V3</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">~INT:BIPASS.SINGLE.H.B1.SINGLE.V2</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">~INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">~INT:PASS.SINGLE.H.B1.0.ACLK.V</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">~INT:BUF.ACLK.V.0.SINGLE.H.B1</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">~INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.LONG.IO.R0">~INT:BUF.LONG.IO.B0.0.LONG.IO.R0</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.LONG.IO.R1">~INT:BUF.LONG.IO.B1.0.LONG.IO.R1</a>
</td>
<td>-</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[8]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.BRS.0-OSC:MODE">OSC:MODE[2]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.BRS.0-OSC:MODE">OSC:MODE[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[0]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[4]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.LONG.V0">~INT:BUF.LONG.IO.B0.0.LONG.V0</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.ACLK">~INT:BUF.ACLK.V.0.ACLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:READBACK_I">~IO_S0:READBACK_I</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[1]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:INV.T">IO_S0:INV.T</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[0]</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:READBACK_IFF">~IO_S1:READBACK_IFF</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[1]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:INV.T">IO_S1:INV.T</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[0]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:READBACK_I">~IO_S1:READBACK_I</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.LONG.IO.B1">~INT:BUF.LONG.V1.0.LONG.IO.B1</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.LONG.IO.B1">~INT:BUF.ACLK.V.0.LONG.IO.B1</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[2]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">~INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[0]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM[4]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.BRS.0-OSC:MODE">OSC:MODE[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[1]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O[2]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:INV.O">~IO_S0:INV.O</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:MUX.O">IO_S0:MUX.O[0]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.LONG.IO.B0">~INT:BUF.LONG.V0.0.LONG.IO.B0</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK[0]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:SLEW">IO_S0:SLEW[0]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S0:READBACK_IFF">~IO_S0:READBACK_IFF</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T[2]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.LONG.V1">~INT:BUF.LONG.IO.B1.0.LONG.V1</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK[0]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:SLEW">IO_S1:SLEW[0]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK[0]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.ACLK.V">~INT:BUF.LONG.IO.B1.0.ACLK.V</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:MUX.O">IO_S1:MUX.O[0]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.BRS.0-IO_S1:INV.O">~IO_S1:INV.O</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[1]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:INV.IOCLK.B1">~INT:INV.IOCLK.B1</a>
</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM[6]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">~MISC:REPROGRAM[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM[5]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">~MISC:REPROGRAM[0]</a>
</td>
<td>-</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:SLOWOSC_HALT">MISC:SLOWOSC_HALT</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:DONETIME">MISC:DONETIME[0]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:RESETTIME">MISC:RESETTIME[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM[3]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.BRS.0-MISC:TLC">~MISC:TLC</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.BRS.0-DONE:PULL">DONE:PULL[0]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.BRS.0 bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="35">Frame</th></tr>
<tr>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>4</td>
<td title="1.34.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">~INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</a>
</td>
<td title="1.33.4">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">~INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.8.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">~INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</a>
</td>
<td title="1.7.0">
<a href="#tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">~INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1">INT:BIPASS.SINGLE.H.B0.E.SINGLE.H.B1</th>
<th>0.16.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.E.SINGLE.V4</th>
<th>0.15.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B0.E</th>
<th>0.14.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B0.SINGLE.H.B1.E</th>
<th>0.14.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0">INT:BIPASS.SINGLE.H.B0.SINGLE.V.R0</th>
<th>0.13.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B0.SINGLE.V4">INT:BIPASS.SINGLE.H.B0.SINGLE.V4</th>
<th>0.15.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B1.E.SINGLE.H.B2.STUB</th>
<th>0.19.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V2</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.E.SINGLE.V3</th>
<th>0.20.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B1.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E">INT:BIPASS.SINGLE.H.B1.SINGLE.H.B2.E</th>
<th>0.18.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1">INT:BIPASS.SINGLE.H.B1.SINGLE.V.R1</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V2">INT:BIPASS.SINGLE.H.B1.SINGLE.V2</th>
<th>0.19.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B1.SINGLE.V3">INT:BIPASS.SINGLE.H.B1.SINGLE.V3</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B2.STUB</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.H.B3</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V2</th>
<th>0.21.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.E.SINGLE.V3</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.B2.SINGLE.V.R2</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.H.B3.E</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V2</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.B2.STUB.SINGLE.V3</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4">INT:BIPASS.SINGLE.H.B3.E.SINGLE.H.B4</th>
<th>0.35.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V0</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.E.SINGLE.V1</th>
<th>0.34.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B3.E</th>
<th>0.33.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B3.SINGLE.H.B4.E</th>
<th>0.31.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3">INT:BIPASS.SINGLE.H.B3.SINGLE.V.R3</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V0">INT:BIPASS.SINGLE.H.B3.SINGLE.V0</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B3.SINGLE.V1">INT:BIPASS.SINGLE.H.B3.SINGLE.V1</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V0</th>
<th>0.32.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V1</th>
<th>0.30.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.E.SINGLE.V4</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E">INT:BIPASS.SINGLE.H.B4.SINGLE.H.B4.E</th>
<th>0.30.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4">INT:BIPASS.SINGLE.H.B4.SINGLE.V.R4</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V0">INT:BIPASS.SINGLE.H.B4.SINGLE.V0</th>
<th>0.34.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V1">INT:BIPASS.SINGLE.H.B4.SINGLE.V1</th>
<th>0.31.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H.B4.SINGLE.V4">INT:BIPASS.SINGLE.H.B4.SINGLE.V4</th>
<th>0.28.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.H1">INT:BIPASS.SINGLE.H0.E.SINGLE.H1</th>
<th>0.31.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0">INT:BIPASS.SINGLE.H0.E.SINGLE.V0</th>
<th>0.35.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.E.SINGLE.V0.S.STUB</th>
<th>0.34.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.E.SINGLE.V1.S</th>
<th>0.35.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.H0.E">INT:BIPASS.SINGLE.H0.SINGLE.H0.E</th>
<th>0.33.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.H1.E">INT:BIPASS.SINGLE.H0.SINGLE.H1.E</th>
<th>0.29.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0">INT:BIPASS.SINGLE.H0.SINGLE.V.R0</th>
<th>0.13.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R0.S</th>
<th>0.10.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1">INT:BIPASS.SINGLE.H0.SINGLE.V.R1</th>
<th>0.9.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H0.SINGLE.V.R1.S</th>
<th>0.6.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H0.SINGLE.V0.S.STUB</th>
<th>0.35.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V1">INT:BIPASS.SINGLE.H0.SINGLE.V1</th>
<th>0.31.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H0.SINGLE.V1.S">INT:BIPASS.SINGLE.H0.SINGLE.V1.S</th>
<th>0.32.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.H2">INT:BIPASS.SINGLE.H1.E.SINGLE.H2</th>
<th>0.25.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0">INT:BIPASS.SINGLE.H1.E.SINGLE.V0</th>
<th>0.28.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.H1.E.SINGLE.V0.S.STUB</th>
<th>0.30.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.E.SINGLE.V1">INT:BIPASS.SINGLE.H1.E.SINGLE.V1</th>
<th>0.28.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.H1.E">INT:BIPASS.SINGLE.H1.SINGLE.H1.E</th>
<th>0.29.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.H2.E">INT:BIPASS.SINGLE.H1.SINGLE.H2.E</th>
<th>0.26.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0">INT:BIPASS.SINGLE.H1.SINGLE.V.R0</th>
<th>0.13.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R0.S</th>
<th>0.10.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1">INT:BIPASS.SINGLE.H1.SINGLE.V.R1</th>
<th>0.8.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.H1.SINGLE.V.R1.S</th>
<th>0.7.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V0">INT:BIPASS.SINGLE.H1.SINGLE.V0</th>
<th>0.30.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V1">INT:BIPASS.SINGLE.H1.SINGLE.V1</th>
<th>0.26.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H1.SINGLE.V1.S">INT:BIPASS.SINGLE.H1.SINGLE.V1.S</th>
<th>0.27.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.H3">INT:BIPASS.SINGLE.H2.E.SINGLE.H3</th>
<th>0.18.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2">INT:BIPASS.SINGLE.H2.E.SINGLE.V2</th>
<th>0.23.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V2.S</th>
<th>0.25.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.E.SINGLE.V3.S</th>
<th>0.20.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.H2.E">INT:BIPASS.SINGLE.H2.SINGLE.H2.E</th>
<th>0.24.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.H3.E">INT:BIPASS.SINGLE.H2.SINGLE.H3.E</th>
<th>0.19.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2">INT:BIPASS.SINGLE.H2.SINGLE.V.R2</th>
<th>0.5.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H2.SINGLE.V.R2.S.STUB</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3">INT:BIPASS.SINGLE.H2.SINGLE.V.R3</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H2.SINGLE.V.R3.S</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V2.S">INT:BIPASS.SINGLE.H2.SINGLE.V2.S</th>
<th>0.24.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V3">INT:BIPASS.SINGLE.H2.SINGLE.V3</th>
<th>0.16.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H2.SINGLE.V3.S">INT:BIPASS.SINGLE.H2.SINGLE.V3.S</th>
<th>0.19.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H3.E.SINGLE.H4.STUB</th>
<th>0.14.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2">INT:BIPASS.SINGLE.H3.E.SINGLE.V2</th>
<th>0.23.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S">INT:BIPASS.SINGLE.H3.E.SINGLE.V2.S</th>
<th>0.21.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.E.SINGLE.V3">INT:BIPASS.SINGLE.H3.E.SINGLE.V3</th>
<th>0.16.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.H3.E">INT:BIPASS.SINGLE.H3.SINGLE.H3.E</th>
<th>0.17.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.H4.E">INT:BIPASS.SINGLE.H3.SINGLE.H4.E</th>
<th>0.15.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2">INT:BIPASS.SINGLE.H3.SINGLE.V.R2</th>
<th>0.5.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.H3.SINGLE.V.R2.S.STUB</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3">INT:BIPASS.SINGLE.H3.SINGLE.V.R3</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.H3.SINGLE.V.R3.S</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V2">INT:BIPASS.SINGLE.H3.SINGLE.V2</th>
<th>0.21.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V3">INT:BIPASS.SINGLE.H3.SINGLE.V3</th>
<th>0.17.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H3.SINGLE.V3.S">INT:BIPASS.SINGLE.H3.SINGLE.V3.S</th>
<th>0.17.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB">INT:BIPASS.SINGLE.H4.E.SINGLE.H4.STUB</th>
<th>0.14.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4">INT:BIPASS.SINGLE.H4.E.SINGLE.V4</th>
<th>0.16.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.E.SINGLE.V4.S</th>
<th>0.14.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0">INT:BIPASS.SINGLE.H4.SINGLE.V.R0</th>
<th>0.12.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R0.S</th>
<th>0.11.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4">INT:BIPASS.SINGLE.H4.SINGLE.V.R4</th>
<th>0.6.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.H4.SINGLE.V.R4.S</th>
<th>0.5.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4</th>
<th>0.15.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S">INT:BIPASS.SINGLE.H4.STUB.SINGLE.V4.S</th>
<th>0.19.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1">INT:BIPASS.SINGLE.V.R0.S.SINGLE.V.R1</th>
<th>0.9.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R0.S</th>
<th>0.11.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R0.SINGLE.V.R1.S</th>
<th>0.12.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2">INT:BIPASS.SINGLE.V.R1.S.SINGLE.V.R2</th>
<th>0.6.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R1.S</th>
<th>0.7.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R1.SINGLE.V.R2.S.STUB</th>
<th>0.8.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3">INT:BIPASS.SINGLE.V.R2.S.STUB.SINGLE.V.R3</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R2.S.STUB</th>
<th>0.4.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R2.SINGLE.V.R3.S</th>
<th>0.4.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4">INT:BIPASS.SINGLE.V.R3.S.SINGLE.V.R4</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R3.S</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R3.SINGLE.V.R4.S</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S">INT:BIPASS.SINGLE.V.R4.SINGLE.V.R4.S</th>
<th>0.4.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1">INT:BIPASS.SINGLE.V0.S.STUB.SINGLE.V1</th>
<th>0.33.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB">INT:BIPASS.SINGLE.V0.SINGLE.V0.S.STUB</th>
<th>0.34.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V0.SINGLE.V1.S">INT:BIPASS.SINGLE.V0.SINGLE.V1.S</th>
<th>0.32.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.S.SINGLE.V2">INT:BIPASS.SINGLE.V1.S.SINGLE.V2</th>
<th>0.26.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.SINGLE.V1.S">INT:BIPASS.SINGLE.V1.SINGLE.V1.S</th>
<th>0.27.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V1.SINGLE.V2.S">INT:BIPASS.SINGLE.V1.SINGLE.V2.S</th>
<th>0.25.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.S.SINGLE.V3">INT:BIPASS.SINGLE.V2.S.SINGLE.V3</th>
<th>0.20.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.SINGLE.V2.S">INT:BIPASS.SINGLE.V2.SINGLE.V2.S</th>
<th>0.22.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V2.SINGLE.V3.S">INT:BIPASS.SINGLE.V2.SINGLE.V3.S</th>
<th>0.22.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.S.SINGLE.V4">INT:BIPASS.SINGLE.V3.S.SINGLE.V4</th>
<th>0.15.11</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.SINGLE.V3.S">INT:BIPASS.SINGLE.V3.SINGLE.V3.S</th>
<th>0.18.12</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V3.SINGLE.V4.S">INT:BIPASS.SINGLE.V3.SINGLE.V4.S</th>
<th>0.20.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BIPASS.SINGLE.V4.SINGLE.V4.S">INT:BIPASS.SINGLE.V4.SINGLE.V4.S</th>
<th>0.18.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.ACLK">INT:BUF.ACLK.V.0.ACLK</th>
<th>0.31.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.LONG.IO.B1">INT:BUF.ACLK.V.0.LONG.IO.B1</th>
<th>0.18.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.ACLK.V.0.SINGLE.H.B1">INT:BUF.ACLK.V.0.SINGLE.H.B1</th>
<th>0.16.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.LONG.IO.R0">INT:BUF.LONG.IO.B0.0.LONG.IO.R0</th>
<th>0.10.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.LONG.V0">INT:BUF.LONG.IO.B0.0.LONG.V0</th>
<th>0.32.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B0.0.SINGLE.V0">INT:BUF.LONG.IO.B0.0.SINGLE.V0</th>
<th>0.27.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.ACLK.V">INT:BUF.LONG.IO.B1.0.ACLK.V</th>
<th>0.18.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.LONG.IO.R1">INT:BUF.LONG.IO.B1.0.LONG.IO.R1</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.LONG.V1">INT:BUF.LONG.IO.B1.0.LONG.V1</th>
<th>0.22.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.B1.0.SINGLE.V3">INT:BUF.LONG.IO.B1.0.SINGLE.V3</th>
<th>0.20.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.LONG.IO.B0">INT:BUF.LONG.IO.R0.0.LONG.IO.B0</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R0.0.SINGLE.H0">INT:BUF.LONG.IO.R0.0.SINGLE.H0</th>
<th>0.13.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.LONG.IO.B1">INT:BUF.LONG.IO.R1.0.LONG.IO.B1</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.IO.R1.0.SINGLE.H3">INT:BUF.LONG.IO.R1.0.SINGLE.H3</th>
<th>0.10.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.LONG.IO.B0">INT:BUF.LONG.V0.0.LONG.IO.B0</th>
<th>0.31.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.SINGLE.H.B3">INT:BUF.LONG.V0.0.SINGLE.H.B3</th>
<th>0.29.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V0.0.SINGLE.H1">INT:BUF.LONG.V0.0.SINGLE.H1</th>
<th>0.27.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.LONG.IO.B1">INT:BUF.LONG.V1.0.LONG.IO.B1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.SINGLE.H.B2">INT:BUF.LONG.V1.0.SINGLE.H.B2</th>
<th>0.24.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.LONG.V1.0.SINGLE.H2">INT:BUF.LONG.V1.0.SINGLE.H2</th>
<th>0.22.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB">INT:BUF.SINGLE.H.B2.0.SINGLE.H.B2.STUB</th>
<th>0.20.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2">INT:BUF.SINGLE.H.B2.STUB.0.SINGLE.H.B2</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB">INT:BUF.SINGLE.H4.0.SINGLE.H4.STUB</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4">INT:BUF.SINGLE.H4.STUB.0.SINGLE.H4</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB">INT:BUF.SINGLE.V.R2.S.0.SINGLE.V.R2.S.STUB</th>
<th>1.8.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S">INT:BUF.SINGLE.V.R2.S.STUB.0.SINGLE.V.R2.S</th>
<th>1.7.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB">INT:BUF.SINGLE.V0.S.0.SINGLE.V0.S.STUB</th>
<th>1.34.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S">INT:BUF.SINGLE.V0.S.STUB.0.SINGLE.V0.S</th>
<th>1.33.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:INV.IOCLK.B1">INT:INV.IOCLK.B1</th>
<th>0.11.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:INV.IOCLK.R0">INT:INV.IOCLK.R0</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B0.0.OUT.BIOB1.I</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B0.0.OUT.CLB.X.E</th>
<th>0.22.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.ACLK.V">INT:PASS.SINGLE.H.B1.0.ACLK.V</th>
<th>0.17.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B1.0.OUT.BIOB0.I</th>
<th>0.16.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B1.0.OUT.BIOB1.Q</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.LONG.V1">INT:PASS.SINGLE.H.B2.0.LONG.V1</th>
<th>0.23.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B2.0.OUT.BIOB0.Q</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B2.0.OUT.BIOB1.I</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.LONG.V0">INT:PASS.SINGLE.H.B3.0.LONG.V0</th>
<th>0.30.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I">INT:PASS.SINGLE.H.B3.0.OUT.BIOB0.I</th>
<th>0.29.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q">INT:PASS.SINGLE.H.B3.0.OUT.BIOB1.Q</th>
<th>0.28.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B3.0.OUT.OSC">INT:PASS.SINGLE.H.B3.0.OUT.OSC</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.H.B4.0.OUT.BIOB0.Q</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I">INT:PASS.SINGLE.H.B4.0.OUT.BIOB1.I</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E">INT:PASS.SINGLE.H.B4.0.OUT.CLB.X.E</th>
<th>0.28.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H0.0.LONG.IO.R0">INT:PASS.SINGLE.H0.0.LONG.IO.R0</th>
<th>0.13.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H0.0.OUT.CLB.X.ES</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.LONG.V0">INT:PASS.SINGLE.H1.0.LONG.V0</th>
<th>0.28.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H1.0.OUT.RIOB0.Q</th>
<th>0.7.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H1.0.OUT.RIOB1.I.S</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.LONG.V1">INT:PASS.SINGLE.H2.0.LONG.V1</th>
<th>0.23.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.OUT.RIOB0.I">INT:PASS.SINGLE.H2.0.OUT.RIOB0.I</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H2.0.OUT.RIOB1.Q.S</th>
<th>0.5.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.LONG.IO.R1">INT:PASS.SINGLE.H3.0.LONG.IO.R1</th>
<th>0.10.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H3.0.OUT.CLB.Y.E</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q">INT:PASS.SINGLE.H3.0.OUT.RIOB0.Q</th>
<th>0.8.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S">INT:PASS.SINGLE.H3.0.OUT.RIOB1.I.S</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES">INT:PASS.SINGLE.H4.0.OUT.CLB.X.ES</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.RIOB0.I">INT:PASS.SINGLE.H4.0.OUT.RIOB0.I</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S">INT:PASS.SINGLE.H4.0.OUT.RIOB1.Q.S</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB1.I</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.OSC">INT:PASS.SINGLE.V.R3.0.OUT.OSC</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.LONG.IO.B0">INT:PASS.SINGLE.V0.0.LONG.IO.B0</th>
<th>0.26.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.BIOB0.I">INT:PASS.SINGLE.V0.0.OUT.BIOB0.I</th>
<th>0.29.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.BIOB1.Q.E</th>
<th>0.33.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.BIOB0.Q</th>
<th>0.25.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.BIOB1.I.E</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.LONG.IO.B1">INT:PASS.SINGLE.V3.0.LONG.IO.B1</th>
<th>0.22.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.BIOB0.I">INT:PASS.SINGLE.V3.0.OUT.BIOB0.I</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.BIOB1.Q.E</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.BIOB0.Q</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.BIOB1.I.E</th>
<th>0.24.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.9.10</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:INV.O">IO_S0:INV.O</th>
<th>0.33.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:READBACK_I">IO_S0:READBACK_I</th>
<th>0.28.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:READBACK_IFF">IO_S0:READBACK_IFF</th>
<th>0.25.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:INV.O">IO_S1:INV.O</th>
<th>0.16.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:READBACK_I">IO_S1:READBACK_I</th>
<th>0.20.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:READBACK_IFF">IO_S1:READBACK_IFF</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-MISC:TLC">MISC:TLC</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:F">CLB:F</th>
<th>0.29.5</th>
<th>0.28.5</th>
<th>0.30.5</th>
<th>0.31.5</th>
<th>0.34.5</th>
<th>0.35.5</th>
<th>0.33.5</th>
<th>0.32.5</th>
<th>0.28.6</th>
<th>0.29.6</th>
<th>0.31.6</th>
<th>0.30.6</th>
<th>0.35.6</th>
<th>0.34.6</th>
<th>0.32.6</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:G">CLB:G</th>
<th>0.20.5</th>
<th>0.21.5</th>
<th>0.19.5</th>
<th>0.18.5</th>
<th>0.15.5</th>
<th>0.14.5</th>
<th>0.16.5</th>
<th>0.17.5</th>
<th>0.21.6</th>
<th>0.20.6</th>
<th>0.18.6</th>
<th>0.19.6</th>
<th>0.14.6</th>
<th>0.15.6</th>
<th>0.17.6</th>
<th>0.16.6</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:INV.K">CLB:INV.K</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:PULLUP">IO_E0:PULLUP</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:IFF_LATCH">IO_S0:IFF_LATCH</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:INV.T">IO_S0:INV.T</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:IFF_LATCH">IO_S1:IFF_LATCH</th>
<th>0.23.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:INV.T">IO_S1:INV.T</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:PULLUP">IO_S1:PULLUP</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-MISC:SLOWOSC_HALT">MISC:SLOWOSC_HALT</th>
<th>0.5.0</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MODE">CLB:MODE</th>
<th>0.24.5</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.7</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.7</th>
<th>0.24.7</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.5</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.5</th>
<th>0.23.6</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.7</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.7</th>
<th>0.22.6</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.5</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.8</th>
<th>0.30.8</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.8</th>
<th>0.16.8</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-DONE:PULL">DONE:PULL</th>
<th>0.0.0</th>
</tr>
</thead>
<tbody>
<tr><td>PULLUP</td>
<td>0</td>
</tr>
<tr><td>PULLNONE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.IK">INT:MUX.IMUX.BIOB0.IK</th>
<th>0.28.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.IK">INT:MUX.IMUX.BIOB1.IK</th>
<th>0.21.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.O">INT:MUX.IMUX.BIOB0.O</th>
<th>0.33.1</th>
<th>0.35.1</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.34.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.OK">INT:MUX.IMUX.BIOB0.OK</th>
<th>0.30.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.OK">INT:MUX.IMUX.BIOB1.OK</th>
<th>0.19.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.B1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.B0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB0.T">INT:MUX.IMUX.BIOB0.T</th>
<th>0.27.0</th>
<th>0.27.1</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.O">INT:MUX.IMUX.BIOB1.O</th>
<th>0.14.0</th>
<th>0.14.1</th>
<th>0.17.1</th>
<th>0.15.0</th>
<th>0.15.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BIOB1.T">INT:MUX.IMUX.BIOB1.T</th>
<th>0.24.0</th>
<th>0.23.1</th>
<th>0.21.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.B0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.2.2</th>
<th>0.4.1</th>
<th>0.3.2</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.4.2</th>
<th>0.5.2</th>
<th>0.1.3</th>
<th>0.3.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.BIOB1.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB1.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.OSC</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.7</th>
<th>0.30.7</th>
<th>0.29.7</th>
<th>0.28.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y.S</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.7</th>
<th>0.31.7</th>
<th>0.34.8</th>
<th>0.31.8</th>
<th>0.32.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.20.7</th>
<th>0.18.7</th>
<th>0.19.7</th>
<th>0.20.8</th>
<th>0.21.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.15.7</th>
<th>0.14.7</th>
<th>0.15.8</th>
<th>0.14.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.OUT.BIOB0.I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.9</th>
<th>0.24.9</th>
<th>0.25.9</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.34.7</th>
<th>0.35.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.9</th>
<th>0.29.10</th>
<th>0.29.9</th>
<th>0.29.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.9</th>
<th>0.27.9</th>
<th>0.30.10</th>
<th>0.30.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.7</th>
<th>0.16.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.B2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.1.4</th>
<th>0.3.4</th>
<th>0.6.4</th>
<th>0.5.4</th>
<th>0.4.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.9.1</th>
<th>0.5.1</th>
<th>0.6.1</th>
<th>0.7.1</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.B3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.B1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.1.10</th>
<th>0.2.10</th>
<th>0.0.9</th>
<th>0.2.9</th>
<th>0.1.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.7</th>
<th>0.8.8</th>
<th>0.6.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.6</th>
<th>0.4.5</th>
<th>0.5.5</th>
<th>0.6.5</th>
<th>0.9.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.6</th>
<th>0.12.6</th>
<th>0.10.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.10</th>
<th>0.27.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.10</th>
<th>0.31.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.7</th>
<th>0.11.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.10</th>
<th>0.11.10</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:MUX.O">IO_S0:MUX.O</th>
<th>0.32.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:MUX.O">IO_S1:MUX.O</th>
<th>0.17.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S0:SLEW">IO_S0:SLEW</th>
<th>0.29.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-IO_S1:SLEW">IO_S1:SLEW</th>
<th>0.20.0</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-MISC:DONETIME">MISC:DONETIME</th>
<th>0.4.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.BRS.0-MISC:RESETTIME">MISC:RESETTIME</th>
<th>0.3.0</th>
</tr>
</thead>
<tbody>
<tr><td>AFTER</td>
<td>0</td>
</tr>
<tr><td>BEFORE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-MISC:REPROGRAM">MISC:REPROGRAM</th>
<th>0.10.0</th>
<th>0.8.0</th>
<th>0.2.1</th>
<th>0.2.0</th>
<th>0.1.1</th>
<th>0.9.0</th>
<th>0.7.0</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.BRS.0-OSC:MODE">OSC:MODE</th>
<th>0.1.2</th>
<th>0.0.2</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>DIV2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>ENABLE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DISABLE</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbt0"><a class="header" href="#tile-clbt0">Tile CLB.T.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-19"><a class="header" href="#switchbox-int-19">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T2.STUB</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-19"><a class="header" href="#bel-clb-19">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-19"><a class="header" href="#bel-tbuf0-19">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-19"><a class="header" href="#bel-tbuf1-19">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0"><a class="header" href="#bel-io_n0">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1"><a class="header" href="#bel-io_n1">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-19"><a class="header" href="#bel-wires-19">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-19"><a class="header" href="#bitstream-19">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.T.0-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.T.0-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.T.0-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.T.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.T.0-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.T.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.T.0-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.T.0-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.T.0-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.T.0-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.T.0-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.T.0-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.T.0-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.T.0-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">~INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">~INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.T.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.T.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.T.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.T.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.T.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.T.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.T.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.T.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.T.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.T.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.0-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.0-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbt1"><a class="header" href="#tile-clbt1">Tile CLB.T.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-20"><a class="header" href="#switchbox-int-20">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T4.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T4.STUB</td><td>TCELL0_SINGLE.H.T4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-20"><a class="header" href="#bel-clb-20">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-20"><a class="header" href="#bel-tbuf0-20">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-20"><a class="header" href="#bel-tbuf1-20">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-1"><a class="header" href="#bel-io_n0-1">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-1"><a class="header" href="#bel-io_n1-1">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-20"><a class="header" href="#bel-wires-20">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-20"><a class="header" href="#bitstream-20">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.T.1-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.T.1-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.T.1-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.T.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.T.1-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.T.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.T.1-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.T.1-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.T.1-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.T.1-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.T.1-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.T.1-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.T.1-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.T.1-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">~INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">~INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.T.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.T.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.T.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.T.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.T.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.T.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.T.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.T.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.T.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.T.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.1-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.1-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbt2"><a class="header" href="#tile-clbt2">Tile CLB.T.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-21"><a class="header" href="#switchbox-int-21">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T0.STUB</td><td>TCELL0_SINGLE.H.T0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-21"><a class="header" href="#bel-clb-21">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-21"><a class="header" href="#bel-tbuf0-21">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-21"><a class="header" href="#bel-tbuf1-21">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-2"><a class="header" href="#bel-io_n0-2">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-2"><a class="header" href="#bel-io_n1-2">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-21"><a class="header" href="#bel-wires-21">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-21"><a class="header" href="#bitstream-21">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.T.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.T.2-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.T.2-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.T.2-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.T.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.T.2-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.T.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.T.2-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.T.2-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.T.2-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.T.2-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.T.2-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.T.2-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.T.2-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.T.2-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">~INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">~INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.T.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.T.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.T.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.T.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.T.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.T.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.T.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.T.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.T.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.T.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.T.2-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.T.2-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbts0"><a class="header" href="#tile-clbts0">Tile CLB.TS.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-22"><a class="header" href="#switchbox-int-22">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T2.STUB</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>fixed buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-22"><a class="header" href="#bel-clb-22">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-22"><a class="header" href="#bel-tbuf0-22">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-22"><a class="header" href="#bel-tbuf1-22">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-3"><a class="header" href="#bel-io_n0-3">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-3"><a class="header" href="#bel-io_n1-3">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-22"><a class="header" href="#bel-wires-22">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-22"><a class="header" href="#bitstream-22">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TS.0-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TS.0-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">~INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">~INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TS.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TS.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.0-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbts1"><a class="header" href="#tile-clbts1">Tile CLB.TS.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-23"><a class="header" href="#switchbox-int-23">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="7">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T4.STUB</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T4.STUB</td><td>TCELL0_SINGLE.H.T4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>fixed buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-23"><a class="header" href="#bel-clb-23">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-23"><a class="header" href="#bel-tbuf0-23">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-23"><a class="header" href="#bel-tbuf1-23">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-4"><a class="header" href="#bel-io_n0-4">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-4"><a class="header" href="#bel-io_n1-4">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-23"><a class="header" href="#bel-wires-23">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-23"><a class="header" href="#bitstream-23">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TS.1-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TS.1-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">~INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">~INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TS.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TS.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.1-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbts2"><a class="header" href="#tile-clbts2">Tile CLB.TS.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-24"><a class="header" href="#switchbox-int-24">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T0.STUB</td><td>TCELL0_SINGLE.H.T0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>fixed buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-24"><a class="header" href="#bel-clb-24">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-24"><a class="header" href="#bel-tbuf0-24">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-24"><a class="header" href="#bel-tbuf1-24">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-5"><a class="header" href="#bel-io_n0-5">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-5"><a class="header" href="#bel-io_n1-5">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-24"><a class="header" href="#bel-wires-24">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-24"><a class="header" href="#bitstream-24">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TS.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>
<tr>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TS.2-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TS.2-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.2.8">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.12.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.9.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.7.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.5.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.1.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">~INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">~INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TS.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TS.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.13.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.21.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.7.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.9.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.5.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.7.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.5.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.6.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.5.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.1.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.12.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.19.8</th>
<th>0.20.9</th>
<th>0.21.8</th>
<th>0.21.9</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TS.2-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtl0"><a class="header" href="#tile-clbtl0">Tile CLB.TL.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-25"><a class="header" href="#switchbox-int-25">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T2.STUB</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T4</td><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-25"><a class="header" href="#bel-clb-25">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-25"><a class="header" href="#bel-tbuf0-25">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-25"><a class="header" href="#bel-tbuf1-25">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-13"><a class="header" href="#bel-pullup_tbuf0-13">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-13"><a class="header" href="#bel-pullup_tbuf1-13">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-7"><a class="header" href="#bel-io_w0-7">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-7"><a class="header" href="#bel-io_w1-7">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-6"><a class="header" href="#bel-io_n0-6">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-6"><a class="header" href="#bel-io_n1-6">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob-2"><a class="header" href="#bel-clkiob-2">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg-2"><a class="header" href="#bel-bufg-2">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:GCLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-25"><a class="header" href="#bel-wires-25">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:GCLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-25"><a class="header" href="#bitstream-25">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TL.0-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TL.0-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TL.0-INT:INV.IOCLK.L0">~INT:INV.IOCLK.L0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TL.0-MISC:INPUT">MISC:INPUT[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TL.0-INT:INV.IOCLK.T1">~INT:INV.IOCLK.T1</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td>-</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">~INT:BUF.LONG.IO.L0.0.LONG.IO.T0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">~INT:BUF.LONG.IO.T0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td>-</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">~INT:BUF.LONG.IO.L1.0.LONG.IO.T1</a>
</td>
<td>-</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">~INT:BUF.LONG.IO.T1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td>-</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</a>
</td>
<td>-</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TL.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TL.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">~INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">~INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TL.0-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td>-</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TL.0-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TL.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">INT:BUF.LONG.IO.L0.0.LONG.IO.T0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">INT:BUF.LONG.IO.L1.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">INT:BUF.LONG.IO.T0.0.LONG.IO.L0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">INT:BUF.LONG.IO.T1.0.LONG.IO.L1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:INV.IOCLK.L0">INT:INV.IOCLK.L0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:INV.IOCLK.T1">INT:INV.IOCLK.T1</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.12.6</th>
<th>0.21.6</th>
<th>0.21.5</th>
<th>0.19.6</th>
<th>0.21.7</th>
<th>0.13.6</th>
<th>0.16.6</th>
<th>0.25.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.25.7</th>
<th>0.15.6</th>
<th>0.18.7</th>
<th>0.18.6</th>
<th>0.20.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.23.7</th>
<th>0.14.6</th>
<th>0.20.9</th>
<th>0.17.6</th>
<th>0.20.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.27.6</th>
<th>0.24.6</th>
<th>0.25.6</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.21.9</th>
<th>0.19.8</th>
<th>0.21.8</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.0-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.0-MISC:INPUT">MISC:INPUT</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
</tr>
<tr><td>TTL</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtl1"><a class="header" href="#tile-clbtl1">Tile CLB.TL.1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-26"><a class="header" href="#switchbox-int-26">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T4.STUB</td><td>TCELL0_SINGLE.H.T4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-26"><a class="header" href="#bel-clb-26">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-26"><a class="header" href="#bel-tbuf0-26">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-26"><a class="header" href="#bel-tbuf1-26">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-14"><a class="header" href="#bel-pullup_tbuf0-14">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-14"><a class="header" href="#bel-pullup_tbuf1-14">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-8"><a class="header" href="#bel-io_w0-8">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-8"><a class="header" href="#bel-io_w1-8">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-7"><a class="header" href="#bel-io_n0-7">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-7"><a class="header" href="#bel-io_n1-7">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob-3"><a class="header" href="#bel-clkiob-3">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg-3"><a class="header" href="#bel-bufg-3">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:GCLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-26"><a class="header" href="#bel-wires-26">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:GCLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-26"><a class="header" href="#bitstream-26">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TL.1-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TL.1-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TL.1-INT:INV.IOCLK.L0">~INT:INV.IOCLK.L0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TL.1-MISC:INPUT">MISC:INPUT[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TL.1-INT:INV.IOCLK.T1">~INT:INV.IOCLK.T1</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td>-</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">~INT:BUF.LONG.IO.L0.0.LONG.IO.T0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">~INT:BUF.LONG.IO.T0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td>-</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">~INT:BUF.LONG.IO.L1.0.LONG.IO.T1</a>
</td>
<td>-</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">~INT:BUF.LONG.IO.T1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td>-</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</a>
</td>
<td>-</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TL.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TL.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V.L4</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">~INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">~INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TL.1-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td>-</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TL.1-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TL.1-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V.L4">INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V.L4</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">INT:BUF.LONG.IO.L0.0.LONG.IO.T0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">INT:BUF.LONG.IO.L1.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">INT:BUF.LONG.IO.T0.0.LONG.IO.L0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">INT:BUF.LONG.IO.T1.0.LONG.IO.L1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:INV.IOCLK.L0">INT:INV.IOCLK.L0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:INV.IOCLK.T1">INT:INV.IOCLK.T1</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.12.6</th>
<th>0.21.6</th>
<th>0.21.5</th>
<th>0.19.6</th>
<th>0.21.7</th>
<th>0.13.6</th>
<th>0.16.6</th>
<th>0.25.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.25.7</th>
<th>0.15.6</th>
<th>0.18.7</th>
<th>0.18.6</th>
<th>0.20.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.23.7</th>
<th>0.14.6</th>
<th>0.20.9</th>
<th>0.17.6</th>
<th>0.20.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.27.6</th>
<th>0.24.6</th>
<th>0.25.6</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.21.9</th>
<th>0.19.8</th>
<th>0.21.8</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.1-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.1-MISC:INPUT">MISC:INPUT</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
</tr>
<tr><td>TTL</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtl2"><a class="header" href="#tile-clbtl2">Tile CLB.TL.2</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-27"><a class="header" href="#switchbox-int-27">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T0.STUB</td><td>TCELL0_SINGLE.H.T0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T4</td><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.L0</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-27"><a class="header" href="#bel-clb-27">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-27"><a class="header" href="#bel-tbuf0-27">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-27"><a class="header" href="#bel-tbuf1-27">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-15"><a class="header" href="#bel-pullup_tbuf0-15">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-15"><a class="header" href="#bel-pullup_tbuf1-15">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-9"><a class="header" href="#bel-io_w0-9">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-9"><a class="header" href="#bel-io_w1-9">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-8"><a class="header" href="#bel-io_n0-8">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-8"><a class="header" href="#bel-io_n1-8">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob-4"><a class="header" href="#bel-clkiob-4">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg-4"><a class="header" href="#bel-bufg-4">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:GCLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-27"><a class="header" href="#bel-wires-27">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:GCLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-27"><a class="header" href="#bitstream-27">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TL.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TL.2-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TL.2-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TL.2-INT:INV.IOCLK.L0">~INT:INV.IOCLK.L0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TL.2-MISC:INPUT">MISC:INPUT[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TL.2-INT:INV.IOCLK.T1">~INT:INV.IOCLK.T1</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td>-</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">~INT:BUF.LONG.IO.L0.0.LONG.IO.T0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">~INT:BUF.LONG.IO.T0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td>-</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">~INT:BUF.LONG.IO.L1.0.LONG.IO.T1</a>
</td>
<td>-</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">~INT:BUF.LONG.IO.T1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td>-</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</a>
</td>
<td>-</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V.L0</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TL.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TL.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.18.4">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">~INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</a>
</td>
<td title="0.17.4">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">~INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</a>
</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TL.2-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td>-</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TL.2-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TL.2-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V.L0">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V.L0</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.17.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">INT:BUF.LONG.IO.L0.0.LONG.IO.T0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">INT:BUF.LONG.IO.L1.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">INT:BUF.LONG.IO.T0.0.LONG.IO.L0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">INT:BUF.LONG.IO.T1.0.LONG.IO.L1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</th>
<th>0.18.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</th>
<th>0.17.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:INV.IOCLK.L0">INT:INV.IOCLK.L0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:INV.IOCLK.T1">INT:INV.IOCLK.T1</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.12.6</th>
<th>0.21.6</th>
<th>0.21.5</th>
<th>0.19.6</th>
<th>0.21.7</th>
<th>0.13.6</th>
<th>0.16.6</th>
<th>0.25.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.25.7</th>
<th>0.15.6</th>
<th>0.18.7</th>
<th>0.18.6</th>
<th>0.20.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.23.7</th>
<th>0.14.6</th>
<th>0.20.9</th>
<th>0.17.6</th>
<th>0.20.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.27.6</th>
<th>0.24.6</th>
<th>0.25.6</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.21.9</th>
<th>0.19.8</th>
<th>0.21.8</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TL.2-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TL.2-MISC:INPUT">MISC:INPUT</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
</tr>
<tr><td>TTL</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtls0"><a class="header" href="#tile-clbtls0">Tile CLB.TLS.0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-28"><a class="header" href="#switchbox-int-28">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T2</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T2.STUB</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="2">TCELL0_SINGLE.H.T4</td><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.L0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L1</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L3</td><td>TCELL0_OUT.LIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.V.L4</td><td>TCELL0_OUT.LIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.LIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.T0</td><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T1</td><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.L1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>fixed buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.L0</td><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_IOCLK.L1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.W</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL2_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL2_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.V1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.LIOB0.O</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB0.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.LIOB1.O</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL2_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.LIOB1.T</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.IK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.LIOB1.OK</td><td>TCELL0_IOCLK.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V.L1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.BUFG</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.L0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.LIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLKIOB</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.L4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-28"><a class="header" href="#bel-clb-28">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-28"><a class="header" href="#bel-tbuf0-28">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-28"><a class="header" href="#bel-tbuf1-28">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-16"><a class="header" href="#bel-pullup_tbuf0-16">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-16"><a class="header" href="#bel-pullup_tbuf1-16">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w0-10"><a class="header" href="#bel-io_w0-10">Bel IO_W0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel IO_W0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_w1-10"><a class="header" href="#bel-io_w1-10">Bel IO_W1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel IO_W1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.LIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.LIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.LIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.LIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.LIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.LIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-9"><a class="header" href="#bel-io_n0-9">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-9"><a class="header" href="#bel-io_n1-9">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkiob-5"><a class="header" href="#bel-clkiob-5">Bel CLKIOB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel CLKIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.CLKIOB</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg-5"><a class="header" href="#bel-bufg-5">Bel BUFG</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel BUFG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.BUFG</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:GCLK</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-28"><a class="header" href="#bel-wires-28">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:GCLK</td><td>BUFG.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.O</td><td>IO_W0.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.T</td><td>IO_W0.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.IK</td><td>IO_W0.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB0.OK</td><td>IO_W0.OK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.O</td><td>IO_W1.O</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.T</td><td>IO_W1.T</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.IK</td><td>IO_W1.IK</td></tr>
<tr><td>TCELL0:IMUX.LIOB1.OK</td><td>IO_W1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.BUFG</td><td>BUFG.I</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB0.I</td><td>IO_W0.I</td></tr>
<tr><td>TCELL0:OUT.LIOB0.Q</td><td>IO_W0.Q</td></tr>
<tr><td>TCELL0:OUT.LIOB1.I</td><td>IO_W1.I</td></tr>
<tr><td>TCELL0:OUT.LIOB1.Q</td><td>IO_W1.Q</td></tr>
<tr><td>TCELL0:OUT.CLKIOB</td><td>CLKIOB.I</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-28"><a class="header" href="#bitstream-28">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TLS.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="29">Frame</th></tr>
<tr>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.13.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.12.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.10.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.9.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.8.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.7.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.6.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.5.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.4.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.3.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.2.9">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.1.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.0.9">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.13.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.12.8">
<a href="#tile-xc3000-CLB.TLS.0-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.11.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.10.8">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.9.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.8.8">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.7.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.6.8">
<a href="#tile-xc3000-CLB.TLS.0-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.5.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.4.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.3.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td>-</td>
<td title="0.1.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.0.8">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:INV.IOCLK.L0">~INT:INV.IOCLK.L0</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TLS.0-MISC:INPUT">MISC:INPUT[0]</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[0]</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:INV.IOCLK.T1">~INT:INV.IOCLK.T1</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td>-</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[3]</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">~INT:BUF.LONG.IO.L0.0.LONG.IO.T0</a>
</td>
<td title="0.13.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">~INT:BUF.LONG.IO.T0.0.LONG.IO.L0</a>
</td>
<td>-</td>
<td title="0.11.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</a>
</td>
<td title="0.10.7">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:READBACK_I">~IO_W0:READBACK_I</a>
</td>
<td>-</td>
<td title="0.8.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">~INT:BUF.LONG.IO.L1.0.LONG.IO.T1</a>
</td>
<td>-</td>
<td title="0.6.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">~INT:BUF.LONG.IO.T1.0.LONG.IO.L1</a>
</td>
<td>-</td>
<td title="0.4.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.2.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td>-</td>
<td title="0.0.7">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[3]</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:SLEW">IO_W0:SLEW[0]</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[1]</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[6]</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[4]</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[1]</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.13.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[2]</a>
</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[7]</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">~INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</a>
</td>
<td>-</td>
<td title="0.0.6">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
</tr>
<tr><td>5</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:INV.O">~IO_W0:INV.O</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:MUX.O">IO_W0:MUX.O[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[5]</a>
</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.13.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:READBACK_IFF">~IO_W0:READBACK_IFF</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</a>
</td>
<td title="0.10.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td title="0.2.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TLS.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TLS.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.13.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">~INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</a>
</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">~INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">~INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</a>
</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK[0]</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[1]</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TLS.0-IO_W0:INV.T">IO_W0:INV.T</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[0]</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.H1.0.LONG.IO.L0">~INT:BUF.LONG.H1.0.LONG.IO.L0</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">~INT:PASS.SINGLE.V.L0.0.LONG.H1</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">~INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">~INT:PASS.SINGLE.V.L2.0.LONG.H0</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:READBACK_I">~IO_W1:READBACK_I</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td>-</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK[0]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T[2]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[3]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L0.0.LONG.H1">~INT:BUF.LONG.IO.L0.0.LONG.H1</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK[0]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:SLEW">IO_W1:SLEW[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[1]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:INV.T">IO_W1:INV.T</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.H0.0.LONG.IO.L1">~INT:BUF.LONG.H0.0.LONG.IO.L1</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L1.0.LONG.H0">~INT:BUF.LONG.IO.L1.0.LONG.H0</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:READBACK_IFF">~IO_W1:READBACK_IFF</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[3]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:MUX.O">IO_W1:MUX.O[0]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[2]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TLS.0-IO_W1:INV.O">~IO_W1:INV.O</a>
</td>
<td title="0.25.0">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[0]</a>
</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[2]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O[4]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.13.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.12.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.8.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.7.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.3.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.0.0">
<a href="#tile-xc3000-CLB.TLS.0-CLB:G">~CLB:G[10]</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.11.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.10.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0">INT:BIPASS.SINGLE.H.T0.SINGLE.V.L0</th>
<th>0.11.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1">INT:BIPASS.SINGLE.H.T1.SINGLE.V.L1</th>
<th>0.11.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V.L2</th>
<th>0.3.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3">INT:BIPASS.SINGLE.H.T3.SINGLE.V.L3</th>
<th>0.2.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4">INT:BIPASS.SINGLE.H.T4.SINGLE.V.L4</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.4.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.H0.0.LONG.IO.L1">INT:BUF.LONG.H0.0.LONG.IO.L1</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.H1.0.LONG.IO.L0">INT:BUF.LONG.H1.0.LONG.IO.L0</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L0.0.LONG.H1">INT:BUF.LONG.IO.L0.0.LONG.H1</th>
<th>0.23.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L0.0.LONG.IO.T0">INT:BUF.LONG.IO.L0.0.LONG.IO.T0</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L1.0.LONG.H0">INT:BUF.LONG.IO.L1.0.LONG.H0</th>
<th>0.23.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.L1.0.LONG.IO.T1">INT:BUF.LONG.IO.L1.0.LONG.IO.T1</th>
<th>0.8.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T0.0.LONG.IO.L0">INT:BUF.LONG.IO.T0.0.LONG.IO.L0</th>
<th>0.13.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.4.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.LONG.IO.L1">INT:BUF.LONG.IO.T1.0.LONG.IO.L1</th>
<th>0.6.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.8.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.17.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.5.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.8.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</th>
<th>0.0.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</th>
<th>0.1.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:INV.IOCLK.L0">INT:INV.IOCLK.L0</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:INV.IOCLK.T1">INT:INV.IOCLK.T1</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.3.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.9.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.2.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB0.I</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.LONG.H1">INT:PASS.SINGLE.V.L0.0.LONG.H1</th>
<th>0.21.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L0.0.OUT.LIOB0.I</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L0.0.OUT.LIOB1.Q</th>
<th>0.21.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L1.0.OUT.LIOB0.Q</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L1.0.OUT.LIOB1.I</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L2.0.LONG.H0">INT:PASS.SINGLE.V.L2.0.LONG.H0</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L2.0.OUT.LIOB0.I</th>
<th>0.4.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I">INT:PASS.SINGLE.V.L3.0.OUT.LIOB0.I</th>
<th>0.4.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q">INT:PASS.SINGLE.V.L3.0.OUT.LIOB1.Q</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q">INT:PASS.SINGLE.V.L4.0.OUT.LIOB0.Q</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I">INT:PASS.SINGLE.V.L4.0.OUT.LIOB1.I</th>
<th>0.2.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.19.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.14.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.6.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.10.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:INV.O">IO_W0:INV.O</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:READBACK_I">IO_W0:READBACK_I</th>
<th>0.10.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:READBACK_IFF">IO_W0:READBACK_IFF</th>
<th>0.12.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:INV.O">IO_W1:INV.O</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:READBACK_I">IO_W1:READBACK_I</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:READBACK_IFF">IO_W1:READBACK_IFF</th>
<th>0.22.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:F">CLB:F</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:G">CLB:G</th>
<th>0.6.0</th>
<th>0.7.0</th>
<th>0.5.0</th>
<th>0.4.0</th>
<th>0.1.0</th>
<th>0.0.0</th>
<th>0.2.0</th>
<th>0.3.0</th>
<th>0.7.1</th>
<th>0.6.1</th>
<th>0.4.1</th>
<th>0.5.1</th>
<th>0.0.1</th>
<th>0.1.1</th>
<th>0.3.1</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:INV.K">CLB:INV.K</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.12.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.12.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.9.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.8.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:IFF_LATCH">IO_W0:IFF_LATCH</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:INV.T">IO_W0:INV.T</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:IFF_LATCH">IO_W1:IFF_LATCH</th>
<th>0.25.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:INV.T">IO_W1:INV.T</th>
<th>0.25.1</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MODE">CLB:MODE</th>
<th>0.10.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.11.2</th>
<th>0.12.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.9.2</th>
<th>0.10.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.12.0</th>
<th>0.12.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.9.0</th>
<th>0.9.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.13.2</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.8.2</th>
<th>0.8.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.13.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.8.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.5.3</th>
<th>0.2.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.BUFG">INT:MUX.IMUX.BUFG</th>
<th>0.12.6</th>
<th>0.21.6</th>
<th>0.21.5</th>
<th>0.19.6</th>
<th>0.21.7</th>
<th>0.13.6</th>
<th>0.16.6</th>
<th>0.25.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLKIOB</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.14.2</th>
<th>0.16.2</th>
<th>0.15.2</th>
<th>0.14.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.19.2</th>
<th>0.17.2</th>
<th>0.20.3</th>
<th>0.17.3</th>
<th>0.18.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.LIOB0.I</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.4.2</th>
<th>0.6.3</th>
<th>0.7.2</th>
<th>0.6.2</th>
<th>0.5.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.W</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.0.2</th>
<th>0.1.3</th>
<th>0.0.3</th>
<th>0.1.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.7.4</th>
<th>0.10.4</th>
<th>0.11.4</th>
<th>0.7.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.21.2</th>
<th>0.20.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.14.4</th>
<th>0.15.5</th>
<th>0.15.4</th>
<th>0.15.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.12.4</th>
<th>0.13.4</th>
<th>0.16.5</th>
<th>0.16.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.3.2</th>
<th>0.2.2</th>
</tr>
</thead>
<tbody>
<tr><td>2.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.25.7</th>
<th>0.15.6</th>
<th>0.18.7</th>
<th>0.18.6</th>
<th>0.20.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.23.7</th>
<th>0.14.6</th>
<th>0.20.9</th>
<th>0.17.6</th>
<th>0.20.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.L3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.IK">INT:MUX.IMUX.LIOB0.IK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.IK">INT:MUX.IMUX.LIOB1.IK</th>
<th>0.27.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.O">INT:MUX.IMUX.LIOB0.O</th>
<th>0.27.6</th>
<th>0.24.6</th>
<th>0.25.6</th>
<th>0.26.7</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.OK">INT:MUX.IMUX.LIOB0.OK</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.OK">INT:MUX.IMUX.LIOB1.OK</th>
<th>0.28.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.L1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.L0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB0.T">INT:MUX.IMUX.LIOB0.T</th>
<th>0.26.2</th>
<th>0.25.3</th>
<th>0.23.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L3</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.O">INT:MUX.IMUX.LIOB1.O</th>
<th>0.22.0</th>
<th>0.24.2</th>
<th>0.23.0</th>
<th>0.22.2</th>
<th>0.25.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2.SINGLE.H1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>2.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.LIOB1.T">INT:MUX.IMUX.LIOB1.T</th>
<th>0.27.0</th>
<th>0.26.1</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.L1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.10.5</th>
<th>0.13.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.20.5</th>
<th>0.17.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.L1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.L4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.14.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.7.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.21.9</th>
<th>0.19.8</th>
<th>0.21.8</th>
<th>0.20.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.5.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.13.9</th>
<th>0.13.8</th>
<th>0.11.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.0.9</th>
<th>0.0.8</th>
<th>0.1.9</th>
<th>0.3.8</th>
<th>0.1.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.LONG.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.V1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.10.9</th>
<th>0.9.8</th>
<th>0.7.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.3.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:MUX.O">IO_W0:MUX.O</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:MUX.O">IO_W1:MUX.O</th>
<th>0.28.0</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.15.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.6.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W0:SLEW">IO_W0:SLEW</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TLS.0-IO_W1:SLEW">IO_W1:SLEW</th>
<th>0.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TLS.0-MISC:INPUT">MISC:INPUT</th>
<th>0.27.7</th>
</tr>
</thead>
<tbody>
<tr><td>CMOS</td>
<td>0</td>
</tr>
<tr><td>TTL</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtr0"><a class="header" href="#tile-clbtr0">Tile CLB.TR.0</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-29"><a class="header" href="#switchbox-int-29">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T2.STUB</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T4</td><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-29"><a class="header" href="#bel-clb-29">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-29"><a class="header" href="#bel-tbuf0-29">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-29"><a class="header" href="#bel-tbuf1-29">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-6"><a class="header" href="#bel-tbuf0_e-6">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-6"><a class="header" href="#bel-tbuf1_e-6">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-17"><a class="header" href="#bel-pullup_tbuf0-17">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-17"><a class="header" href="#bel-pullup_tbuf1-17">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-6"><a class="header" href="#bel-io_e0-6">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-6"><a class="header" href="#bel-io_e1-6">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-10"><a class="header" href="#bel-io_n0-10">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-10"><a class="header" href="#bel-io_n1-10">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-29"><a class="header" href="#bel-wires-29">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-29"><a class="header" href="#bitstream-29">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.0 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.34.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.33.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.32.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.31.9">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TR.0-MISC:POR">~MISC:POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.31.8">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.TR.0-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TR.0-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
<td>-</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">~INT:BUF.LONG.IO.R0.0.LONG.IO.T0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">~INT:BUF.LONG.IO.T0.0.LONG.IO.R0</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TR.0-INT:INV.IOCLK.T0">~INT:INV.IOCLK.T0</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TR.0-INT:INV.IOCLK.R1">~INT:INV.IOCLK.R1</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td>-</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td>-</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td>-</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TR.0-MISC:TAC">~MISC:TAC</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">~INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">~INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</a>
</td>
<td>-</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">~INT:BUF.LONG.IO.T1.0.LONG.IO.R1</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">~INT:BUF.LONG.IO.R1.0.LONG.IO.T1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TR.0-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TR.0-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TR.0-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TR.0-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TR.0-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TR.0-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2.STUB</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T2.STUB</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.H.T3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.STUB.SINGLE.V3</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">INT:BUF.LONG.IO.R0.0.LONG.IO.T0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">INT:BUF.LONG.IO.R1.0.LONG.IO.T1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">INT:BUF.LONG.IO.T0.0.LONG.IO.R0</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">INT:BUF.LONG.IO.T1.0.LONG.IO.R1</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB">INT:BUF.SINGLE.H.T2.0.SINGLE.H.T2.STUB</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2">INT:BUF.SINGLE.H.T2.STUB.0.SINGLE.H.T2</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:INV.IOCLK.R1">INT:INV.IOCLK.R1</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:INV.IOCLK.T0">INT:INV.IOCLK.T0</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.33.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-MISC:POR">MISC:POR</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-MISC:TAC">MISC:TAC</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.22.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.9.6</th>
<th>0.4.6</th>
<th>0.7.6</th>
<th>0.5.5</th>
<th>0.7.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.2.6</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.6.6</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.0.4</th>
<th>0.1.5</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.21.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.33.8</th>
<th>0.34.9</th>
<th>0.35.8</th>
<th>0.35.9</th>
<th>0.34.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.19.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.27.9</th>
<th>0.27.8</th>
<th>0.25.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.14.9</th>
<th>0.14.8</th>
<th>0.15.9</th>
<th>0.17.8</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.24.9</th>
<th>0.23.8</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.32.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.17.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.0-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.20.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtr1"><a class="header" href="#tile-clbtr1">Tile CLB.TR.1</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-30"><a class="header" href="#switchbox-int-30">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T4.STUB</td><td>TCELL0_SINGLE.H.T4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-30"><a class="header" href="#bel-clb-30">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-30"><a class="header" href="#bel-tbuf0-30">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-30"><a class="header" href="#bel-tbuf1-30">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-7"><a class="header" href="#bel-tbuf0_e-7">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-7"><a class="header" href="#bel-tbuf1_e-7">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-18"><a class="header" href="#bel-pullup_tbuf0-18">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-18"><a class="header" href="#bel-pullup_tbuf1-18">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-7"><a class="header" href="#bel-io_e0-7">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-7"><a class="header" href="#bel-io_e1-7">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-11"><a class="header" href="#bel-io_n0-11">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-11"><a class="header" href="#bel-io_n1-11">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-30"><a class="header" href="#bel-wires-30">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-30"><a class="header" href="#bitstream-30">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.34.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.33.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.32.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.31.9">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TR.1-MISC:POR">~MISC:POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.31.8">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.TR.1-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TR.1-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">~INT:BUF.LONG.IO.R0.0.LONG.IO.T0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">~INT:BUF.LONG.IO.T0.0.LONG.IO.R0</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TR.1-INT:INV.IOCLK.T0">~INT:INV.IOCLK.T0</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TR.1-INT:INV.IOCLK.R1">~INT:INV.IOCLK.R1</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td>-</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td>-</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td>-</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TR.1-MISC:TAC">~MISC:TAC</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">~INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">~INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">~INT:BUF.LONG.IO.T1.0.LONG.IO.R1</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">~INT:BUF.LONG.IO.R1.0.LONG.IO.T1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TR.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TR.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TR.1-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TR.1-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TR.1-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TR.1-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">INT:BUF.LONG.IO.R0.0.LONG.IO.T0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">INT:BUF.LONG.IO.R1.0.LONG.IO.T1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">INT:BUF.LONG.IO.T0.0.LONG.IO.R0</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">INT:BUF.LONG.IO.T1.0.LONG.IO.R1</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:INV.IOCLK.R1">INT:INV.IOCLK.R1</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:INV.IOCLK.T0">INT:INV.IOCLK.T0</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.33.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-MISC:POR">MISC:POR</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-MISC:TAC">MISC:TAC</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.22.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.9.6</th>
<th>0.4.6</th>
<th>0.7.6</th>
<th>0.5.5</th>
<th>0.7.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.2.6</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.6.6</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.0.4</th>
<th>0.1.5</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.21.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.33.8</th>
<th>0.34.9</th>
<th>0.35.8</th>
<th>0.35.9</th>
<th>0.34.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.19.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.27.9</th>
<th>0.27.8</th>
<th>0.25.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.14.9</th>
<th>0.14.8</th>
<th>0.15.9</th>
<th>0.17.8</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.24.9</th>
<th>0.23.8</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.32.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.17.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.1-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.20.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtr2"><a class="header" href="#tile-clbtr2">Tile CLB.TR.2</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-31"><a class="header" href="#switchbox-int-31">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="4">TCELL0_SINGLE.H.T0</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.H.T0.STUB</td><td>TCELL0_SINGLE.H.T0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T4</td><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-31"><a class="header" href="#bel-clb-31">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-31"><a class="header" href="#bel-tbuf0-31">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-31"><a class="header" href="#bel-tbuf1-31">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-8"><a class="header" href="#bel-tbuf0_e-8">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-8"><a class="header" href="#bel-tbuf1_e-8">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-19"><a class="header" href="#bel-pullup_tbuf0-19">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-19"><a class="header" href="#bel-pullup_tbuf1-19">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-8"><a class="header" href="#bel-io_e0-8">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-8"><a class="header" href="#bel-io_e1-8">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-12"><a class="header" href="#bel-io_n0-12">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-12"><a class="header" href="#bel-io_n1-12">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-31"><a class="header" href="#bel-wires-31">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-31"><a class="header" href="#bitstream-31">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TR.2 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.34.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.33.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.32.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.31.9">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TR.2-MISC:POR">~MISC:POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td title="0.31.8">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.GCLK.V.0.GCLK">~INT:BUF.GCLK.V.0.GCLK</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.TR.2-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TR.2-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</a>
</td>
<td>-</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">~INT:BUF.LONG.IO.R0.0.LONG.IO.T0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">~INT:BUF.LONG.IO.T0.0.LONG.IO.R0</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TR.2-INT:INV.IOCLK.T0">~INT:INV.IOCLK.T0</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TR.2-INT:INV.IOCLK.R1">~INT:INV.IOCLK.R1</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td>-</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td>-</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td>-</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TR.2-MISC:TAC">~MISC:TAC</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.32.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">~INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</a>
</td>
<td title="0.31.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">~INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</a>
</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">~INT:BUF.LONG.IO.T1.0.LONG.IO.R1</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">~INT:BUF.LONG.IO.R1.0.LONG.IO.T1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TR.2-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TR.2-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TR.2-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TR.2-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TR.2-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TR.2-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T0.STUB</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.H.T1.E</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V0</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.STUB.SINGLE.V4</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T4.SINGLE.H.T4.E</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BIPASS.SINGLE.H.T4.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.GCLK.V.0.GCLK">INT:BUF.GCLK.V.0.GCLK</th>
<th>0.31.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">INT:BUF.LONG.IO.R0.0.LONG.IO.T0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">INT:BUF.LONG.IO.R1.0.LONG.IO.T1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">INT:BUF.LONG.IO.T0.0.LONG.IO.R0</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">INT:BUF.LONG.IO.T1.0.LONG.IO.R1</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB">INT:BUF.SINGLE.H.T0.0.SINGLE.H.T0.STUB</th>
<th>0.32.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0">INT:BUF.SINGLE.H.T0.STUB.0.SINGLE.H.T0</th>
<th>0.31.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:INV.IOCLK.R1">INT:INV.IOCLK.R1</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:INV.IOCLK.T0">INT:INV.IOCLK.T0</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.33.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-MISC:POR">MISC:POR</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-MISC:TAC">MISC:TAC</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.22.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.9.6</th>
<th>0.4.6</th>
<th>0.7.6</th>
<th>0.5.5</th>
<th>0.7.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.2.6</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.6.6</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.0.4</th>
<th>0.1.5</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.21.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.33.8</th>
<th>0.34.9</th>
<th>0.35.8</th>
<th>0.35.9</th>
<th>0.34.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.19.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.27.9</th>
<th>0.27.8</th>
<th>0.25.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.14.9</th>
<th>0.14.8</th>
<th>0.15.9</th>
<th>0.17.8</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.24.9</th>
<th>0.23.8</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.32.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.17.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TR.2-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.20.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-clbtrs1"><a class="header" href="#tile-clbtrs1">Tile CLB.TRS.1</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-int-32"><a class="header" href="#switchbox-int-32">Switchbox INT</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 switchbox INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="8">TCELL0_SINGLE.H.T0</td><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T0.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T1</td><td>TCELL0_LONG.V0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T1.E</td><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.H.T2</td><td>TCELL0_LONG.V1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T2.E</td><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="10">TCELL0_SINGLE.H.T3</td><td>TCELL0_ACLK.V</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.H.T3.E</td><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4</td><td>TCELL0_SINGLE.H.T4.STUB</td><td>buffer</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="3">TCELL0_SINGLE.H.T4.E</td><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.H.T4.STUB</td><td>TCELL0_SINGLE.H.T4</td><td>buffer</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="9">TCELL0_SINGLE.V0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V1</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="6">TCELL0_SINGLE.V2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="8">TCELL0_SINGLE.V3</td><td>TCELL0_LONG.IO.T1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.Q.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="7">TCELL0_SINGLE.V4</td><td>TCELL0_OUT.CLB.Y.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.TIOB1.I.E</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.E</td><td>bidirectional pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4.STUB</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R0</td><td>TCELL0_LONG.H1</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R1</td><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R2</td><td>TCELL0_LONG.H0</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="4">TCELL0_SINGLE.V.R3</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="5">TCELL0_SINGLE.V.R4</td><td>TCELL0_OUT.CLB.X</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.Q</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_OUT.RIOB1.I</td><td>pass transistor</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T0</td><td>bidirectional pass transistor</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H0</td><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_LONG.H1</td><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="3">TCELL0_LONG.IO.T0</td><td>TCELL0_SINGLE.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>buffer</td>
</tr>
<tr><td rowspan="4">TCELL0_LONG.IO.T1</td><td>TCELL0_SINGLE.V3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V0</td><td>TCELL0_SINGLE.H.T1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.V1</td><td>TCELL0_SINGLE.H.T2</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R0</td><td>TCELL0_LONG.H1</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_LONG.IO.R1</td><td>TCELL0_LONG.H0</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="1">TCELL0_GCLK.V</td><td>TCELL0_GCLK</td><td>fixed buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_ACLK.V</td><td>TCELL0_SINGLE.H.T3</td><td>buffer</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.T0</td><td>TCELL0_ACLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK0</td><td>buffer</td>
</tr>
<tr><td rowspan="2">TCELL0_IOCLK.R1</td><td>TCELL0_GCLK</td><td>buffer</td>
</tr>
<tr><td>TCELL0_IMUX.IOCLK1</td><td>buffer</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.A</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.TIOB0.I</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.B</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X.E</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.CLB.C</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.RIOB0.I</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H4</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.CLB.D</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td>TCELL1_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.E</td><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.DI</td><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.EC</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.RD</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H2</td><td>mux</td>
</tr>
<tr><td>TCELL1_LONG.H1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.CLB.K</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.TIOB0.O</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_ACLK.V</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB0.T</td><td>TCELL0_SINGLE.H.T1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB0.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="6">TCELL0_IMUX.TIOB1.O</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_GCLK</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.TIOB1.T</td><td>TCELL0_SINGLE.H.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.IK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TIOB1.OK</td><td>TCELL0_IOCLK.T0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.T1</td><td>mux</td>
</tr>
<tr><td rowspan="5">TCELL0_IMUX.RIOB0.O</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H1</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.Y</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB0.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB0.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="8">TCELL0_IMUX.RIOB1.O</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.H0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_OUT.CLB.X</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H1</td><td>mux</td>
</tr>
<tr><td>TCELL1_SINGLE.H3</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.RIOB1.T</td><td>TCELL0_SINGLE.V.R2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.IK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.RIOB1.OK</td><td>TCELL0_IOCLK.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_IOCLK.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF0.I</td><td>TCELL0_SINGLE.V3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF0.T</td><td>TCELL0_SINGLE.V0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF1.I</td><td>TCELL0_SINGLE.V1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF1.T</td><td>TCELL0_SINGLE.V4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.V0</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF2.I</td><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF2.T</td><td>TCELL0_SINGLE.V.R0</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="1">TCELL0_IMUX.TBUF3.I</td><td>TCELL0_SINGLE.V.R1</td><td>mux</td>
</tr>
<tr><td rowspan="2">TCELL0_IMUX.TBUF3.T</td><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK0</td><td>TCELL0_SINGLE.H.T2</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R4</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
<tr><td rowspan="4">TCELL0_IMUX.IOCLK1</td><td>TCELL0_SINGLE.H.T3</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.H.T4</td><td>mux</td>
</tr>
<tr><td>TCELL0_SINGLE.V.R3</td><td>mux</td>
</tr>
<tr><td>TCELL0_LONG.IO.R1</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h3 id="bel-clb-32"><a class="header" href="#bel-clb-32">Bel CLB</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel CLB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>A</td><td>input</td><td>TCELL0:IMUX.CLB.A</td></tr>
<tr><td>B</td><td>input</td><td>TCELL0:IMUX.CLB.B</td></tr>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLB.C</td></tr>
<tr><td>D</td><td>input</td><td>TCELL0:IMUX.CLB.D</td></tr>
<tr><td>DI</td><td>input</td><td>TCELL0:IMUX.CLB.DI</td></tr>
<tr><td>E</td><td>input</td><td>TCELL0:IMUX.CLB.E</td></tr>
<tr><td>EC</td><td>input</td><td>TCELL0:IMUX.CLB.EC</td></tr>
<tr><td>K</td><td>input</td><td>TCELL0:IMUX.CLB.K</td></tr>
<tr><td>RD</td><td>input</td><td>TCELL0:IMUX.CLB.RD</td></tr>
<tr><td>X</td><td>output</td><td>TCELL0:OUT.CLB.X</td></tr>
<tr><td>Y</td><td>output</td><td>TCELL0:OUT.CLB.Y</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0-32"><a class="header" href="#bel-tbuf0-32">Bel TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF0.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1-32"><a class="header" href="#bel-tbuf1-32">Bel TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF1.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf0_e-9"><a class="header" href="#bel-tbuf0_e-9">Bel TBUF0_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel TBUF0_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF2.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF2.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-tbuf1_e-9"><a class="header" href="#bel-tbuf1_e-9">Bel TBUF1_E</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel TBUF1_E</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>input</td><td>TCELL0:IMUX.TBUF3.I</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TBUF3.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf0-20"><a class="header" href="#bel-pullup_tbuf0-20">Bel PULLUP_TBUF0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel PULLUP_TBUF0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pullup_tbuf1-20"><a class="header" href="#bel-pullup_tbuf1-20">Bel PULLUP_TBUF1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel PULLUP_TBUF1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>O</td><td>output</td><td>TCELL0:LONG.H1</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e0-9"><a class="header" href="#bel-io_e0-9">Bel IO_E0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel IO_E0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_e1-9"><a class="header" href="#bel-io_e1-9">Bel IO_E1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel IO_E1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.RIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.RIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.RIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.RIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.RIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.RIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n0-13"><a class="header" href="#bel-io_n0-13">Bel IO_N0</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel IO_N0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB0.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB0.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB0.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB0.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB0.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB0.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-io_n1-13"><a class="header" href="#bel-io_n1-13">Bel IO_N1</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel IO_N1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>TCELL0:OUT.TIOB1.I</td></tr>
<tr><td>IK</td><td>input</td><td>TCELL0:IMUX.TIOB1.IK</td></tr>
<tr><td>O</td><td>input</td><td>TCELL0:IMUX.TIOB1.O</td></tr>
<tr><td>OK</td><td>input</td><td>TCELL0:IMUX.TIOB1.OK</td></tr>
<tr><td>Q</td><td>output</td><td>TCELL0:OUT.TIOB1.Q</td></tr>
<tr><td>T</td><td>input</td><td>TCELL0:IMUX.TIOB1.T</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-32"><a class="header" href="#bel-wires-32">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:LONG.H0</td><td>TBUF0.O, TBUF0_E.O, PULLUP_TBUF0.O</td></tr>
<tr><td>TCELL0:LONG.H1</td><td>TBUF1.O, TBUF1_E.O, PULLUP_TBUF1.O</td></tr>
<tr><td>TCELL0:IMUX.CLB.A</td><td>CLB.A</td></tr>
<tr><td>TCELL0:IMUX.CLB.B</td><td>CLB.B</td></tr>
<tr><td>TCELL0:IMUX.CLB.C</td><td>CLB.C</td></tr>
<tr><td>TCELL0:IMUX.CLB.D</td><td>CLB.D</td></tr>
<tr><td>TCELL0:IMUX.CLB.E</td><td>CLB.E</td></tr>
<tr><td>TCELL0:IMUX.CLB.DI</td><td>CLB.DI</td></tr>
<tr><td>TCELL0:IMUX.CLB.EC</td><td>CLB.EC</td></tr>
<tr><td>TCELL0:IMUX.CLB.RD</td><td>CLB.RD</td></tr>
<tr><td>TCELL0:IMUX.CLB.K</td><td>CLB.K</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.O</td><td>IO_N0.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.T</td><td>IO_N0.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.IK</td><td>IO_N0.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB0.OK</td><td>IO_N0.OK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.O</td><td>IO_N1.O</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.T</td><td>IO_N1.T</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.IK</td><td>IO_N1.IK</td></tr>
<tr><td>TCELL0:IMUX.TIOB1.OK</td><td>IO_N1.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.O</td><td>IO_E0.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.T</td><td>IO_E0.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.IK</td><td>IO_E0.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB0.OK</td><td>IO_E0.OK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.O</td><td>IO_E1.O</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.T</td><td>IO_E1.T</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.IK</td><td>IO_E1.IK</td></tr>
<tr><td>TCELL0:IMUX.RIOB1.OK</td><td>IO_E1.OK</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.I</td><td>TBUF0.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF0.T</td><td>TBUF0.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.I</td><td>TBUF1.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF1.T</td><td>TBUF1.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.I</td><td>TBUF0_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF2.T</td><td>TBUF0_E.T</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.I</td><td>TBUF1_E.I</td></tr>
<tr><td>TCELL0:IMUX.TBUF3.T</td><td>TBUF1_E.T</td></tr>
<tr><td>TCELL0:OUT.CLB.X</td><td>CLB.X</td></tr>
<tr><td>TCELL0:OUT.CLB.Y</td><td>CLB.Y</td></tr>
<tr><td>TCELL0:OUT.TIOB0.I</td><td>IO_N0.I</td></tr>
<tr><td>TCELL0:OUT.TIOB0.Q</td><td>IO_N0.Q</td></tr>
<tr><td>TCELL0:OUT.TIOB1.I</td><td>IO_N1.I</td></tr>
<tr><td>TCELL0:OUT.TIOB1.Q</td><td>IO_N1.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB0.I</td><td>IO_E0.I</td></tr>
<tr><td>TCELL0:OUT.RIOB0.Q</td><td>IO_E0.Q</td></tr>
<tr><td>TCELL0:OUT.RIOB1.I</td><td>IO_E1.I</td></tr>
<tr><td>TCELL0:OUT.RIOB1.Q</td><td>IO_E1.Q</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-32"><a class="header" href="#bitstream-32">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>xc3000 CLB.TRS.1 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>
<tr>
<th>35</th>
<th>34</th>
<th>33</th>
<th>32</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr><td>9</td>
<td title="0.35.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[1]</a>
</td>
<td title="0.34.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[3]</a>
</td>
<td title="0.33.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:INV.O">~IO_N0:INV.O</a>
</td>
<td title="0.32.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:MUX.O">IO_N0:MUX.O[0]</a>
</td>
<td title="0.31.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V0.0.LONG.IO.T0">~INT:BUF.LONG.V0.0.LONG.IO.T0</a>
</td>
<td title="0.30.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK[0]</a>
</td>
<td title="0.29.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:SLEW">IO_N0:SLEW[0]</a>
</td>
<td title="0.28.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[2]</a>
</td>
<td title="0.26.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</a>
</td>
<td title="0.25.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:READBACK_IFF">~IO_N0:READBACK_IFF</a>
</td>
<td title="0.24.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[2]</a>
</td>
<td title="0.23.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</a>
</td>
<td title="0.22.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.LONG.V1">~INT:BUF.LONG.IO.T1.0.LONG.V1</a>
</td>
<td title="0.21.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK[0]</a>
</td>
<td title="0.20.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:SLEW">IO_N1:SLEW[0]</a>
</td>
<td title="0.19.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK[0]</a>
</td>
<td title="0.18.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.ACLK.V">~INT:BUF.LONG.IO.T1.0.ACLK.V</a>
</td>
<td title="0.17.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:MUX.O">IO_N1:MUX.O[0]</a>
</td>
<td title="0.16.9">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:INV.O">~IO_N1:INV.O</a>
</td>
<td title="0.15.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[2]</a>
</td>
<td title="0.14.9">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.11.9">
<a href="#tile-xc3000-CLB.TRS.1-MISC:POR">~MISC:POR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.35.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[2]</a>
</td>
<td title="0.34.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[0]</a>
</td>
<td title="0.33.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O[4]</a>
</td>
<td title="0.32.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.LONG.V0">~INT:BUF.LONG.IO.T0.0.LONG.V0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.28.8">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:READBACK_I">~IO_N0:READBACK_I</a>
</td>
<td title="0.27.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[1]</a>
</td>
<td title="0.26.8">
<a href="#tile-xc3000-CLB.TRS.1-IO_N0:INV.T">IO_N0:INV.T</a>
</td>
<td title="0.25.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T[0]</a>
</td>
<td title="0.24.8">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:READBACK_IFF">~IO_N1:READBACK_IFF</a>
</td>
<td title="0.23.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[1]</a>
</td>
<td title="0.22.8">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:INV.T">IO_N1:INV.T</a>
</td>
<td title="0.21.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T[0]</a>
</td>
<td title="0.20.8">
<a href="#tile-xc3000-CLB.TRS.1-IO_N1:READBACK_I">~IO_N1:READBACK_I</a>
</td>
<td title="0.19.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V1.0.LONG.IO.T1">~INT:BUF.LONG.V1.0.LONG.IO.T1</a>
</td>
<td title="0.18.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.ACLK.V.0.LONG.IO.T1">~INT:BUF.ACLK.V.0.LONG.IO.T1</a>
</td>
<td title="0.17.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[1]</a>
</td>
<td title="0.16.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</a>
</td>
<td title="0.15.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[0]</a>
</td>
<td title="0.14.8">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td title="0.35.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</a>
</td>
<td title="0.34.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</a>
</td>
<td title="0.33.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.32.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</a>
</td>
<td title="0.31.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.SINGLE.V1</a>
</td>
<td title="0.30.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</a>
</td>
<td title="0.29.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</a>
</td>
<td title="0.27.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">~INT:BUF.LONG.IO.T0.0.SINGLE.V0</a>
</td>
<td title="0.26.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">~INT:PASS.SINGLE.V0.0.LONG.IO.T0</a>
</td>
<td title="0.25.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.24.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">~INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</a>
</td>
<td title="0.23.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</a>
</td>
<td title="0.22.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">~INT:PASS.SINGLE.V3.0.LONG.IO.T1</a>
</td>
<td title="0.21.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</a>
</td>
<td title="0.20.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">~INT:BUF.LONG.IO.T1.0.SINGLE.V3</a>
</td>
<td title="0.19.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.SINGLE.V2</a>
</td>
<td title="0.18.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</a>
</td>
<td title="0.17.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">~INT:PASS.SINGLE.H.T3.0.ACLK.V</a>
</td>
<td title="0.16.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">~INT:BUF.ACLK.V.0.SINGLE.H.T3</a>
</td>
<td title="0.15.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</a>
</td>
<td title="0.14.7">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td title="0.35.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</a>
</td>
<td title="0.34.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">~INT:BIPASS.SINGLE.H.T0.SINGLE.V0</a>
</td>
<td title="0.33.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</a>
</td>
<td title="0.32.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">~INT:BIPASS.SINGLE.H.T1.SINGLE.V1</a>
</td>
<td title="0.31.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</a>
</td>
<td title="0.30.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">~INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</a>
</td>
<td title="0.29.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</a>
</td>
<td title="0.28.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V4</a>
</td>
<td title="0.27.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">~INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</a>
</td>
<td title="0.26.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">~INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</a>
</td>
<td title="0.25.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">~INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</a>
</td>
<td title="0.23.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</a>
</td>
<td title="0.22.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</a>
</td>
<td title="0.21.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V2</a>
</td>
<td title="0.20.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</a>
</td>
<td title="0.19.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</a>
</td>
<td title="0.18.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">~INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</a>
</td>
<td title="0.17.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</a>
</td>
<td title="0.16.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">~INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</a>
</td>
<td title="0.15.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">~INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</a>
</td>
<td title="0.14.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td title="0.12.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">~INT:BUF.LONG.IO.R0.0.LONG.IO.T0</a>
</td>
<td title="0.11.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">~INT:BUF.LONG.IO.T0.0.LONG.IO.R0</a>
</td>
<td title="0.10.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</a>
</td>
<td title="0.9.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[4]</a>
</td>
<td title="0.8.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:INV.IOCLK.T0">~INT:INV.IOCLK.T0</a>
</td>
<td title="0.7.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[2]</a>
</td>
<td title="0.6.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[1]</a>
</td>
<td title="0.5.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[0]</a>
</td>
<td title="0.4.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[3]</a>
</td>
<td title="0.3.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[3]</a>
</td>
<td title="0.2.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[4]</a>
</td>
<td title="0.1.6">
<a href="#tile-xc3000-CLB.TRS.1-INT:INV.IOCLK.R1">~INT:INV.IOCLK.R1</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.35.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">~INT:BIPASS.SINGLE.H.T1.SINGLE.V0</a>
</td>
<td title="0.34.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.31.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T[0]</a>
</td>
<td title="0.30.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[1]</a>
</td>
<td title="0.29.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[2]</a>
</td>
<td title="0.28.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">~INT:PASS.SINGLE.H.T1.0.LONG.V0</a>
</td>
<td title="0.27.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[0]</a>
</td>
<td title="0.26.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">~INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</a>
</td>
<td title="0.25.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</a>
</td>
<td title="0.24.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T[1]</a>
</td>
<td title="0.23.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">~INT:PASS.SINGLE.H.T2.0.LONG.V1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.20.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">~INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</a>
</td>
<td title="0.19.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">~INT:BIPASS.SINGLE.H.T2.SINGLE.V3</a>
</td>
<td title="0.18.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">~INT:BIPASS.SINGLE.H.T3.SINGLE.V3</a>
</td>
<td title="0.17.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</a>
</td>
<td title="0.16.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</a>
</td>
<td title="0.15.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</a>
</td>
<td title="0.14.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">~INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</a>
</td>
<td>-</td>
<td title="0.12.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[1]</a>
</td>
<td title="0.11.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T[0]</a>
</td>
<td>-</td>
<td title="0.9.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">~INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</a>
</td>
<td title="0.8.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">~INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</a>
</td>
<td title="0.7.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[0]</a>
</td>
<td title="0.6.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">~INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</a>
</td>
<td title="0.5.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0[1]</a>
</td>
<td title="0.4.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">~INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</a>
</td>
<td title="0.3.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1[2]</a>
</td>
<td>-</td>
<td title="0.1.5">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[2]</a>
</td>
<td title="0.0.5">
<a href="#tile-xc3000-CLB.TRS.1-MISC:TAC">~MISC:TAC</a>
</td>
</tr>
<tr><td>4</td>
<td title="0.35.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.30.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[0]</a>
</td>
<td title="0.29.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[1]</a>
</td>
<td title="0.28.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[3]</a>
</td>
<td title="0.27.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[2]</a>
</td>
<td title="0.26.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K[3]</a>
</td>
<td title="0.25.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[1]</a>
</td>
<td title="0.24.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.21.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[3]</a>
</td>
<td>-</td>
<td title="0.19.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">~INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.16.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</a>
</td>
<td title="0.15.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">~INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</a>
</td>
<td title="0.14.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">~INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</a>
</td>
<td>-</td>
<td title="0.12.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R0.0.LONG.H1">~INT:BUF.LONG.IO.R0.0.LONG.H1</a>
</td>
<td title="0.11.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.H1.0.LONG.IO.R0">~INT:BUF.LONG.H1.0.LONG.IO.R0</a>
</td>
<td title="0.10.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">~INT:BUF.LONG.IO.T1.0.LONG.IO.R1</a>
</td>
<td title="0.9.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">~INT:BUF.LONG.IO.R1.0.LONG.IO.T1</a>
</td>
<td title="0.8.4">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:READBACK_IFF">~IO_E0:READBACK_IFF</a>
</td>
<td title="0.7.4">
<a href="#tile-xc3000-CLB.TRS.1-PULLUP_TBUF1:ENABLE">~PULLUP_TBUF1:ENABLE</a>
</td>
<td title="0.6.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">~INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.2.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[1]</a>
</td>
<td title="0.1.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[0]</a>
</td>
<td title="0.0.4">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O[3]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.35.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.LONG.H1">~INT:PASS.SINGLE.V0.0.LONG.H1</a>
</td>
<td title="0.34.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[2]</a>
</td>
<td title="0.33.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.X">CLB:MUX.X[1]</a>
</td>
<td title="0.32.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</a>
</td>
<td title="0.31.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[1]</a>
</td>
<td title="0.30.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.X">CLB:MUX.X[0]</a>
</td>
<td title="0.29.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC[0]</a>
</td>
<td title="0.28.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[0]</a>
</td>
<td title="0.27.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">~INT:BUF.LONG.V0.0.SINGLE.H.T1</a>
</td>
<td title="0.26.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:EC_ENABLE">~CLB:EC_ENABLE</a>
</td>
<td title="0.25.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V2.0.LONG.H0">~INT:PASS.SINGLE.V2.0.LONG.H0</a>
</td>
<td title="0.24.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:INV.K">CLB:INV.K</a>
</td>
<td title="0.23.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</a>
</td>
<td title="0.22.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">~INT:BUF.LONG.V1.0.SINGLE.H.T2</a>
</td>
<td title="0.21.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI[0]</a>
</td>
<td title="0.20.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[3]</a>
</td>
<td title="0.19.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.Y">CLB:MUX.Y[1]</a>
</td>
<td title="0.18.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:RD_ENABLE">~CLB:RD_ENABLE</a>
</td>
<td title="0.17.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">~INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</a>
</td>
<td title="0.16.3">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.Y">CLB:MUX.Y[0]</a>
</td>
<td title="0.15.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[2]</a>
</td>
<td title="0.14.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[1]</a>
</td>
<td title="0.13.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</a>
</td>
<td title="0.12.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</a>
</td>
<td title="0.11.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">~INT:PASS.SINGLE.V.R0.0.LONG.H1</a>
</td>
<td title="0.10.3">
<a href="#tile-xc3000-CLB.TRS.1-PULLUP_TBUF0:ENABLE">~PULLUP_TBUF0:ENABLE</a>
</td>
<td title="0.9.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</a>
</td>
<td title="0.8.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[1]</a>
</td>
<td title="0.7.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</a>
</td>
<td title="0.6.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</a>
</td>
<td title="0.5.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</a>
</td>
<td title="0.4.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</a>
</td>
<td title="0.3.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">~INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</a>
</td>
<td title="0.2.3">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK[0]</a>
</td>
<td title="0.1.3">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:MUX.O">IO_E0:MUX.O[0]</a>
</td>
<td title="0.0.3">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:INV.O">~IO_E0:INV.O</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.35.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[1]</a>
</td>
<td title="0.34.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E[0]</a>
</td>
<td title="0.33.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[4]</a>
</td>
<td title="0.32.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[0]</a>
</td>
<td title="0.31.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B[3]</a>
</td>
<td title="0.30.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[2]</a>
</td>
<td title="0.29.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[1]</a>
</td>
<td title="0.28.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A[3]</a>
</td>
<td title="0.27.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.F3">CLB:MUX.F3[1]</a>
</td>
<td title="0.26.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.DX">CLB:MUX.DX[0]</a>
</td>
<td title="0.25.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.DX">CLB:MUX.DX[1]</a>
</td>
<td title="0.24.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.DY">CLB:MUX.DY[0]</a>
</td>
<td title="0.23.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.DY">CLB:MUX.DY[1]</a>
</td>
<td title="0.22.2">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.G3">CLB:MUX.G3[1]</a>
</td>
<td title="0.21.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[2]</a>
</td>
<td title="0.20.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[1]</a>
</td>
<td title="0.19.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[0]</a>
</td>
<td title="0.18.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C[4]</a>
</td>
<td title="0.17.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[1]</a>
</td>
<td title="0.16.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD[0]</a>
</td>
<td title="0.15.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[0]</a>
</td>
<td title="0.14.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D[3]</a>
</td>
<td title="0.13.2">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:READBACK_I">~IO_E0:READBACK_I</a>
</td>
<td title="0.12.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R1.0.LONG.H0">~INT:BUF.LONG.IO.R1.0.LONG.H0</a>
</td>
<td title="0.11.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[0]</a>
</td>
<td title="0.10.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T[1]</a>
</td>
<td title="0.9.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</a>
</td>
<td title="0.8.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[2]</a>
</td>
<td title="0.7.2">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:INV.T">IO_E0:INV.T</a>
</td>
<td title="0.6.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T[0]</a>
</td>
<td title="0.5.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">~INT:PASS.SINGLE.V.R2.0.LONG.H0</a>
</td>
<td title="0.4.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</a>
</td>
<td title="0.3.2">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</a>
</td>
<td title="0.2.2">
<a href="#tile-xc3000-CLB.TRS.1-IO_E0:SLEW">IO_E0:SLEW[0]</a>
</td>
<td title="0.1.2">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK[0]</a>
</td>
<td title="0.0.2">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.35.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[3]</a>
</td>
<td title="0.34.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[2]</a>
</td>
<td title="0.33.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[0]</a>
</td>
<td title="0.32.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[1]</a>
</td>
<td title="0.31.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[5]</a>
</td>
<td title="0.30.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[4]</a>
</td>
<td title="0.29.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[6]</a>
</td>
<td title="0.28.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[7]</a>
</td>
<td title="0.27.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.F3">CLB:MUX.F3[0]</a>
</td>
<td title="0.26.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.F2">CLB:MUX.F2[0]</a>
</td>
<td title="0.25.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:READBACK_QX">~CLB:READBACK_QX</a>
</td>
<td title="0.24.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:READBACK_QY">~CLB:READBACK_QY</a>
</td>
<td title="0.23.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.G2">CLB:MUX.G2[0]</a>
</td>
<td title="0.22.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.G3">CLB:MUX.G3[0]</a>
</td>
<td title="0.21.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[7]</a>
</td>
<td title="0.20.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[6]</a>
</td>
<td title="0.19.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[4]</a>
</td>
<td title="0.18.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[5]</a>
</td>
<td title="0.17.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[1]</a>
</td>
<td title="0.16.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[0]</a>
</td>
<td title="0.15.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[2]</a>
</td>
<td title="0.14.1">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[3]</a>
</td>
<td title="0.13.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:BUF.LONG.H0.0.LONG.IO.R1">~INT:BUF.LONG.H0.0.LONG.IO.R1</a>
</td>
<td title="0.12.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[1]</a>
</td>
<td title="0.11.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[2]</a>
</td>
<td title="0.10.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T[0]</a>
</td>
<td title="0.9.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</a>
</td>
<td title="0.8.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[4]</a>
</td>
<td title="0.7.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</a>
</td>
<td title="0.6.1">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:READBACK_IFF">~IO_E1:READBACK_IFF</a>
</td>
<td title="0.5.1">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:READBACK_I">~IO_E1:READBACK_I</a>
</td>
<td title="0.4.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">~INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</a>
</td>
<td title="0.3.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">~INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</a>
</td>
<td title="0.2.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK[0]</a>
</td>
<td title="0.1.1">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:SLEW">IO_E1:SLEW[0]</a>
</td>
<td title="0.0.1">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK[0]</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.35.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[10]</a>
</td>
<td title="0.34.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[11]</a>
</td>
<td title="0.33.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[9]</a>
</td>
<td title="0.32.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[8]</a>
</td>
<td title="0.31.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[12]</a>
</td>
<td title="0.30.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[13]</a>
</td>
<td title="0.29.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[15]</a>
</td>
<td title="0.28.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:F">~CLB:F[14]</a>
</td>
<td title="0.27.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.F4">CLB:MUX.F4[0]</a>
</td>
<td title="0.26.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.F2">CLB:MUX.F2[1]</a>
</td>
<td>-</td>
<td title="0.24.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MODE">CLB:MODE[0]</a>
</td>
<td title="0.23.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.G2">CLB:MUX.G2[1]</a>
</td>
<td title="0.22.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:MUX.G4">CLB:MUX.G4[0]</a>
</td>
<td title="0.21.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[14]</a>
</td>
<td title="0.20.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[15]</a>
</td>
<td title="0.19.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[13]</a>
</td>
<td title="0.18.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[12]</a>
</td>
<td title="0.17.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[8]</a>
</td>
<td title="0.16.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[9]</a>
</td>
<td title="0.15.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[11]</a>
</td>
<td title="0.14.0">
<a href="#tile-xc3000-CLB.TRS.1-CLB:G">~CLB:G[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.10.0">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:INV.T">IO_E1:INV.T</a>
</td>
<td title="0.9.0">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.6.0">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[1]</a>
</td>
<td title="0.5.0">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[2]</a>
</td>
<td title="0.4.0">
<a href="#tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O[3]</a>
</td>
<td>-</td>
<td title="0.2.0">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:MUX.O">IO_E1:MUX.O[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-xc3000-CLB.TRS.1-IO_E1:INV.O">~IO_E1:INV.O</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:EC_ENABLE">CLB:EC_ENABLE</th>
<th>0.26.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:RD_ENABLE">CLB:RD_ENABLE</th>
<th>0.18.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:READBACK_QX">CLB:READBACK_QX</th>
<th>0.25.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:READBACK_QY">CLB:READBACK_QY</th>
<th>0.24.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.H.T1</th>
<th>0.31.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V0</th>
<th>0.32.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V1</th>
<th>0.30.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.E.SINGLE.V4</th>
<th>0.27.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T0.E</th>
<th>0.30.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T0.SINGLE.H.T1.E</th>
<th>0.35.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4">INT:BIPASS.SINGLE.H.T0.SINGLE.V.R4</th>
<th>0.6.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V0">INT:BIPASS.SINGLE.H.T0.SINGLE.V0</th>
<th>0.34.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V1">INT:BIPASS.SINGLE.H.T0.SINGLE.V1</th>
<th>0.31.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T0.SINGLE.V4">INT:BIPASS.SINGLE.H.T0.SINGLE.V4</th>
<th>0.28.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2">INT:BIPASS.SINGLE.H.T1.E.SINGLE.H.T2</th>
<th>0.26.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V0</th>
<th>0.35.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.E.SINGLE.V1</th>
<th>0.34.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T1.E</th>
<th>0.33.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T1.SINGLE.H.T2.E</th>
<th>0.26.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3">INT:BIPASS.SINGLE.H.T1.SINGLE.V.R3</th>
<th>0.4.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V0">INT:BIPASS.SINGLE.H.T1.SINGLE.V0</th>
<th>0.35.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T1.SINGLE.V1">INT:BIPASS.SINGLE.H.T1.SINGLE.V1</th>
<th>0.32.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.H.T3</th>
<th>0.18.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V2</th>
<th>0.21.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.E.SINGLE.V3</th>
<th>0.22.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T2.E</th>
<th>0.23.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T2.SINGLE.H.T3.E</th>
<th>0.19.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2">INT:BIPASS.SINGLE.H.T2.SINGLE.V.R2</th>
<th>0.5.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V2">INT:BIPASS.SINGLE.H.T2.SINGLE.V2</th>
<th>0.21.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T2.SINGLE.V3">INT:BIPASS.SINGLE.H.T2.SINGLE.V3</th>
<th>0.19.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T3.E.SINGLE.H.T4.STUB</th>
<th>0.14.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V2</th>
<th>0.20.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.E.SINGLE.V3</th>
<th>0.20.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T3.E</th>
<th>0.18.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E">INT:BIPASS.SINGLE.H.T3.SINGLE.H.T4.E</th>
<th>0.16.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1">INT:BIPASS.SINGLE.H.T3.SINGLE.V.R1</th>
<th>0.9.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V2">INT:BIPASS.SINGLE.H.T3.SINGLE.V2</th>
<th>0.19.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T3.SINGLE.V3">INT:BIPASS.SINGLE.H.T3.SINGLE.V3</th>
<th>0.18.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB">INT:BIPASS.SINGLE.H.T4.E.SINGLE.H.T4.STUB</th>
<th>0.14.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.E.SINGLE.V4</th>
<th>0.15.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0">INT:BIPASS.SINGLE.H.T4.SINGLE.V.R0</th>
<th>0.8.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4">INT:BIPASS.SINGLE.H.T4.STUB.SINGLE.V4</th>
<th>0.15.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.ACLK.V.0.LONG.IO.T1">INT:BUF.ACLK.V.0.LONG.IO.T1</th>
<th>0.18.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.ACLK.V.0.SINGLE.H.T3">INT:BUF.ACLK.V.0.SINGLE.H.T3</th>
<th>0.16.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.H0.0.LONG.IO.R1">INT:BUF.LONG.H0.0.LONG.IO.R1</th>
<th>0.13.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.H1.0.LONG.IO.R0">INT:BUF.LONG.H1.0.LONG.IO.R0</th>
<th>0.11.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R0.0.LONG.H1">INT:BUF.LONG.IO.R0.0.LONG.H1</th>
<th>0.12.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R0.0.LONG.IO.T0">INT:BUF.LONG.IO.R0.0.LONG.IO.T0</th>
<th>0.12.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R1.0.LONG.H0">INT:BUF.LONG.IO.R1.0.LONG.H0</th>
<th>0.12.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.R1.0.LONG.IO.T1">INT:BUF.LONG.IO.R1.0.LONG.IO.T1</th>
<th>0.9.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.LONG.IO.R0">INT:BUF.LONG.IO.T0.0.LONG.IO.R0</th>
<th>0.11.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.LONG.V0">INT:BUF.LONG.IO.T0.0.LONG.V0</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T0.0.SINGLE.V0">INT:BUF.LONG.IO.T0.0.SINGLE.V0</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.ACLK.V">INT:BUF.LONG.IO.T1.0.ACLK.V</th>
<th>0.18.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.LONG.IO.R1">INT:BUF.LONG.IO.T1.0.LONG.IO.R1</th>
<th>0.10.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.LONG.V1">INT:BUF.LONG.IO.T1.0.LONG.V1</th>
<th>0.22.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.IO.T1.0.SINGLE.V3">INT:BUF.LONG.IO.T1.0.SINGLE.V3</th>
<th>0.20.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V0.0.LONG.IO.T0">INT:BUF.LONG.V0.0.LONG.IO.T0</th>
<th>0.31.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V0.0.SINGLE.H.T1">INT:BUF.LONG.V0.0.SINGLE.H.T1</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V1.0.LONG.IO.T1">INT:BUF.LONG.V1.0.LONG.IO.T1</th>
<th>0.19.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.LONG.V1.0.SINGLE.H.T2">INT:BUF.LONG.V1.0.SINGLE.H.T2</th>
<th>0.22.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB">INT:BUF.SINGLE.H.T4.0.SINGLE.H.T4.STUB</th>
<th>0.14.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4">INT:BUF.SINGLE.H.T4.STUB.0.SINGLE.H.T4</th>
<th>0.15.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:INV.IOCLK.R1">INT:INV.IOCLK.R1</th>
<th>0.1.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:INV.IOCLK.T0">INT:INV.IOCLK.T0</th>
<th>0.8.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T0.0.OUT.TIOB0.Q</th>
<th>0.14.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T0.0.OUT.TIOB1.I</th>
<th>0.15.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.LONG.V0">INT:PASS.SINGLE.H.T1.0.LONG.V0</th>
<th>0.28.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T1.0.OUT.TIOB0.I</th>
<th>0.29.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T1.0.OUT.TIOB1.Q</th>
<th>0.28.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.LONG.V1">INT:PASS.SINGLE.H.T2.0.LONG.V1</th>
<th>0.23.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q">INT:PASS.SINGLE.H.T2.0.OUT.TIOB0.Q</th>
<th>0.17.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T2.0.OUT.TIOB1.I</th>
<th>0.16.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.ACLK.V">INT:PASS.SINGLE.H.T3.0.ACLK.V</th>
<th>0.17.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E">INT:PASS.SINGLE.H.T3.0.OUT.CLB.Y.E</th>
<th>0.17.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I">INT:PASS.SINGLE.H.T3.0.OUT.TIOB0.I</th>
<th>0.16.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q">INT:PASS.SINGLE.H.T3.0.OUT.TIOB1.Q</th>
<th>0.17.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I">INT:PASS.SINGLE.H.T4.0.OUT.TIOB1.I</th>
<th>0.10.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.LONG.H1">INT:PASS.SINGLE.V.R0.0.LONG.H1</th>
<th>0.11.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.CLB.X">INT:PASS.SINGLE.V.R0.0.OUT.CLB.X</th>
<th>0.13.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R0.0.OUT.RIOB0.I</th>
<th>0.12.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R0.0.OUT.RIOB1.Q</th>
<th>0.9.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R1.0.OUT.CLB.Y</th>
<th>0.9.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R1.0.OUT.RIOB0.Q</th>
<th>0.9.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R1.0.OUT.RIOB1.I</th>
<th>0.7.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.LONG.H0">INT:PASS.SINGLE.V.R2.0.LONG.H0</th>
<th>0.5.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R2.0.OUT.CLB.Y</th>
<th>0.7.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R2.0.OUT.RIOB0.I</th>
<th>0.6.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.CLB.X">INT:PASS.SINGLE.V.R3.0.OUT.CLB.X</th>
<th>0.5.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I">INT:PASS.SINGLE.V.R3.0.OUT.RIOB0.I</th>
<th>0.6.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q">INT:PASS.SINGLE.V.R3.0.OUT.RIOB1.Q</th>
<th>0.4.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.X">INT:PASS.SINGLE.V.R4.0.OUT.CLB.X</th>
<th>0.4.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y">INT:PASS.SINGLE.V.R4.0.OUT.CLB.Y</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q">INT:PASS.SINGLE.V.R4.0.OUT.RIOB0.Q</th>
<th>0.4.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I">INT:PASS.SINGLE.V.R4.0.OUT.RIOB1.I</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.LONG.H1">INT:PASS.SINGLE.V0.0.LONG.H1</th>
<th>0.35.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.LONG.IO.T0">INT:PASS.SINGLE.V0.0.LONG.IO.T0</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.CLB.X.E">INT:PASS.SINGLE.V0.0.OUT.CLB.X.E</th>
<th>0.35.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB0.I">INT:PASS.SINGLE.V0.0.OUT.TIOB0.I</th>
<th>0.29.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V0.0.OUT.TIOB1.Q.E</th>
<th>0.33.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V1.0.OUT.CLB.Y.E</th>
<th>0.32.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V1.0.OUT.TIOB0.Q</th>
<th>0.25.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V1.0.OUT.TIOB1.I.E</th>
<th>0.25.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V2.0.LONG.H0">INT:PASS.SINGLE.V2.0.LONG.H0</th>
<th>0.25.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V2.0.OUT.CLB.Y.E</th>
<th>0.23.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.LONG.IO.T1">INT:PASS.SINGLE.V3.0.LONG.IO.T1</th>
<th>0.22.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.CLB.X.E">INT:PASS.SINGLE.V3.0.OUT.CLB.X.E</th>
<th>0.19.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB0.I">INT:PASS.SINGLE.V3.0.OUT.TIOB0.I</th>
<th>0.23.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E">INT:PASS.SINGLE.V3.0.OUT.TIOB1.Q.E</th>
<th>0.24.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E">INT:PASS.SINGLE.V4.0.OUT.CLB.Y.E</th>
<th>0.16.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q">INT:PASS.SINGLE.V4.0.OUT.TIOB0.Q</th>
<th>0.25.6</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E">INT:PASS.SINGLE.V4.0.OUT.TIOB1.I.E</th>
<th>0.24.7</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:INV.O">IO_E0:INV.O</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:READBACK_I">IO_E0:READBACK_I</th>
<th>0.13.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:READBACK_IFF">IO_E0:READBACK_IFF</th>
<th>0.8.4</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:INV.O">IO_E1:INV.O</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:READBACK_I">IO_E1:READBACK_I</th>
<th>0.5.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:READBACK_IFF">IO_E1:READBACK_IFF</th>
<th>0.6.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:INV.O">IO_N0:INV.O</th>
<th>0.33.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:READBACK_I">IO_N0:READBACK_I</th>
<th>0.28.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:READBACK_IFF">IO_N0:READBACK_IFF</th>
<th>0.25.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:INV.O">IO_N1:INV.O</th>
<th>0.16.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:READBACK_I">IO_N1:READBACK_I</th>
<th>0.20.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:READBACK_IFF">IO_N1:READBACK_IFF</th>
<th>0.24.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-MISC:POR">MISC:POR</th>
<th>0.11.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-MISC:TAC">MISC:TAC</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-PULLUP_TBUF0:ENABLE">PULLUP_TBUF0:ENABLE</th>
<th>0.10.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-PULLUP_TBUF1:ENABLE">PULLUP_TBUF1:ENABLE</th>
<th>0.7.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:F">CLB:F</th>
<th>0.29.0</th>
<th>0.28.0</th>
<th>0.30.0</th>
<th>0.31.0</th>
<th>0.34.0</th>
<th>0.35.0</th>
<th>0.33.0</th>
<th>0.32.0</th>
<th>0.28.1</th>
<th>0.29.1</th>
<th>0.31.1</th>
<th>0.30.1</th>
<th>0.35.1</th>
<th>0.34.1</th>
<th>0.32.1</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:G">CLB:G</th>
<th>0.20.0</th>
<th>0.21.0</th>
<th>0.19.0</th>
<th>0.18.0</th>
<th>0.15.0</th>
<th>0.14.0</th>
<th>0.16.0</th>
<th>0.17.0</th>
<th>0.21.1</th>
<th>0.20.1</th>
<th>0.18.1</th>
<th>0.19.1</th>
<th>0.14.1</th>
<th>0.15.1</th>
<th>0.17.1</th>
<th>0.16.1</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[15]</td>
<td>~[14]</td>
<td>~[13]</td>
<td>~[12]</td>
<td>~[11]</td>
<td>~[10]</td>
<td>~[9]</td>
<td>~[8]</td>
<td>~[7]</td>
<td>~[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:INV.K">CLB:INV.K</th>
<th>0.24.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:IFF_LATCH">IO_E0:IFF_LATCH</th>
<th>0.3.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:INV.T">IO_E0:INV.T</th>
<th>0.7.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:IFF_LATCH">IO_E1:IFF_LATCH</th>
<th>0.0.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:INV.T">IO_E1:INV.T</th>
<th>0.10.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:IFF_LATCH">IO_N0:IFF_LATCH</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:INV.T">IO_N0:INV.T</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:IFF_LATCH">IO_N1:IFF_LATCH</th>
<th>0.23.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:INV.T">IO_N1:INV.T</th>
<th>0.22.8</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MODE">CLB:MODE</th>
<th>0.24.0</th>
</tr>
</thead>
<tbody>
<tr><td>FG</td>
<td>0</td>
</tr>
<tr><td>FGM</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.DX">CLB:MUX.DX</th>
<th>0.25.2</th>
<th>0.26.2</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>F</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.DY">CLB:MUX.DY</th>
<th>0.23.2</th>
<th>0.24.2</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DI</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>G</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.F2">CLB:MUX.F2</th>
<th>0.26.0</th>
<th>0.26.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.G2">CLB:MUX.G2</th>
<th>0.23.0</th>
<th>0.23.1</th>
</tr>
</thead>
<tbody>
<tr><td>B</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.F3">CLB:MUX.F3</th>
<th>0.27.2</th>
<th>0.27.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.G3">CLB:MUX.G3</th>
<th>0.22.2</th>
<th>0.22.1</th>
</tr>
</thead>
<tbody>
<tr><td>C</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.F4">CLB:MUX.F4</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.G4">CLB:MUX.G4</th>
<th>0.22.0</th>
</tr>
</thead>
<tbody>
<tr><td>D</td>
<td>0</td>
</tr>
<tr><td>E</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.X">CLB:MUX.X</th>
<th>0.33.3</th>
<th>0.30.3</th>
</tr>
</thead>
<tbody>
<tr><td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QX</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-CLB:MUX.Y">CLB:MUX.Y</th>
<th>0.19.3</th>
<th>0.16.3</th>
</tr>
</thead>
<tbody>
<tr><td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>QY</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.A">INT:MUX.IMUX.CLB.A</th>
<th>0.28.2</th>
<th>0.30.2</th>
<th>0.29.2</th>
<th>0.28.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.TIOB0.I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.B">INT:MUX.IMUX.CLB.B</th>
<th>0.33.2</th>
<th>0.31.2</th>
<th>0.34.3</th>
<th>0.31.3</th>
<th>0.32.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X.E</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.C">INT:MUX.IMUX.CLB.C</th>
<th>0.18.2</th>
<th>0.20.3</th>
<th>0.21.2</th>
<th>0.20.2</th>
<th>0.19.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.SINGLE.H0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.RIOB0.I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.D">INT:MUX.IMUX.CLB.D</th>
<th>0.14.2</th>
<th>0.15.3</th>
<th>0.14.3</th>
<th>0.15.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.OUT.CLB.Y</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.DI">INT:MUX.IMUX.CLB.DI</th>
<th>0.21.4</th>
<th>0.24.4</th>
<th>0.25.4</th>
<th>0.21.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.E">INT:MUX.IMUX.CLB.E</th>
<th>0.35.2</th>
<th>0.34.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.EC">INT:MUX.IMUX.CLB.EC</th>
<th>0.28.4</th>
<th>0.29.5</th>
<th>0.29.4</th>
<th>0.29.3</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.K">INT:MUX.IMUX.CLB.K</th>
<th>0.26.4</th>
<th>0.27.4</th>
<th>0.30.5</th>
<th>0.30.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.GCLK.V</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.CLB.RD">INT:MUX.IMUX.CLB.RD</th>
<th>0.17.2</th>
<th>0.16.2</th>
</tr>
</thead>
<tbody>
<tr><td>1.LONG.H1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK0">INT:MUX.IMUX.IOCLK0</th>
<th>0.9.6</th>
<th>0.4.6</th>
<th>0.7.6</th>
<th>0.5.5</th>
<th>0.7.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>ACLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.IOCLK1">INT:MUX.IMUX.IOCLK1</th>
<th>0.2.6</th>
<th>0.3.6</th>
<th>0.3.5</th>
<th>0.6.6</th>
<th>0.5.6</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>GCLK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.IK">INT:MUX.IMUX.RIOB0.IK</th>
<th>0.1.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.IK">INT:MUX.IMUX.RIOB1.IK</th>
<th>0.0.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.O">INT:MUX.IMUX.RIOB0.O</th>
<th>0.0.4</th>
<th>0.1.5</th>
<th>0.2.4</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.H1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.OK">INT:MUX.IMUX.RIOB0.OK</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.OK">INT:MUX.IMUX.RIOB1.OK</th>
<th>0.2.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.R1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.R0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB0.T">INT:MUX.IMUX.RIOB0.T</th>
<th>0.8.2</th>
<th>0.8.3</th>
<th>0.6.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.O">INT:MUX.IMUX.RIOB1.O</th>
<th>0.8.1</th>
<th>0.4.0</th>
<th>0.5.0</th>
<th>0.6.0</th>
<th>0.9.0</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.H0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.R0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1.SINGLE.H3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>1.SINGLE.H1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.RIOB1.T">INT:MUX.IMUX.RIOB1.T</th>
<th>0.11.1</th>
<th>0.12.1</th>
<th>0.10.1</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF0.T">INT:MUX.IMUX.TBUF0.T</th>
<th>0.24.5</th>
<th>0.27.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF1.T">INT:MUX.IMUX.TBUF1.T</th>
<th>0.34.5</th>
<th>0.31.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF2.T">INT:MUX.IMUX.TBUF2.T</th>
<th>0.10.2</th>
<th>0.11.2</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.V.R0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TBUF3.T">INT:MUX.IMUX.TBUF3.T</th>
<th>0.12.5</th>
<th>0.11.5</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.R1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V.R4</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.IK">INT:MUX.IMUX.TIOB0.IK</th>
<th>0.28.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.IK">INT:MUX.IMUX.TIOB1.IK</th>
<th>0.21.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T0</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.O">INT:MUX.IMUX.TIOB0.O</th>
<th>0.33.8</th>
<th>0.34.9</th>
<th>0.35.8</th>
<th>0.35.9</th>
<th>0.34.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.V0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.ACLK.V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.V4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.V0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.OK">INT:MUX.IMUX.TIOB0.OK</th>
<th>0.30.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.OK">INT:MUX.IMUX.TIOB1.OK</th>
<th>0.19.9</th>
</tr>
</thead>
<tbody>
<tr><td>0.IOCLK.T1</td>
<td>0</td>
</tr>
<tr><td>0.IOCLK.T0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB0.T">INT:MUX.IMUX.TIOB0.T</th>
<th>0.27.9</th>
<th>0.27.8</th>
<th>0.25.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.O">INT:MUX.IMUX.TIOB1.O</th>
<th>0.14.9</th>
<th>0.14.8</th>
<th>0.15.9</th>
<th>0.17.8</th>
<th>0.15.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.SINGLE.H.T0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.OUT.CLB.Y</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>0.GCLK</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-INT:MUX.IMUX.TIOB1.T">INT:MUX.IMUX.TIOB1.T</th>
<th>0.24.9</th>
<th>0.23.8</th>
<th>0.21.8</th>
</tr>
</thead>
<tbody>
<tr><td>0.LONG.IO.T1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>GND</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T2</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>0.LONG.IO.T0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VCC</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>0.SINGLE.H.T0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:MUX.O">IO_E0:MUX.O</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:MUX.O">IO_E1:MUX.O</th>
<th>0.2.0</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:MUX.O">IO_N0:MUX.O</th>
<th>0.32.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:MUX.O">IO_N1:MUX.O</th>
<th>0.17.9</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
</tr>
<tr><td>O</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E0:SLEW">IO_E0:SLEW</th>
<th>0.2.2</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_E1:SLEW">IO_E1:SLEW</th>
<th>0.1.1</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N0:SLEW">IO_N0:SLEW</th>
<th>0.29.9</th>
</tr>
<tr><th id="tile-xc3000-CLB.TRS.1-IO_N1:SLEW">IO_N1:SLEW</th>
<th>0.20.9</th>
</tr>
</thead>
<tbody>
<tr><td>SLOW</td>
<td>0</td>
</tr>
<tr><td>FAST</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../xc3000/xc3000/interconnect.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../xc3000/xc3000/splitter.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../xc3000/xc3000/interconnect.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../xc3000/xc3000/splitter.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
