
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a48  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000864  20400000  00404a48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00005f4c  20400864  004052ac  00020864  2**2
                  ALLOC
  3 .stack        00002000  204067b0  0040b1f8  00020864  2**0
                  ALLOC
  4 .heap         00000200  204087b0  0040d1f8  00020864  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020864  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020892  2**0
                  CONTENTS, READONLY
  7 .debug_info   000186bb  00000000  00000000  000208eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f1e  00000000  00000000  00038fa6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008588  00000000  00000000  0003bec4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e60  00000000  00000000  0004444c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000da0  00000000  00000000  000452ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00020361  00000000  00000000  0004604c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dcc1  00000000  00000000  000663ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008cb9c  00000000  00000000  0007406e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004690  00000000  00000000  00100c0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 87 40 20 29 29 40 00 d9 29 40 00 d9 29 40 00     ..@ ))@..)@..)@.
  400010:	d9 29 40 00 d9 29 40 00 d9 29 40 00 00 00 00 00     .)@..)@..)@.....
	...
  40002c:	d9 29 40 00 d9 29 40 00 00 00 00 00 d9 29 40 00     .)@..)@......)@.
  40003c:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  40004c:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  40005c:	d9 29 40 00 d9 29 40 00 00 00 00 00 9d 21 40 00     .)@..)@......!@.
  40006c:	b5 21 40 00 cd 21 40 00 d9 29 40 00 d9 29 40 00     .!@..!@..)@..)@.
  40007c:	d9 29 40 00 e5 21 40 00 fd 21 40 00 d9 29 40 00     .)@..!@..!@..)@.
  40008c:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  40009c:	d5 09 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     ..@..)@..)@..)@.
  4000ac:	d9 29 40 00 d9 29 40 00 91 1f 40 00 d9 29 40 00     .)@..)@...@..)@.
  4000bc:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  4000cc:	d9 29 40 00 00 00 00 00 d9 29 40 00 00 00 00 00     .)@......)@.....
  4000dc:	d9 29 40 00 a9 1f 40 00 d9 29 40 00 d9 29 40 00     .)@...@..)@..)@.
  4000ec:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  4000fc:	d9 29 40 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .)@..)@..)@..)@.
  40010c:	d9 29 40 00 d9 29 40 00 00 00 00 00 00 00 00 00     .)@..)@.........
  40011c:	00 00 00 00 d9 29 40 00 d9 29 40 00 d9 29 40 00     .....)@..)@..)@.
  40012c:	d9 29 40 00 d9 29 40 00 00 00 00 00 d9 29 40 00     .)@..)@......)@.
  40013c:	d9 29 40 00                                         .)@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400864 	.word	0x20400864
  40015c:	00000000 	.word	0x00000000
  400160:	00404a48 	.word	0x00404a48

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404a48 	.word	0x00404a48
  4001a0:	20400868 	.word	0x20400868
  4001a4:	00404a48 	.word	0x00404a48
  4001a8:	00000000 	.word	0x00000000

004001ac <dacc_reset>:
 * \brief Reset DACC.
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2201      	movs	r2, #1
  4001b8:	601a      	str	r2, [r3, #0]
}
  4001ba:	bf00      	nop
  4001bc:	370c      	adds	r7, #12
  4001be:	46bd      	mov	sp, r7
  4001c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c4:	4770      	bx	lr

004001c6 <dacc_get_interrupt_status>:
 * \param p_dacc Pointer to a DACC instance. 
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
  4001c6:	b480      	push	{r7}
  4001c8:	b083      	sub	sp, #12
  4001ca:	af00      	add	r7, sp, #0
  4001cc:	6078      	str	r0, [r7, #4]
	return p_dacc->DACC_ISR;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4001d2:	4618      	mov	r0, r3
  4001d4:	370c      	adds	r7, #12
  4001d6:	46bd      	mov	sp, r7
  4001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001dc:	4770      	bx	lr

004001de <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
  4001de:	b480      	push	{r7}
  4001e0:	b085      	sub	sp, #20
  4001e2:	af00      	add	r7, sp, #0
  4001e4:	60f8      	str	r0, [r7, #12]
  4001e6:	60b9      	str	r1, [r7, #8]
  4001e8:	607a      	str	r2, [r7, #4]
	p_dacc->DACC_CDR[channel] = ul_data;
  4001ea:	68fa      	ldr	r2, [r7, #12]
  4001ec:	687b      	ldr	r3, [r7, #4]
  4001ee:	3306      	adds	r3, #6
  4001f0:	009b      	lsls	r3, r3, #2
  4001f2:	4413      	add	r3, r2
  4001f4:	68ba      	ldr	r2, [r7, #8]
  4001f6:	605a      	str	r2, [r3, #4]
}
  4001f8:	bf00      	nop
  4001fa:	3714      	adds	r7, #20
  4001fc:	46bd      	mov	sp, r7
  4001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400202:	4770      	bx	lr

00400204 <dacc_enable_channel>:
 * \param ul_channel The output channel to enable.
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
  400204:	b480      	push	{r7}
  400206:	b083      	sub	sp, #12
  400208:	af00      	add	r7, sp, #0
  40020a:	6078      	str	r0, [r7, #4]
  40020c:	6039      	str	r1, [r7, #0]
	if (ul_channel > MAX_CH_NB)
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	2b01      	cmp	r3, #1
  400212:	d901      	bls.n	400218 <dacc_enable_channel+0x14>
		return DACC_RC_INVALID_PARAM;
  400214:	2301      	movs	r3, #1
  400216:	e005      	b.n	400224 <dacc_enable_channel+0x20>

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400218:	2201      	movs	r2, #1
  40021a:	683b      	ldr	r3, [r7, #0]
  40021c:	409a      	lsls	r2, r3
  40021e:	687b      	ldr	r3, [r7, #4]
  400220:	611a      	str	r2, [r3, #16]
	return DACC_RC_OK;
  400222:	2300      	movs	r3, #0
}
  400224:	4618      	mov	r0, r3
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr

00400230 <ppbuf_insert_active>:

#include <string.h>
#include "PingPong.h"


int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  400230:	b580      	push	{r7, lr}
  400232:	b088      	sub	sp, #32
  400234:	af00      	add	r7, sp, #0
  400236:	60f8      	str	r0, [r7, #12]
  400238:	60b9      	str	r1, [r7, #8]
  40023a:	607a      	str	r2, [r7, #4]
	int ret = 0;
  40023c:	2300      	movs	r3, #0
  40023e:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400240:	68fb      	ldr	r3, [r7, #12]
  400242:	2b00      	cmp	r3, #0
  400244:	d005      	beq.n	400252 <ppbuf_insert_active+0x22>
  400246:	68bb      	ldr	r3, [r7, #8]
  400248:	2b00      	cmp	r3, #0
  40024a:	d002      	beq.n	400252 <ppbuf_insert_active+0x22>
  40024c:	687b      	ldr	r3, [r7, #4]
  40024e:	2b00      	cmp	r3, #0
  400250:	d103      	bne.n	40025a <ppbuf_insert_active+0x2a>
		/* check your parameters */
		ret = -1;
  400252:	f04f 33ff 	mov.w	r3, #4294967295
  400256:	61fb      	str	r3, [r7, #28]
  400258:	e034      	b.n	4002c4 <ppbuf_insert_active+0x94>
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  40025a:	68fb      	ldr	r3, [r7, #12]
  40025c:	689a      	ldr	r2, [r3, #8]
  40025e:	68fb      	ldr	r3, [r7, #12]
  400260:	68db      	ldr	r3, [r3, #12]
  400262:	1ad2      	subs	r2, r2, r3
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	429a      	cmp	r2, r3
  400268:	da03      	bge.n	400272 <ppbuf_insert_active+0x42>
			/* not enough room for new samples */
			ret = -1;
  40026a:	f04f 33ff 	mov.w	r3, #4294967295
  40026e:	61fb      	str	r3, [r7, #28]
  400270:	e028      	b.n	4002c4 <ppbuf_insert_active+0x94>
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  400272:	68fb      	ldr	r3, [r7, #12]
  400274:	791b      	ldrb	r3, [r3, #4]
  400276:	461a      	mov	r2, r3
  400278:	68fb      	ldr	r3, [r7, #12]
  40027a:	689b      	ldr	r3, [r3, #8]
  40027c:	fb03 f202 	mul.w	r2, r3, r2
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	68db      	ldr	r3, [r3, #12]
  400284:	4413      	add	r3, r2
  400286:	61bb      	str	r3, [r7, #24]
			ptr = (unsigned char *)p->buffer_data; //uint8_t
  400288:	68fb      	ldr	r3, [r7, #12]
  40028a:	681b      	ldr	r3, [r3, #0]
  40028c:	617b      	str	r3, [r7, #20]

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  40028e:	69bb      	ldr	r3, [r7, #24]
  400290:	697a      	ldr	r2, [r7, #20]
  400292:	4413      	add	r3, r2
  400294:	687a      	ldr	r2, [r7, #4]
  400296:	68b9      	ldr	r1, [r7, #8]
  400298:	4618      	mov	r0, r3
  40029a:	4b0d      	ldr	r3, [pc, #52]	; (4002d0 <ppbuf_insert_active+0xa0>)
  40029c:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  40029e:	68fb      	ldr	r3, [r7, #12]
  4002a0:	68da      	ldr	r2, [r3, #12]
  4002a2:	687b      	ldr	r3, [r7, #4]
  4002a4:	441a      	add	r2, r3
  4002a6:	68fb      	ldr	r3, [r7, #12]
  4002a8:	60da      	str	r2, [r3, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  4002aa:	68fb      	ldr	r3, [r7, #12]
  4002ac:	68da      	ldr	r2, [r3, #12]
  4002ae:	68fb      	ldr	r3, [r7, #12]
  4002b0:	689b      	ldr	r3, [r3, #8]
  4002b2:	429a      	cmp	r2, r3
  4002b4:	bfac      	ite	ge
  4002b6:	2301      	movge	r3, #1
  4002b8:	2300      	movlt	r3, #0
  4002ba:	b2da      	uxtb	r2, r3
  4002bc:	68fb      	ldr	r3, [r7, #12]
  4002be:	751a      	strb	r2, [r3, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  4002c0:	2300      	movs	r3, #0
  4002c2:	61fb      	str	r3, [r7, #28]
		}
	}
	return(ret);
  4002c4:	69fb      	ldr	r3, [r7, #28]
}
  4002c6:	4618      	mov	r0, r3
  4002c8:	3720      	adds	r7, #32
  4002ca:	46bd      	mov	sp, r7
  4002cc:	bd80      	pop	{r7, pc}
  4002ce:	bf00      	nop
  4002d0:	00402d09 	.word	0x00402d09

004002d4 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  4002d4:	b580      	push	{r7, lr}
  4002d6:	b088      	sub	sp, #32
  4002d8:	af00      	add	r7, sp, #0
  4002da:	60f8      	str	r0, [r7, #12]
  4002dc:	60b9      	str	r1, [r7, #8]
  4002de:	607a      	str	r2, [r7, #4]
	int ret = 0;
  4002e0:	2300      	movs	r3, #0
  4002e2:	61fb      	str	r3, [r7, #28]
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4002e4:	68fb      	ldr	r3, [r7, #12]
  4002e6:	2b00      	cmp	r3, #0
  4002e8:	d005      	beq.n	4002f6 <ppbuf_remove_inactive+0x22>
  4002ea:	68bb      	ldr	r3, [r7, #8]
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d002      	beq.n	4002f6 <ppbuf_remove_inactive+0x22>
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	2b00      	cmp	r3, #0
  4002f4:	d103      	bne.n	4002fe <ppbuf_remove_inactive+0x2a>
		/* check your parameters */
		ret = -1;
  4002f6:	f04f 33ff 	mov.w	r3, #4294967295
  4002fa:	61fb      	str	r3, [r7, #28]
  4002fc:	e029      	b.n	400352 <ppbuf_remove_inactive+0x7e>
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	689a      	ldr	r2, [r3, #8]
  400302:	68fb      	ldr	r3, [r7, #12]
  400304:	691b      	ldr	r3, [r3, #16]
  400306:	1ad2      	subs	r2, r2, r3
  400308:	687b      	ldr	r3, [r7, #4]
  40030a:	429a      	cmp	r2, r3
  40030c:	da03      	bge.n	400316 <ppbuf_remove_inactive+0x42>
			/* not enough data in sample buffer */
			ret = -1;
  40030e:	f04f 33ff 	mov.w	r3, #4294967295
  400312:	61fb      	str	r3, [r7, #28]
  400314:	e01d      	b.n	400352 <ppbuf_remove_inactive+0x7e>
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  400316:	68fb      	ldr	r3, [r7, #12]
  400318:	795b      	ldrb	r3, [r3, #5]
  40031a:	461a      	mov	r2, r3
  40031c:	68fb      	ldr	r3, [r7, #12]
  40031e:	689b      	ldr	r3, [r3, #8]
  400320:	fb03 f202 	mul.w	r2, r3, r2
  400324:	68fb      	ldr	r3, [r7, #12]
  400326:	691b      	ldr	r3, [r3, #16]
  400328:	4413      	add	r3, r2
  40032a:	61bb      	str	r3, [r7, #24]
			ptr = (unsigned char *)p->buffer_data;
  40032c:	68fb      	ldr	r3, [r7, #12]
  40032e:	681b      	ldr	r3, [r3, #0]
  400330:	617b      	str	r3, [r7, #20]

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  400332:	69bb      	ldr	r3, [r7, #24]
  400334:	697a      	ldr	r2, [r7, #20]
  400336:	4413      	add	r3, r2
  400338:	687a      	ldr	r2, [r7, #4]
  40033a:	4619      	mov	r1, r3
  40033c:	68b8      	ldr	r0, [r7, #8]
  40033e:	4b07      	ldr	r3, [pc, #28]	; (40035c <ppbuf_remove_inactive+0x88>)
  400340:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  400342:	68fb      	ldr	r3, [r7, #12]
  400344:	691a      	ldr	r2, [r3, #16]
  400346:	687b      	ldr	r3, [r7, #4]
  400348:	441a      	add	r2, r3
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	611a      	str	r2, [r3, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  40034e:	2300      	movs	r3, #0
  400350:	61fb      	str	r3, [r7, #28]
		}
	}
	return(ret);
  400352:	69fb      	ldr	r3, [r7, #28]


}
  400354:	4618      	mov	r0, r3
  400356:	3720      	adds	r7, #32
  400358:	46bd      	mov	sp, r7
  40035a:	bd80      	pop	{r7, pc}
  40035c:	00402d09 	.word	0x00402d09

00400360 <ppbuf_get_full_signal>:

	}
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  400360:	b480      	push	{r7}
  400362:	b085      	sub	sp, #20
  400364:	af00      	add	r7, sp, #0
  400366:	6078      	str	r0, [r7, #4]
  400368:	460b      	mov	r3, r1
  40036a:	70fb      	strb	r3, [r7, #3]
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  40036c:	687b      	ldr	r3, [r7, #4]
  40036e:	2b00      	cmp	r3, #0
  400370:	d005      	beq.n	40037e <ppbuf_get_full_signal+0x1e>
  400372:	687b      	ldr	r3, [r7, #4]
  400374:	7d1b      	ldrb	r3, [r3, #20]
  400376:	2b00      	cmp	r3, #0
  400378:	d001      	beq.n	40037e <ppbuf_get_full_signal+0x1e>
  40037a:	2301      	movs	r3, #1
  40037c:	e000      	b.n	400380 <ppbuf_get_full_signal+0x20>
  40037e:	2300      	movs	r3, #0
  400380:	73fb      	strb	r3, [r7, #15]

	if((consume != false) && (p != NULL) && (ret != false)) {
  400382:	78fb      	ldrb	r3, [r7, #3]
  400384:	2b00      	cmp	r3, #0
  400386:	d026      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
  400388:	687b      	ldr	r3, [r7, #4]
  40038a:	2b00      	cmp	r3, #0
  40038c:	d023      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
  40038e:	7bfb      	ldrb	r3, [r7, #15]
  400390:	2b00      	cmp	r3, #0
  400392:	d020      	beq.n	4003d6 <ppbuf_get_full_signal+0x76>
		p->full_signal = false;
  400394:	687b      	ldr	r3, [r7, #4]
  400396:	2200      	movs	r2, #0
  400398:	751a      	strb	r2, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  40039a:	687b      	ldr	r3, [r7, #4]
  40039c:	791a      	ldrb	r2, [r3, #4]
  40039e:	687b      	ldr	r3, [r7, #4]
  4003a0:	795b      	ldrb	r3, [r3, #5]
  4003a2:	4053      	eors	r3, r2
  4003a4:	b2da      	uxtb	r2, r3
  4003a6:	687b      	ldr	r3, [r7, #4]
  4003a8:	711a      	strb	r2, [r3, #4]
		p->pong = p->pong ^ p->ping;
  4003aa:	687b      	ldr	r3, [r7, #4]
  4003ac:	795a      	ldrb	r2, [r3, #5]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	791b      	ldrb	r3, [r3, #4]
  4003b2:	4053      	eors	r3, r2
  4003b4:	b2da      	uxtb	r2, r3
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	715a      	strb	r2, [r3, #5]
		p->ping = p->ping ^ p->pong;
  4003ba:	687b      	ldr	r3, [r7, #4]
  4003bc:	791a      	ldrb	r2, [r3, #4]
  4003be:	687b      	ldr	r3, [r7, #4]
  4003c0:	795b      	ldrb	r3, [r3, #5]
  4003c2:	4053      	eors	r3, r2
  4003c4:	b2da      	uxtb	r2, r3
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  4003ca:	687b      	ldr	r3, [r7, #4]
  4003cc:	2200      	movs	r2, #0
  4003ce:	611a      	str	r2, [r3, #16]
		p->put_index = 0;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	2200      	movs	r2, #0
  4003d4:	60da      	str	r2, [r3, #12]
	}

	return(ret);
  4003d6:	7bfb      	ldrb	r3, [r7, #15]
}
  4003d8:	4618      	mov	r0, r3
  4003da:	3714      	adds	r7, #20
  4003dc:	46bd      	mov	sp, r7
  4003de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003e2:	4770      	bx	lr

004003e4 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b083      	sub	sp, #12
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	6078      	str	r0, [r7, #4]
  4003ec:	460b      	mov	r3, r1
  4003ee:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4003f0:	bf00      	nop
  4003f2:	370c      	adds	r7, #12
  4003f4:	46bd      	mov	sp, r7
  4003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003fa:	4770      	bx	lr

004003fc <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4003fc:	b480      	push	{r7}
  4003fe:	b085      	sub	sp, #20
  400400:	af00      	add	r7, sp, #0
  400402:	6078      	str	r0, [r7, #4]
  400404:	460b      	mov	r3, r1
  400406:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  400408:	687b      	ldr	r3, [r7, #4]
  40040a:	685b      	ldr	r3, [r3, #4]
  40040c:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  40040e:	78fb      	ldrb	r3, [r7, #3]
  400410:	2bff      	cmp	r3, #255	; 0xff
  400412:	d104      	bne.n	40041e <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40041a:	60fb      	str	r3, [r7, #12]
  40041c:	e007      	b.n	40042e <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  400424:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  400426:	78fb      	ldrb	r3, [r7, #3]
  400428:	68fa      	ldr	r2, [r7, #12]
  40042a:	4313      	orrs	r3, r2
  40042c:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  40042e:	687b      	ldr	r3, [r7, #4]
  400430:	68fa      	ldr	r2, [r7, #12]
  400432:	605a      	str	r2, [r3, #4]
}
  400434:	bf00      	nop
  400436:	3714      	adds	r7, #20
  400438:	46bd      	mov	sp, r7
  40043a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40043e:	4770      	bx	lr

00400440 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  400440:	b580      	push	{r7, lr}
  400442:	b082      	sub	sp, #8
  400444:	af00      	add	r7, sp, #0
  400446:	6078      	str	r0, [r7, #4]
  400448:	460b      	mov	r3, r1
  40044a:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  40044c:	887b      	ldrh	r3, [r7, #2]
  40044e:	f640 72ff 	movw	r2, #4095	; 0xfff
  400452:	4293      	cmp	r3, r2
  400454:	d004      	beq.n	400460 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  400456:	887b      	ldrh	r3, [r7, #2]
  400458:	4619      	mov	r1, r3
  40045a:	6878      	ldr	r0, [r7, #4]
  40045c:	4b0a      	ldr	r3, [pc, #40]	; (400488 <afec_channel_enable+0x48>)
  40045e:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  400460:	887b      	ldrh	r3, [r7, #2]
  400462:	f640 72ff 	movw	r2, #4095	; 0xfff
  400466:	4293      	cmp	r3, r2
  400468:	d005      	beq.n	400476 <afec_channel_enable+0x36>
  40046a:	887b      	ldrh	r3, [r7, #2]
  40046c:	2201      	movs	r2, #1
  40046e:	fa02 f303 	lsl.w	r3, r2, r3
  400472:	461a      	mov	r2, r3
  400474:	e001      	b.n	40047a <afec_channel_enable+0x3a>
  400476:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	615a      	str	r2, [r3, #20]
}
  40047e:	bf00      	nop
  400480:	3708      	adds	r7, #8
  400482:	46bd      	mov	sp, r7
  400484:	bd80      	pop	{r7, pc}
  400486:	bf00      	nop
  400488:	004003e5 	.word	0x004003e5

0040048c <afec_channel_get_value>:
 *
 * \return AFEC converted value of the selected channel.
 */
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
  40048c:	b580      	push	{r7, lr}
  40048e:	b082      	sub	sp, #8
  400490:	af00      	add	r7, sp, #0
  400492:	6078      	str	r0, [r7, #4]
  400494:	460b      	mov	r3, r1
  400496:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  400498:	887b      	ldrh	r3, [r7, #2]
  40049a:	4619      	mov	r1, r3
  40049c:	6878      	ldr	r0, [r7, #4]
  40049e:	4b05      	ldr	r3, [pc, #20]	; (4004b4 <afec_channel_get_value+0x28>)
  4004a0:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4004a2:	887a      	ldrh	r2, [r7, #2]
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4004a8:	687b      	ldr	r3, [r7, #4]
  4004aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  4004ac:	4618      	mov	r0, r3
  4004ae:	3708      	adds	r7, #8
  4004b0:	46bd      	mov	sp, r7
  4004b2:	bd80      	pop	{r7, pc}
  4004b4:	004003e5 	.word	0x004003e5

004004b8 <afec_channel_set_analog_offset>:
 * \param afec_ch AFEC channel number.
 * \param aoffset  Analog offset value.
 */
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
  4004b8:	b580      	push	{r7, lr}
  4004ba:	b082      	sub	sp, #8
  4004bc:	af00      	add	r7, sp, #0
  4004be:	6078      	str	r0, [r7, #4]
  4004c0:	460b      	mov	r3, r1
  4004c2:	807b      	strh	r3, [r7, #2]
  4004c4:	4613      	mov	r3, r2
  4004c6:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  4004c8:	887b      	ldrh	r3, [r7, #2]
  4004ca:	4619      	mov	r1, r3
  4004cc:	6878      	ldr	r0, [r7, #4]
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <afec_channel_set_analog_offset+0x34>)
  4004d0:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4004d2:	887a      	ldrh	r2, [r7, #2]
  4004d4:	687b      	ldr	r3, [r7, #4]
  4004d6:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4004d8:	883b      	ldrh	r3, [r7, #0]
  4004da:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4004de:	687b      	ldr	r3, [r7, #4]
  4004e0:	66da      	str	r2, [r3, #108]	; 0x6c
}
  4004e2:	bf00      	nop
  4004e4:	3708      	adds	r7, #8
  4004e6:	46bd      	mov	sp, r7
  4004e8:	bd80      	pop	{r7, pc}
  4004ea:	bf00      	nop
  4004ec:	004003e5 	.word	0x004003e5

004004f0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4004f0:	b480      	push	{r7}
  4004f2:	b083      	sub	sp, #12
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	2b07      	cmp	r3, #7
  4004fc:	d825      	bhi.n	40054a <osc_get_rate+0x5a>
  4004fe:	a201      	add	r2, pc, #4	; (adr r2, 400504 <osc_get_rate+0x14>)
  400500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400504:	00400525 	.word	0x00400525
  400508:	0040052b 	.word	0x0040052b
  40050c:	00400531 	.word	0x00400531
  400510:	00400537 	.word	0x00400537
  400514:	0040053b 	.word	0x0040053b
  400518:	0040053f 	.word	0x0040053f
  40051c:	00400543 	.word	0x00400543
  400520:	00400547 	.word	0x00400547
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400524:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400528:	e010      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40052a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40052e:	e00d      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400534:	e00a      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400536:	4b08      	ldr	r3, [pc, #32]	; (400558 <osc_get_rate+0x68>)
  400538:	e008      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40053a:	4b08      	ldr	r3, [pc, #32]	; (40055c <osc_get_rate+0x6c>)
  40053c:	e006      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <osc_get_rate+0x70>)
  400540:	e004      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400542:	4b07      	ldr	r3, [pc, #28]	; (400560 <osc_get_rate+0x70>)
  400544:	e002      	b.n	40054c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400546:	4b06      	ldr	r3, [pc, #24]	; (400560 <osc_get_rate+0x70>)
  400548:	e000      	b.n	40054c <osc_get_rate+0x5c>
	}

	return 0;
  40054a:	2300      	movs	r3, #0
}
  40054c:	4618      	mov	r0, r3
  40054e:	370c      	adds	r7, #12
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr
  400558:	003d0900 	.word	0x003d0900
  40055c:	007a1200 	.word	0x007a1200
  400560:	00b71b00 	.word	0x00b71b00

00400564 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400564:	b580      	push	{r7, lr}
  400566:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400568:	2006      	movs	r0, #6
  40056a:	4b05      	ldr	r3, [pc, #20]	; (400580 <sysclk_get_main_hz+0x1c>)
  40056c:	4798      	blx	r3
  40056e:	4602      	mov	r2, r0
  400570:	4613      	mov	r3, r2
  400572:	009b      	lsls	r3, r3, #2
  400574:	4413      	add	r3, r2
  400576:	009a      	lsls	r2, r3, #2
  400578:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40057a:	4618      	mov	r0, r3
  40057c:	bd80      	pop	{r7, pc}
  40057e:	bf00      	nop
  400580:	004004f1 	.word	0x004004f1

00400584 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400584:	b580      	push	{r7, lr}
  400586:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400588:	4b02      	ldr	r3, [pc, #8]	; (400594 <sysclk_get_cpu_hz+0x10>)
  40058a:	4798      	blx	r3
  40058c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40058e:	4618      	mov	r0, r3
  400590:	bd80      	pop	{r7, pc}
  400592:	bf00      	nop
  400594:	00400565 	.word	0x00400565

00400598 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400598:	b580      	push	{r7, lr}
  40059a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40059c:	4b02      	ldr	r3, [pc, #8]	; (4005a8 <sysclk_get_peripheral_hz+0x10>)
  40059e:	4798      	blx	r3
  4005a0:	4603      	mov	r3, r0
  4005a2:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4005a4:	4618      	mov	r0, r3
  4005a6:	bd80      	pop	{r7, pc}
  4005a8:	00400565 	.word	0x00400565

004005ac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4005ac:	b580      	push	{r7, lr}
  4005ae:	b082      	sub	sp, #8
  4005b0:	af00      	add	r7, sp, #0
  4005b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4005b4:	6878      	ldr	r0, [r7, #4]
  4005b6:	4b03      	ldr	r3, [pc, #12]	; (4005c4 <sysclk_enable_peripheral_clock+0x18>)
  4005b8:	4798      	blx	r3
}
  4005ba:	bf00      	nop
  4005bc:	3708      	adds	r7, #8
  4005be:	46bd      	mov	sp, r7
  4005c0:	bd80      	pop	{r7, pc}
  4005c2:	bf00      	nop
  4005c4:	004024d9 	.word	0x004024d9

004005c8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4005c8:	b580      	push	{r7, lr}
  4005ca:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4005cc:	200a      	movs	r0, #10
  4005ce:	4b08      	ldr	r3, [pc, #32]	; (4005f0 <ioport_init+0x28>)
  4005d0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4005d2:	200b      	movs	r0, #11
  4005d4:	4b06      	ldr	r3, [pc, #24]	; (4005f0 <ioport_init+0x28>)
  4005d6:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4005d8:	200c      	movs	r0, #12
  4005da:	4b05      	ldr	r3, [pc, #20]	; (4005f0 <ioport_init+0x28>)
  4005dc:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4005de:	2010      	movs	r0, #16
  4005e0:	4b03      	ldr	r3, [pc, #12]	; (4005f0 <ioport_init+0x28>)
  4005e2:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4005e4:	2011      	movs	r0, #17
  4005e6:	4b02      	ldr	r3, [pc, #8]	; (4005f0 <ioport_init+0x28>)
  4005e8:	4798      	blx	r3
	arch_ioport_init();
}
  4005ea:	bf00      	nop
  4005ec:	bd80      	pop	{r7, pc}
  4005ee:	bf00      	nop
  4005f0:	004005ad 	.word	0x004005ad

004005f4 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4005f4:	b580      	push	{r7, lr}
  4005f6:	b08c      	sub	sp, #48	; 0x30
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
  4005fc:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4005fe:	4b49      	ldr	r3, [pc, #292]	; (400724 <usart_serial_init+0x130>)
  400600:	4798      	blx	r3
  400602:	4603      	mov	r3, r0
  400604:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  400606:	683b      	ldr	r3, [r7, #0]
  400608:	681b      	ldr	r3, [r3, #0]
  40060a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40060c:	683b      	ldr	r3, [r7, #0]
  40060e:	689b      	ldr	r3, [r3, #8]
  400610:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400612:	683b      	ldr	r3, [r7, #0]
  400614:	681b      	ldr	r3, [r3, #0]
  400616:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  400618:	683b      	ldr	r3, [r7, #0]
  40061a:	685b      	ldr	r3, [r3, #4]
  40061c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40061e:	683b      	ldr	r3, [r7, #0]
  400620:	689b      	ldr	r3, [r3, #8]
  400622:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  400624:	683b      	ldr	r3, [r7, #0]
  400626:	68db      	ldr	r3, [r3, #12]
  400628:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40062a:	2300      	movs	r3, #0
  40062c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40062e:	687b      	ldr	r3, [r7, #4]
  400630:	4a3d      	ldr	r2, [pc, #244]	; (400728 <usart_serial_init+0x134>)
  400632:	4293      	cmp	r3, r2
  400634:	d108      	bne.n	400648 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  400636:	2007      	movs	r0, #7
  400638:	4b3c      	ldr	r3, [pc, #240]	; (40072c <usart_serial_init+0x138>)
  40063a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40063c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400640:	4619      	mov	r1, r3
  400642:	6878      	ldr	r0, [r7, #4]
  400644:	4b3a      	ldr	r3, [pc, #232]	; (400730 <usart_serial_init+0x13c>)
  400646:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	4a3a      	ldr	r2, [pc, #232]	; (400734 <usart_serial_init+0x140>)
  40064c:	4293      	cmp	r3, r2
  40064e:	d108      	bne.n	400662 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400650:	2008      	movs	r0, #8
  400652:	4b36      	ldr	r3, [pc, #216]	; (40072c <usart_serial_init+0x138>)
  400654:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400656:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40065a:	4619      	mov	r1, r3
  40065c:	6878      	ldr	r0, [r7, #4]
  40065e:	4b34      	ldr	r3, [pc, #208]	; (400730 <usart_serial_init+0x13c>)
  400660:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400662:	687b      	ldr	r3, [r7, #4]
  400664:	4a34      	ldr	r2, [pc, #208]	; (400738 <usart_serial_init+0x144>)
  400666:	4293      	cmp	r3, r2
  400668:	d108      	bne.n	40067c <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40066a:	202c      	movs	r0, #44	; 0x2c
  40066c:	4b2f      	ldr	r3, [pc, #188]	; (40072c <usart_serial_init+0x138>)
  40066e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400670:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400674:	4619      	mov	r1, r3
  400676:	6878      	ldr	r0, [r7, #4]
  400678:	4b2d      	ldr	r3, [pc, #180]	; (400730 <usart_serial_init+0x13c>)
  40067a:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40067c:	687b      	ldr	r3, [r7, #4]
  40067e:	4a2f      	ldr	r2, [pc, #188]	; (40073c <usart_serial_init+0x148>)
  400680:	4293      	cmp	r3, r2
  400682:	d108      	bne.n	400696 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  400684:	202d      	movs	r0, #45	; 0x2d
  400686:	4b29      	ldr	r3, [pc, #164]	; (40072c <usart_serial_init+0x138>)
  400688:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40068a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40068e:	4619      	mov	r1, r3
  400690:	6878      	ldr	r0, [r7, #4]
  400692:	4b27      	ldr	r3, [pc, #156]	; (400730 <usart_serial_init+0x13c>)
  400694:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400696:	687b      	ldr	r3, [r7, #4]
  400698:	4a29      	ldr	r2, [pc, #164]	; (400740 <usart_serial_init+0x14c>)
  40069a:	4293      	cmp	r3, r2
  40069c:	d111      	bne.n	4006c2 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40069e:	200d      	movs	r0, #13
  4006a0:	4b22      	ldr	r3, [pc, #136]	; (40072c <usart_serial_init+0x138>)
  4006a2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006a4:	4b1f      	ldr	r3, [pc, #124]	; (400724 <usart_serial_init+0x130>)
  4006a6:	4798      	blx	r3
  4006a8:	4602      	mov	r2, r0
  4006aa:	f107 030c 	add.w	r3, r7, #12
  4006ae:	4619      	mov	r1, r3
  4006b0:	6878      	ldr	r0, [r7, #4]
  4006b2:	4b24      	ldr	r3, [pc, #144]	; (400744 <usart_serial_init+0x150>)
  4006b4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4006b6:	6878      	ldr	r0, [r7, #4]
  4006b8:	4b23      	ldr	r3, [pc, #140]	; (400748 <usart_serial_init+0x154>)
  4006ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4006bc:	6878      	ldr	r0, [r7, #4]
  4006be:	4b23      	ldr	r3, [pc, #140]	; (40074c <usart_serial_init+0x158>)
  4006c0:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	4a22      	ldr	r2, [pc, #136]	; (400750 <usart_serial_init+0x15c>)
  4006c6:	4293      	cmp	r3, r2
  4006c8:	d111      	bne.n	4006ee <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4006ca:	200e      	movs	r0, #14
  4006cc:	4b17      	ldr	r3, [pc, #92]	; (40072c <usart_serial_init+0x138>)
  4006ce:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006d0:	4b14      	ldr	r3, [pc, #80]	; (400724 <usart_serial_init+0x130>)
  4006d2:	4798      	blx	r3
  4006d4:	4602      	mov	r2, r0
  4006d6:	f107 030c 	add.w	r3, r7, #12
  4006da:	4619      	mov	r1, r3
  4006dc:	6878      	ldr	r0, [r7, #4]
  4006de:	4b19      	ldr	r3, [pc, #100]	; (400744 <usart_serial_init+0x150>)
  4006e0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4006e2:	6878      	ldr	r0, [r7, #4]
  4006e4:	4b18      	ldr	r3, [pc, #96]	; (400748 <usart_serial_init+0x154>)
  4006e6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4006e8:	6878      	ldr	r0, [r7, #4]
  4006ea:	4b18      	ldr	r3, [pc, #96]	; (40074c <usart_serial_init+0x158>)
  4006ec:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	4a18      	ldr	r2, [pc, #96]	; (400754 <usart_serial_init+0x160>)
  4006f2:	4293      	cmp	r3, r2
  4006f4:	d111      	bne.n	40071a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  4006f6:	200f      	movs	r0, #15
  4006f8:	4b0c      	ldr	r3, [pc, #48]	; (40072c <usart_serial_init+0x138>)
  4006fa:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4006fc:	4b09      	ldr	r3, [pc, #36]	; (400724 <usart_serial_init+0x130>)
  4006fe:	4798      	blx	r3
  400700:	4602      	mov	r2, r0
  400702:	f107 030c 	add.w	r3, r7, #12
  400706:	4619      	mov	r1, r3
  400708:	6878      	ldr	r0, [r7, #4]
  40070a:	4b0e      	ldr	r3, [pc, #56]	; (400744 <usart_serial_init+0x150>)
  40070c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40070e:	6878      	ldr	r0, [r7, #4]
  400710:	4b0d      	ldr	r3, [pc, #52]	; (400748 <usart_serial_init+0x154>)
  400712:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400714:	6878      	ldr	r0, [r7, #4]
  400716:	4b0d      	ldr	r3, [pc, #52]	; (40074c <usart_serial_init+0x158>)
  400718:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40071a:	bf00      	nop
  40071c:	3730      	adds	r7, #48	; 0x30
  40071e:	46bd      	mov	sp, r7
  400720:	bd80      	pop	{r7, pc}
  400722:	bf00      	nop
  400724:	00400599 	.word	0x00400599
  400728:	400e0800 	.word	0x400e0800
  40072c:	004005ad 	.word	0x004005ad
  400730:	0040255d 	.word	0x0040255d
  400734:	400e0a00 	.word	0x400e0a00
  400738:	400e1a00 	.word	0x400e1a00
  40073c:	400e1c00 	.word	0x400e1c00
  400740:	40024000 	.word	0x40024000
  400744:	004026f5 	.word	0x004026f5
  400748:	00402779 	.word	0x00402779
  40074c:	004027ad 	.word	0x004027ad
  400750:	40028000 	.word	0x40028000
  400754:	4002c000 	.word	0x4002c000

00400758 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400758:	b580      	push	{r7, lr}
  40075a:	b082      	sub	sp, #8
  40075c:	af00      	add	r7, sp, #0
  40075e:	6078      	str	r0, [r7, #4]
  400760:	460b      	mov	r3, r1
  400762:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400764:	687b      	ldr	r3, [r7, #4]
  400766:	4a36      	ldr	r2, [pc, #216]	; (400840 <usart_serial_putchar+0xe8>)
  400768:	4293      	cmp	r3, r2
  40076a:	d10a      	bne.n	400782 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40076c:	bf00      	nop
  40076e:	78fb      	ldrb	r3, [r7, #3]
  400770:	4619      	mov	r1, r3
  400772:	6878      	ldr	r0, [r7, #4]
  400774:	4b33      	ldr	r3, [pc, #204]	; (400844 <usart_serial_putchar+0xec>)
  400776:	4798      	blx	r3
  400778:	4603      	mov	r3, r0
  40077a:	2b00      	cmp	r3, #0
  40077c:	d1f7      	bne.n	40076e <usart_serial_putchar+0x16>
		return 1;
  40077e:	2301      	movs	r3, #1
  400780:	e05a      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400782:	687b      	ldr	r3, [r7, #4]
  400784:	4a30      	ldr	r2, [pc, #192]	; (400848 <usart_serial_putchar+0xf0>)
  400786:	4293      	cmp	r3, r2
  400788:	d10a      	bne.n	4007a0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40078a:	bf00      	nop
  40078c:	78fb      	ldrb	r3, [r7, #3]
  40078e:	4619      	mov	r1, r3
  400790:	6878      	ldr	r0, [r7, #4]
  400792:	4b2c      	ldr	r3, [pc, #176]	; (400844 <usart_serial_putchar+0xec>)
  400794:	4798      	blx	r3
  400796:	4603      	mov	r3, r0
  400798:	2b00      	cmp	r3, #0
  40079a:	d1f7      	bne.n	40078c <usart_serial_putchar+0x34>
		return 1;
  40079c:	2301      	movs	r3, #1
  40079e:	e04b      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	4a2a      	ldr	r2, [pc, #168]	; (40084c <usart_serial_putchar+0xf4>)
  4007a4:	4293      	cmp	r3, r2
  4007a6:	d10a      	bne.n	4007be <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007a8:	bf00      	nop
  4007aa:	78fb      	ldrb	r3, [r7, #3]
  4007ac:	4619      	mov	r1, r3
  4007ae:	6878      	ldr	r0, [r7, #4]
  4007b0:	4b24      	ldr	r3, [pc, #144]	; (400844 <usart_serial_putchar+0xec>)
  4007b2:	4798      	blx	r3
  4007b4:	4603      	mov	r3, r0
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d1f7      	bne.n	4007aa <usart_serial_putchar+0x52>
		return 1;
  4007ba:	2301      	movs	r3, #1
  4007bc:	e03c      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4007be:	687b      	ldr	r3, [r7, #4]
  4007c0:	4a23      	ldr	r2, [pc, #140]	; (400850 <usart_serial_putchar+0xf8>)
  4007c2:	4293      	cmp	r3, r2
  4007c4:	d10a      	bne.n	4007dc <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007c6:	bf00      	nop
  4007c8:	78fb      	ldrb	r3, [r7, #3]
  4007ca:	4619      	mov	r1, r3
  4007cc:	6878      	ldr	r0, [r7, #4]
  4007ce:	4b1d      	ldr	r3, [pc, #116]	; (400844 <usart_serial_putchar+0xec>)
  4007d0:	4798      	blx	r3
  4007d2:	4603      	mov	r3, r0
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1f7      	bne.n	4007c8 <usart_serial_putchar+0x70>
		return 1;
  4007d8:	2301      	movs	r3, #1
  4007da:	e02d      	b.n	400838 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4007dc:	687b      	ldr	r3, [r7, #4]
  4007de:	4a1d      	ldr	r2, [pc, #116]	; (400854 <usart_serial_putchar+0xfc>)
  4007e0:	4293      	cmp	r3, r2
  4007e2:	d10a      	bne.n	4007fa <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4007e4:	bf00      	nop
  4007e6:	78fb      	ldrb	r3, [r7, #3]
  4007e8:	4619      	mov	r1, r3
  4007ea:	6878      	ldr	r0, [r7, #4]
  4007ec:	4b1a      	ldr	r3, [pc, #104]	; (400858 <usart_serial_putchar+0x100>)
  4007ee:	4798      	blx	r3
  4007f0:	4603      	mov	r3, r0
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d1f7      	bne.n	4007e6 <usart_serial_putchar+0x8e>
		return 1;
  4007f6:	2301      	movs	r3, #1
  4007f8:	e01e      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4007fa:	687b      	ldr	r3, [r7, #4]
  4007fc:	4a17      	ldr	r2, [pc, #92]	; (40085c <usart_serial_putchar+0x104>)
  4007fe:	4293      	cmp	r3, r2
  400800:	d10a      	bne.n	400818 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  400802:	bf00      	nop
  400804:	78fb      	ldrb	r3, [r7, #3]
  400806:	4619      	mov	r1, r3
  400808:	6878      	ldr	r0, [r7, #4]
  40080a:	4b13      	ldr	r3, [pc, #76]	; (400858 <usart_serial_putchar+0x100>)
  40080c:	4798      	blx	r3
  40080e:	4603      	mov	r3, r0
  400810:	2b00      	cmp	r3, #0
  400812:	d1f7      	bne.n	400804 <usart_serial_putchar+0xac>
		return 1;
  400814:	2301      	movs	r3, #1
  400816:	e00f      	b.n	400838 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400818:	687b      	ldr	r3, [r7, #4]
  40081a:	4a11      	ldr	r2, [pc, #68]	; (400860 <usart_serial_putchar+0x108>)
  40081c:	4293      	cmp	r3, r2
  40081e:	d10a      	bne.n	400836 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400820:	bf00      	nop
  400822:	78fb      	ldrb	r3, [r7, #3]
  400824:	4619      	mov	r1, r3
  400826:	6878      	ldr	r0, [r7, #4]
  400828:	4b0b      	ldr	r3, [pc, #44]	; (400858 <usart_serial_putchar+0x100>)
  40082a:	4798      	blx	r3
  40082c:	4603      	mov	r3, r0
  40082e:	2b00      	cmp	r3, #0
  400830:	d1f7      	bne.n	400822 <usart_serial_putchar+0xca>
		return 1;
  400832:	2301      	movs	r3, #1
  400834:	e000      	b.n	400838 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400836:	2300      	movs	r3, #0
}
  400838:	4618      	mov	r0, r3
  40083a:	3708      	adds	r7, #8
  40083c:	46bd      	mov	sp, r7
  40083e:	bd80      	pop	{r7, pc}
  400840:	400e0800 	.word	0x400e0800
  400844:	004025b5 	.word	0x004025b5
  400848:	400e0a00 	.word	0x400e0a00
  40084c:	400e1a00 	.word	0x400e1a00
  400850:	400e1c00 	.word	0x400e1c00
  400854:	40024000 	.word	0x40024000
  400858:	00402819 	.word	0x00402819
  40085c:	40028000 	.word	0x40028000
  400860:	4002c000 	.word	0x4002c000

00400864 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400864:	b580      	push	{r7, lr}
  400866:	b084      	sub	sp, #16
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40086e:	2300      	movs	r3, #0
  400870:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400872:	687b      	ldr	r3, [r7, #4]
  400874:	4a34      	ldr	r2, [pc, #208]	; (400948 <usart_serial_getchar+0xe4>)
  400876:	4293      	cmp	r3, r2
  400878:	d107      	bne.n	40088a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40087a:	bf00      	nop
  40087c:	6839      	ldr	r1, [r7, #0]
  40087e:	6878      	ldr	r0, [r7, #4]
  400880:	4b32      	ldr	r3, [pc, #200]	; (40094c <usart_serial_getchar+0xe8>)
  400882:	4798      	blx	r3
  400884:	4603      	mov	r3, r0
  400886:	2b00      	cmp	r3, #0
  400888:	d1f8      	bne.n	40087c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40088a:	687b      	ldr	r3, [r7, #4]
  40088c:	4a30      	ldr	r2, [pc, #192]	; (400950 <usart_serial_getchar+0xec>)
  40088e:	4293      	cmp	r3, r2
  400890:	d107      	bne.n	4008a2 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  400892:	bf00      	nop
  400894:	6839      	ldr	r1, [r7, #0]
  400896:	6878      	ldr	r0, [r7, #4]
  400898:	4b2c      	ldr	r3, [pc, #176]	; (40094c <usart_serial_getchar+0xe8>)
  40089a:	4798      	blx	r3
  40089c:	4603      	mov	r3, r0
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d1f8      	bne.n	400894 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4008a2:	687b      	ldr	r3, [r7, #4]
  4008a4:	4a2b      	ldr	r2, [pc, #172]	; (400954 <usart_serial_getchar+0xf0>)
  4008a6:	4293      	cmp	r3, r2
  4008a8:	d107      	bne.n	4008ba <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4008aa:	bf00      	nop
  4008ac:	6839      	ldr	r1, [r7, #0]
  4008ae:	6878      	ldr	r0, [r7, #4]
  4008b0:	4b26      	ldr	r3, [pc, #152]	; (40094c <usart_serial_getchar+0xe8>)
  4008b2:	4798      	blx	r3
  4008b4:	4603      	mov	r3, r0
  4008b6:	2b00      	cmp	r3, #0
  4008b8:	d1f8      	bne.n	4008ac <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4008ba:	687b      	ldr	r3, [r7, #4]
  4008bc:	4a26      	ldr	r2, [pc, #152]	; (400958 <usart_serial_getchar+0xf4>)
  4008be:	4293      	cmp	r3, r2
  4008c0:	d107      	bne.n	4008d2 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4008c2:	bf00      	nop
  4008c4:	6839      	ldr	r1, [r7, #0]
  4008c6:	6878      	ldr	r0, [r7, #4]
  4008c8:	4b20      	ldr	r3, [pc, #128]	; (40094c <usart_serial_getchar+0xe8>)
  4008ca:	4798      	blx	r3
  4008cc:	4603      	mov	r3, r0
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d1f8      	bne.n	4008c4 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4008d2:	687b      	ldr	r3, [r7, #4]
  4008d4:	4a21      	ldr	r2, [pc, #132]	; (40095c <usart_serial_getchar+0xf8>)
  4008d6:	4293      	cmp	r3, r2
  4008d8:	d10d      	bne.n	4008f6 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4008da:	bf00      	nop
  4008dc:	f107 030c 	add.w	r3, r7, #12
  4008e0:	4619      	mov	r1, r3
  4008e2:	6878      	ldr	r0, [r7, #4]
  4008e4:	4b1e      	ldr	r3, [pc, #120]	; (400960 <usart_serial_getchar+0xfc>)
  4008e6:	4798      	blx	r3
  4008e8:	4603      	mov	r3, r0
  4008ea:	2b00      	cmp	r3, #0
  4008ec:	d1f6      	bne.n	4008dc <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4008ee:	68fb      	ldr	r3, [r7, #12]
  4008f0:	b2da      	uxtb	r2, r3
  4008f2:	683b      	ldr	r3, [r7, #0]
  4008f4:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	4a1a      	ldr	r2, [pc, #104]	; (400964 <usart_serial_getchar+0x100>)
  4008fa:	4293      	cmp	r3, r2
  4008fc:	d10d      	bne.n	40091a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4008fe:	bf00      	nop
  400900:	f107 030c 	add.w	r3, r7, #12
  400904:	4619      	mov	r1, r3
  400906:	6878      	ldr	r0, [r7, #4]
  400908:	4b15      	ldr	r3, [pc, #84]	; (400960 <usart_serial_getchar+0xfc>)
  40090a:	4798      	blx	r3
  40090c:	4603      	mov	r3, r0
  40090e:	2b00      	cmp	r3, #0
  400910:	d1f6      	bne.n	400900 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	b2da      	uxtb	r2, r3
  400916:	683b      	ldr	r3, [r7, #0]
  400918:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40091a:	687b      	ldr	r3, [r7, #4]
  40091c:	4a12      	ldr	r2, [pc, #72]	; (400968 <usart_serial_getchar+0x104>)
  40091e:	4293      	cmp	r3, r2
  400920:	d10d      	bne.n	40093e <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  400922:	bf00      	nop
  400924:	f107 030c 	add.w	r3, r7, #12
  400928:	4619      	mov	r1, r3
  40092a:	6878      	ldr	r0, [r7, #4]
  40092c:	4b0c      	ldr	r3, [pc, #48]	; (400960 <usart_serial_getchar+0xfc>)
  40092e:	4798      	blx	r3
  400930:	4603      	mov	r3, r0
  400932:	2b00      	cmp	r3, #0
  400934:	d1f6      	bne.n	400924 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  400936:	68fb      	ldr	r3, [r7, #12]
  400938:	b2da      	uxtb	r2, r3
  40093a:	683b      	ldr	r3, [r7, #0]
  40093c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40093e:	bf00      	nop
  400940:	3710      	adds	r7, #16
  400942:	46bd      	mov	sp, r7
  400944:	bd80      	pop	{r7, pc}
  400946:	bf00      	nop
  400948:	400e0800 	.word	0x400e0800
  40094c:	004025e5 	.word	0x004025e5
  400950:	400e0a00 	.word	0x400e0a00
  400954:	400e1a00 	.word	0x400e1a00
  400958:	400e1c00 	.word	0x400e1c00
  40095c:	40024000 	.word	0x40024000
  400960:	0040284b 	.word	0x0040284b
  400964:	40028000 	.word	0x40028000
  400968:	4002c000 	.word	0x4002c000

0040096c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  40096c:	b580      	push	{r7, lr}
  40096e:	b082      	sub	sp, #8
  400970:	af00      	add	r7, sp, #0
  400972:	6078      	str	r0, [r7, #4]
  400974:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  400976:	4a0f      	ldr	r2, [pc, #60]	; (4009b4 <stdio_serial_init+0x48>)
  400978:	687b      	ldr	r3, [r7, #4]
  40097a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40097c:	4b0e      	ldr	r3, [pc, #56]	; (4009b8 <stdio_serial_init+0x4c>)
  40097e:	4a0f      	ldr	r2, [pc, #60]	; (4009bc <stdio_serial_init+0x50>)
  400980:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400982:	4b0f      	ldr	r3, [pc, #60]	; (4009c0 <stdio_serial_init+0x54>)
  400984:	4a0f      	ldr	r2, [pc, #60]	; (4009c4 <stdio_serial_init+0x58>)
  400986:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400988:	6839      	ldr	r1, [r7, #0]
  40098a:	6878      	ldr	r0, [r7, #4]
  40098c:	4b0e      	ldr	r3, [pc, #56]	; (4009c8 <stdio_serial_init+0x5c>)
  40098e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400990:	4b0e      	ldr	r3, [pc, #56]	; (4009cc <stdio_serial_init+0x60>)
  400992:	681b      	ldr	r3, [r3, #0]
  400994:	689b      	ldr	r3, [r3, #8]
  400996:	2100      	movs	r1, #0
  400998:	4618      	mov	r0, r3
  40099a:	4b0d      	ldr	r3, [pc, #52]	; (4009d0 <stdio_serial_init+0x64>)
  40099c:	4798      	blx	r3
	setbuf(stdin, NULL);
  40099e:	4b0b      	ldr	r3, [pc, #44]	; (4009cc <stdio_serial_init+0x60>)
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	685b      	ldr	r3, [r3, #4]
  4009a4:	2100      	movs	r1, #0
  4009a6:	4618      	mov	r0, r3
  4009a8:	4b09      	ldr	r3, [pc, #36]	; (4009d0 <stdio_serial_init+0x64>)
  4009aa:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4009ac:	bf00      	nop
  4009ae:	3708      	adds	r7, #8
  4009b0:	46bd      	mov	sp, r7
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	20406704 	.word	0x20406704
  4009b8:	20406700 	.word	0x20406700
  4009bc:	00400759 	.word	0x00400759
  4009c0:	204066fc 	.word	0x204066fc
  4009c4:	00400865 	.word	0x00400865
  4009c8:	004005f5 	.word	0x004005f5
  4009cc:	20400020 	.word	0x20400020
  4009d0:	00402f85 	.word	0x00402f85

004009d4 <TC0_Handler>:
/* Callbacks / Handler                                                 */
/************************************************************************/
/**
*  Interrupt handler for TC1 interrupt.
*/
void TC0_Handler(void){
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4009da:	2100      	movs	r1, #0
  4009dc:	4804      	ldr	r0, [pc, #16]	; (4009f0 <TC0_Handler+0x1c>)
  4009de:	4b05      	ldr	r3, [pc, #20]	; (4009f4 <TC0_Handler+0x20>)
  4009e0:	4798      	blx	r3
  4009e2:	4603      	mov	r3, r0
  4009e4:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4009e6:	687b      	ldr	r3, [r7, #4]

}
  4009e8:	bf00      	nop
  4009ea:	3708      	adds	r7, #8
  4009ec:	46bd      	mov	sp, r7
  4009ee:	bd80      	pop	{r7, pc}
  4009f0:	4000c000 	.word	0x4000c000
  4009f4:	00400d91 	.word	0x00400d91

004009f8 <AFEC_Temp_callback>:
uint32_t Volume(){
	g_ul_value  = (int) ((float) g_ul_value * volume);
	return g_ul_value;
}

static void AFEC_Temp_callback(void){
  4009f8:	b580      	push	{r7, lr}
  4009fa:	af00      	add	r7, sp, #0
	/** The conversion data value */
	
	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  4009fc:	2100      	movs	r1, #0
  4009fe:	4819      	ldr	r0, [pc, #100]	; (400a64 <AFEC_Temp_callback+0x6c>)
  400a00:	4b19      	ldr	r3, [pc, #100]	; (400a68 <AFEC_Temp_callback+0x70>)
  400a02:	4798      	blx	r3
  400a04:	4602      	mov	r2, r0
  400a06:	4b19      	ldr	r3, [pc, #100]	; (400a6c <AFEC_Temp_callback+0x74>)
  400a08:	601a      	str	r2, [r3, #0]
	if( !pio_get(BUT_PIO, PIO_INPUT, BUT_PIN_MASK)){
	}*/
	

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  400a0a:	2100      	movs	r1, #0
  400a0c:	4818      	ldr	r0, [pc, #96]	; (400a70 <AFEC_Temp_callback+0x78>)
  400a0e:	4b19      	ldr	r3, [pc, #100]	; (400a74 <AFEC_Temp_callback+0x7c>)
  400a10:	4798      	blx	r3
  400a12:	4603      	mov	r3, r0
  400a14:	2b00      	cmp	r3, #0
  400a16:	d003      	beq.n	400a20 <AFEC_Temp_callback+0x28>
		ppbuf_get_full_signal(&buffer,true); // swap
  400a18:	2101      	movs	r1, #1
  400a1a:	4815      	ldr	r0, [pc, #84]	; (400a70 <AFEC_Temp_callback+0x78>)
  400a1c:	4b15      	ldr	r3, [pc, #84]	; (400a74 <AFEC_Temp_callback+0x7c>)
  400a1e:	4798      	blx	r3
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  400a20:	2204      	movs	r2, #4
  400a22:	4912      	ldr	r1, [pc, #72]	; (400a6c <AFEC_Temp_callback+0x74>)
  400a24:	4812      	ldr	r0, [pc, #72]	; (400a70 <AFEC_Temp_callback+0x78>)
  400a26:	4b14      	ldr	r3, [pc, #80]	; (400a78 <AFEC_Temp_callback+0x80>)
  400a28:	4798      	blx	r3
	
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));
  400a2a:	2204      	movs	r2, #4
  400a2c:	4913      	ldr	r1, [pc, #76]	; (400a7c <AFEC_Temp_callback+0x84>)
  400a2e:	4810      	ldr	r0, [pc, #64]	; (400a70 <AFEC_Temp_callback+0x78>)
  400a30:	4b13      	ldr	r3, [pc, #76]	; (400a80 <AFEC_Temp_callback+0x88>)
  400a32:	4798      	blx	r3
	
	dacc_get_interrupt_status(DACC_BASE);
  400a34:	4813      	ldr	r0, [pc, #76]	; (400a84 <AFEC_Temp_callback+0x8c>)
  400a36:	4b14      	ldr	r3, [pc, #80]	; (400a88 <AFEC_Temp_callback+0x90>)
  400a38:	4798      	blx	r3
		//	dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);

	
	if ((buffer.ping == 0)){
  400a3a:	4b0d      	ldr	r3, [pc, #52]	; (400a70 <AFEC_Temp_callback+0x78>)
  400a3c:	791b      	ldrb	r3, [r3, #4]
  400a3e:	2b00      	cmp	r3, #0
  400a40:	d107      	bne.n	400a52 <AFEC_Temp_callback+0x5a>
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  400a42:	4b0e      	ldr	r3, [pc, #56]	; (400a7c <AFEC_Temp_callback+0x84>)
  400a44:	681b      	ldr	r3, [r3, #0]
  400a46:	2200      	movs	r2, #0
  400a48:	4619      	mov	r1, r3
  400a4a:	480e      	ldr	r0, [pc, #56]	; (400a84 <AFEC_Temp_callback+0x8c>)
  400a4c:	4b0f      	ldr	r3, [pc, #60]	; (400a8c <AFEC_Temp_callback+0x94>)
  400a4e:	4798      	blx	r3
	}
	else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
	}
}
  400a50:	e006      	b.n	400a60 <AFEC_Temp_callback+0x68>
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  400a52:	4b0a      	ldr	r3, [pc, #40]	; (400a7c <AFEC_Temp_callback+0x84>)
  400a54:	681b      	ldr	r3, [r3, #0]
  400a56:	2200      	movs	r2, #0
  400a58:	4619      	mov	r1, r3
  400a5a:	480a      	ldr	r0, [pc, #40]	; (400a84 <AFEC_Temp_callback+0x8c>)
  400a5c:	4b0b      	ldr	r3, [pc, #44]	; (400a8c <AFEC_Temp_callback+0x94>)
  400a5e:	4798      	blx	r3
}
  400a60:	bf00      	nop
  400a62:	bd80      	pop	{r7, pc}
  400a64:	4003c000 	.word	0x4003c000
  400a68:	0040048d 	.word	0x0040048d
  400a6c:	20406644 	.word	0x20406644
  400a70:	20400000 	.word	0x20400000
  400a74:	00400361 	.word	0x00400361
  400a78:	00400231 	.word	0x00400231
  400a7c:	20406640 	.word	0x20406640
  400a80:	004002d5 	.word	0x004002d5
  400a84:	40040000 	.word	0x40040000
  400a88:	004001c7 	.word	0x004001c7
  400a8c:	004001df 	.word	0x004001df

00400a90 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  400a90:	b590      	push	{r4, r7, lr}
  400a92:	b085      	sub	sp, #20
  400a94:	af00      	add	r7, sp, #0
 
	const usart_serial_options_t uart_serial_options = {
  400a96:	4b08      	ldr	r3, [pc, #32]	; (400ab8 <configure_console+0x28>)
  400a98:	463c      	mov	r4, r7
  400a9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400a9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  400aa0:	200e      	movs	r0, #14
  400aa2:	4b06      	ldr	r3, [pc, #24]	; (400abc <configure_console+0x2c>)
  400aa4:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  400aa6:	463b      	mov	r3, r7
  400aa8:	4619      	mov	r1, r3
  400aaa:	4805      	ldr	r0, [pc, #20]	; (400ac0 <configure_console+0x30>)
  400aac:	4b05      	ldr	r3, [pc, #20]	; (400ac4 <configure_console+0x34>)
  400aae:	4798      	blx	r3
}
  400ab0:	bf00      	nop
  400ab2:	3714      	adds	r7, #20
  400ab4:	46bd      	mov	sp, r7
  400ab6:	bd90      	pop	{r4, r7, pc}
  400ab8:	004049ac 	.word	0x004049ac
  400abc:	004005ad 	.word	0x004005ad
  400ac0:	40028000 	.word	0x40028000
  400ac4:	0040096d 	.word	0x0040096d

00400ac8 <config_ADC_TEMP>:

static void config_ADC_TEMP(void){
  400ac8:	b590      	push	{r4, r7, lr}
  400aca:	b08b      	sub	sp, #44	; 0x2c
  400acc:	af00      	add	r7, sp, #0
/************************************* 
   * Ativa e configura AFEC
   *************************************/  
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400ace:	4821      	ldr	r0, [pc, #132]	; (400b54 <config_ADC_TEMP+0x8c>)
  400ad0:	4b21      	ldr	r3, [pc, #132]	; (400b58 <config_ADC_TEMP+0x90>)
  400ad2:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400ad4:	f107 0310 	add.w	r3, r7, #16
  400ad8:	4618      	mov	r0, r3
  400ada:	4b20      	ldr	r3, [pc, #128]	; (400b5c <config_ADC_TEMP+0x94>)
  400adc:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400ade:	f107 0310 	add.w	r3, r7, #16
  400ae2:	4619      	mov	r1, r3
  400ae4:	481b      	ldr	r0, [pc, #108]	; (400b54 <config_ADC_TEMP+0x8c>)
  400ae6:	4b1e      	ldr	r3, [pc, #120]	; (400b60 <config_ADC_TEMP+0x98>)
  400ae8:	4798      	blx	r3
  
	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_TIO_CH_0);
  400aea:	2103      	movs	r1, #3
  400aec:	4819      	ldr	r0, [pc, #100]	; (400b54 <config_ADC_TEMP+0x8c>)
  400aee:	4b1d      	ldr	r3, [pc, #116]	; (400b64 <config_ADC_TEMP+0x9c>)
  400af0:	4798      	blx	r3
		
	AFEC0->AFEC_MR |= 3;
  400af2:	4a18      	ldr	r2, [pc, #96]	; (400b54 <config_ADC_TEMP+0x8c>)
  400af4:	4b17      	ldr	r3, [pc, #92]	; (400b54 <config_ADC_TEMP+0x8c>)
  400af6:	685b      	ldr	r3, [r3, #4]
  400af8:	f043 0303 	orr.w	r3, r3, #3
  400afc:	6053      	str	r3, [r2, #4]
  
	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Temp_callback, 1); 
  400afe:	2301      	movs	r3, #1
  400b00:	4a19      	ldr	r2, [pc, #100]	; (400b68 <config_ADC_TEMP+0xa0>)
  400b02:	2100      	movs	r1, #0
  400b04:	4813      	ldr	r0, [pc, #76]	; (400b54 <config_ADC_TEMP+0x8c>)
  400b06:	4c19      	ldr	r4, [pc, #100]	; (400b6c <config_ADC_TEMP+0xa4>)
  400b08:	47a0      	blx	r4
   
	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400b0a:	f107 030c 	add.w	r3, r7, #12
  400b0e:	4618      	mov	r0, r3
  400b10:	4b17      	ldr	r3, [pc, #92]	; (400b70 <config_ADC_TEMP+0xa8>)
  400b12:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400b14:	2300      	movs	r3, #0
  400b16:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  400b18:	f107 030c 	add.w	r3, r7, #12
  400b1c:	461a      	mov	r2, r3
  400b1e:	2100      	movs	r1, #0
  400b20:	480c      	ldr	r0, [pc, #48]	; (400b54 <config_ADC_TEMP+0x8c>)
  400b22:	4b14      	ldr	r3, [pc, #80]	; (400b74 <config_ADC_TEMP+0xac>)
  400b24:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, canal_generico_pino, 0x200);
  400b26:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b2a:	2100      	movs	r1, #0
  400b2c:	4809      	ldr	r0, [pc, #36]	; (400b54 <config_ADC_TEMP+0x8c>)
  400b2e:	4b12      	ldr	r3, [pc, #72]	; (400b78 <config_ADC_TEMP+0xb0>)
  400b30:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400b32:	1d3b      	adds	r3, r7, #4
  400b34:	4618      	mov	r0, r3
  400b36:	4b11      	ldr	r3, [pc, #68]	; (400b7c <config_ADC_TEMP+0xb4>)
  400b38:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400b3a:	1d3b      	adds	r3, r7, #4
  400b3c:	4619      	mov	r1, r3
  400b3e:	4805      	ldr	r0, [pc, #20]	; (400b54 <config_ADC_TEMP+0x8c>)
  400b40:	4b0f      	ldr	r3, [pc, #60]	; (400b80 <config_ADC_TEMP+0xb8>)
  400b42:	4798      	blx	r3

	/* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, canal_generico_pino);
  400b44:	2100      	movs	r1, #0
  400b46:	4803      	ldr	r0, [pc, #12]	; (400b54 <config_ADC_TEMP+0x8c>)
  400b48:	4b0e      	ldr	r3, [pc, #56]	; (400b84 <config_ADC_TEMP+0xbc>)
  400b4a:	4798      	blx	r3
}
  400b4c:	bf00      	nop
  400b4e:	372c      	adds	r7, #44	; 0x2c
  400b50:	46bd      	mov	sp, r7
  400b52:	bd90      	pop	{r4, r7, pc}
  400b54:	4003c000 	.word	0x4003c000
  400b58:	00401fc1 	.word	0x00401fc1
  400b5c:	00401c51 	.word	0x00401c51
  400b60:	00401d01 	.word	0x00401d01
  400b64:	004003fd 	.word	0x004003fd
  400b68:	004009f9 	.word	0x004009f9
  400b6c:	00401d99 	.word	0x00401d99
  400b70:	00401cb1 	.word	0x00401cb1
  400b74:	00401b75 	.word	0x00401b75
  400b78:	004004b9 	.word	0x004004b9
  400b7c:	00401cd1 	.word	0x00401cd1
  400b80:	00401c09 	.word	0x00401c09
  400b84:	00400441 	.word	0x00400441

00400b88 <config_DAC>:

static void config_DAC(void){
  400b88:	b580      	push	{r7, lr}
  400b8a:	af00      	add	r7, sp, #0
	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);
  400b8c:	201e      	movs	r0, #30
  400b8e:	4b05      	ldr	r3, [pc, #20]	; (400ba4 <config_DAC+0x1c>)
  400b90:	4798      	blx	r3

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  400b92:	4805      	ldr	r0, [pc, #20]	; (400ba8 <config_DAC+0x20>)
  400b94:	4b05      	ldr	r3, [pc, #20]	; (400bac <config_DAC+0x24>)
  400b96:	4798      	blx	r3
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  400b98:	2100      	movs	r1, #0
  400b9a:	4803      	ldr	r0, [pc, #12]	; (400ba8 <config_DAC+0x20>)
  400b9c:	4b04      	ldr	r3, [pc, #16]	; (400bb0 <config_DAC+0x28>)
  400b9e:	4798      	blx	r3
}
  400ba0:	bf00      	nop
  400ba2:	bd80      	pop	{r7, pc}
  400ba4:	004005ad 	.word	0x004005ad
  400ba8:	40040000 	.word	0x40040000
  400bac:	004001ad 	.word	0x004001ad
  400bb0:	00400205 	.word	0x00400205

00400bb4 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  400bb4:	b590      	push	{r4, r7, lr}
  400bb6:	b08b      	sub	sp, #44	; 0x2c
  400bb8:	af02      	add	r7, sp, #8
  400bba:	60f8      	str	r0, [r7, #12]
  400bbc:	60b9      	str	r1, [r7, #8]
  400bbe:	607a      	str	r2, [r7, #4]
  400bc0:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  400bc2:	4b1f      	ldr	r3, [pc, #124]	; (400c40 <TC_init+0x8c>)
  400bc4:	4798      	blx	r3
  400bc6:	61f8      	str	r0, [r7, #28]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  400bc8:	68bb      	ldr	r3, [r7, #8]
  400bca:	4618      	mov	r0, r3
  400bcc:	4b1d      	ldr	r3, [pc, #116]	; (400c44 <TC_init+0x90>)
  400bce:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400bd0:	6838      	ldr	r0, [r7, #0]
  400bd2:	f107 0114 	add.w	r1, r7, #20
  400bd6:	f107 0218 	add.w	r2, r7, #24
  400bda:	69fb      	ldr	r3, [r7, #28]
  400bdc:	9300      	str	r3, [sp, #0]
  400bde:	460b      	mov	r3, r1
  400be0:	69f9      	ldr	r1, [r7, #28]
  400be2:	4c19      	ldr	r4, [pc, #100]	; (400c48 <TC_init+0x94>)
  400be4:	47a0      	blx	r4
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  400be6:	2301      	movs	r3, #1
  400be8:	617b      	str	r3, [r7, #20]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  400bea:	6879      	ldr	r1, [r7, #4]
  400bec:	697b      	ldr	r3, [r7, #20]
  400bee:	f443 231c 	orr.w	r3, r3, #638976	; 0x9c000
  400bf2:	461a      	mov	r2, r3
  400bf4:	68f8      	ldr	r0, [r7, #12]
  400bf6:	4b15      	ldr	r3, [pc, #84]	; (400c4c <TC_init+0x98>)
  400bf8:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  400bfa:	6879      	ldr	r1, [r7, #4]
  400bfc:	69bb      	ldr	r3, [r7, #24]
  400bfe:	69fa      	ldr	r2, [r7, #28]
  400c00:	fbb2 f2f3 	udiv	r2, r2, r3
  400c04:	683b      	ldr	r3, [r7, #0]
  400c06:	fbb2 f3f3 	udiv	r3, r2, r3
  400c0a:	08db      	lsrs	r3, r3, #3
  400c0c:	461a      	mov	r2, r3
  400c0e:	68f8      	ldr	r0, [r7, #12]
  400c10:	4b0f      	ldr	r3, [pc, #60]	; (400c50 <TC_init+0x9c>)
  400c12:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  400c14:	6879      	ldr	r1, [r7, #4]
  400c16:	69bb      	ldr	r3, [r7, #24]
  400c18:	69fa      	ldr	r2, [r7, #28]
  400c1a:	fbb2 f2f3 	udiv	r2, r2, r3
  400c1e:	683b      	ldr	r3, [r7, #0]
  400c20:	fbb2 f3f3 	udiv	r3, r2, r3
  400c24:	091b      	lsrs	r3, r3, #4
  400c26:	461a      	mov	r2, r3
  400c28:	68f8      	ldr	r0, [r7, #12]
  400c2a:	4b0a      	ldr	r3, [pc, #40]	; (400c54 <TC_init+0xa0>)
  400c2c:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	4619      	mov	r1, r3
  400c32:	68f8      	ldr	r0, [r7, #12]
  400c34:	4b08      	ldr	r3, [pc, #32]	; (400c58 <TC_init+0xa4>)
  400c36:	4798      	blx	r3
}
  400c38:	bf00      	nop
  400c3a:	3724      	adds	r7, #36	; 0x24
  400c3c:	46bd      	mov	sp, r7
  400c3e:	bd90      	pop	{r4, r7, pc}
  400c40:	00400585 	.word	0x00400585
  400c44:	004024d9 	.word	0x004024d9
  400c48:	00400db5 	.word	0x00400db5
  400c4c:	00400ce9 	.word	0x00400ce9
  400c50:	00400d6b 	.word	0x00400d6b
  400c54:	00400d45 	.word	0x00400d45
  400c58:	00400d23 	.word	0x00400d23

00400c5c <BUT_init>:

void BUT_init(void){
  400c5c:	b580      	push	{r7, lr}
  400c5e:	af00      	add	r7, sp, #0
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  400c60:	200a      	movs	r0, #10
  400c62:	4b05      	ldr	r3, [pc, #20]	; (400c78 <BUT_init+0x1c>)
  400c64:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  400c66:	2209      	movs	r2, #9
  400c68:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400c6c:	4803      	ldr	r0, [pc, #12]	; (400c7c <BUT_init+0x20>)
  400c6e:	4b04      	ldr	r3, [pc, #16]	; (400c80 <BUT_init+0x24>)
  400c70:	4798      	blx	r3

	/* habilita interrup?c?o do PIO que controla o botao */
	/* e configura sua prioridade                        */
	//NVIC_EnableIRQ(BUT_PIO_ID);
	//NVIC_SetPriority(BUT_PIO_ID, 1);
};
  400c72:	bf00      	nop
  400c74:	bd80      	pop	{r7, pc}
  400c76:	bf00      	nop
  400c78:	004024d9 	.word	0x004024d9
  400c7c:	400e0e00 	.word	0x400e0e00
  400c80:	0040201d 	.word	0x0040201d

00400c84 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400c84:	b598      	push	{r3, r4, r7, lr}
  400c86:	af00      	add	r7, sp, #0

	/* Initialize the SAM system. */
	sysclk_init();
  400c88:	4b0b      	ldr	r3, [pc, #44]	; (400cb8 <main+0x34>)
  400c8a:	4798      	blx	r3
	ioport_init();
  400c8c:	4b0b      	ldr	r3, [pc, #44]	; (400cbc <main+0x38>)
  400c8e:	4798      	blx	r3
	board_init();
  400c90:	4b0b      	ldr	r3, [pc, #44]	; (400cc0 <main+0x3c>)
  400c92:	4798      	blx	r3
  
	/* inicializa delay */
	delay_init(sysclk_get_cpu_hz());

	/* inicializa console (printf) */
	configure_console();
  400c94:	4b0b      	ldr	r3, [pc, #44]	; (400cc4 <main+0x40>)
  400c96:	4798      	blx	r3
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
  400c98:	4b0b      	ldr	r3, [pc, #44]	; (400cc8 <main+0x44>)
  400c9a:	4798      	blx	r3
  
	/* Output example information. */
	puts(STRING_HEADER);
  400c9c:	480b      	ldr	r0, [pc, #44]	; (400ccc <main+0x48>)
  400c9e:	4b0c      	ldr	r3, [pc, #48]	; (400cd0 <main+0x4c>)
  400ca0:	4798      	blx	r3
	
	BUT_init();
  400ca2:	4b0c      	ldr	r3, [pc, #48]	; (400cd4 <main+0x50>)
  400ca4:	4798      	blx	r3
	
	TC_init(TC0, ID_TC0, 0, 100000);
  400ca6:	4b0c      	ldr	r3, [pc, #48]	; (400cd8 <main+0x54>)
  400ca8:	2200      	movs	r2, #0
  400caa:	2117      	movs	r1, #23
  400cac:	480b      	ldr	r0, [pc, #44]	; (400cdc <main+0x58>)
  400cae:	4c0c      	ldr	r4, [pc, #48]	; (400ce0 <main+0x5c>)
  400cb0:	47a0      	blx	r4

	config_DAC();
  400cb2:	4b0c      	ldr	r3, [pc, #48]	; (400ce4 <main+0x60>)
  400cb4:	4798      	blx	r3

	while (1) {
  400cb6:	e7fe      	b.n	400cb6 <main+0x32>
  400cb8:	0040115d 	.word	0x0040115d
  400cbc:	004005c9 	.word	0x004005c9
  400cc0:	0040172d 	.word	0x0040172d
  400cc4:	00400a91 	.word	0x00400a91
  400cc8:	00400ac9 	.word	0x00400ac9
  400ccc:	004049bc 	.word	0x004049bc
  400cd0:	00402f75 	.word	0x00402f75
  400cd4:	00400c5d 	.word	0x00400c5d
  400cd8:	000186a0 	.word	0x000186a0
  400cdc:	4000c000 	.word	0x4000c000
  400ce0:	00400bb5 	.word	0x00400bb5
  400ce4:	00400b89 	.word	0x00400b89

00400ce8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ce8:	b480      	push	{r7}
  400cea:	b087      	sub	sp, #28
  400cec:	af00      	add	r7, sp, #0
  400cee:	60f8      	str	r0, [r7, #12]
  400cf0:	60b9      	str	r1, [r7, #8]
  400cf2:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400cf4:	68fa      	ldr	r2, [r7, #12]
  400cf6:	68bb      	ldr	r3, [r7, #8]
  400cf8:	019b      	lsls	r3, r3, #6
  400cfa:	4413      	add	r3, r2
  400cfc:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400cfe:	697b      	ldr	r3, [r7, #20]
  400d00:	2202      	movs	r2, #2
  400d02:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400d04:	697b      	ldr	r3, [r7, #20]
  400d06:	f04f 32ff 	mov.w	r2, #4294967295
  400d0a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400d0c:	697b      	ldr	r3, [r7, #20]
  400d0e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400d10:	697b      	ldr	r3, [r7, #20]
  400d12:	687a      	ldr	r2, [r7, #4]
  400d14:	605a      	str	r2, [r3, #4]
}
  400d16:	bf00      	nop
  400d18:	371c      	adds	r7, #28
  400d1a:	46bd      	mov	sp, r7
  400d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d20:	4770      	bx	lr

00400d22 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400d22:	b480      	push	{r7}
  400d24:	b083      	sub	sp, #12
  400d26:	af00      	add	r7, sp, #0
  400d28:	6078      	str	r0, [r7, #4]
  400d2a:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400d2c:	687a      	ldr	r2, [r7, #4]
  400d2e:	683b      	ldr	r3, [r7, #0]
  400d30:	019b      	lsls	r3, r3, #6
  400d32:	4413      	add	r3, r2
  400d34:	2205      	movs	r2, #5
  400d36:	601a      	str	r2, [r3, #0]
}
  400d38:	bf00      	nop
  400d3a:	370c      	adds	r7, #12
  400d3c:	46bd      	mov	sp, r7
  400d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d42:	4770      	bx	lr

00400d44 <tc_write_ra>:
 */
void tc_write_ra(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400d44:	b480      	push	{r7}
  400d46:	b085      	sub	sp, #20
  400d48:	af00      	add	r7, sp, #0
  400d4a:	60f8      	str	r0, [r7, #12]
  400d4c:	60b9      	str	r1, [r7, #8]
  400d4e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400d50:	68fa      	ldr	r2, [r7, #12]
  400d52:	68bb      	ldr	r3, [r7, #8]
  400d54:	019b      	lsls	r3, r3, #6
  400d56:	4413      	add	r3, r2
  400d58:	3314      	adds	r3, #20
  400d5a:	687a      	ldr	r2, [r7, #4]
  400d5c:	601a      	str	r2, [r3, #0]
}
  400d5e:	bf00      	nop
  400d60:	3714      	adds	r7, #20
  400d62:	46bd      	mov	sp, r7
  400d64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d68:	4770      	bx	lr

00400d6a <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400d6a:	b480      	push	{r7}
  400d6c:	b085      	sub	sp, #20
  400d6e:	af00      	add	r7, sp, #0
  400d70:	60f8      	str	r0, [r7, #12]
  400d72:	60b9      	str	r1, [r7, #8]
  400d74:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400d76:	68fa      	ldr	r2, [r7, #12]
  400d78:	68bb      	ldr	r3, [r7, #8]
  400d7a:	019b      	lsls	r3, r3, #6
  400d7c:	4413      	add	r3, r2
  400d7e:	331c      	adds	r3, #28
  400d80:	687a      	ldr	r2, [r7, #4]
  400d82:	601a      	str	r2, [r3, #0]
}
  400d84:	bf00      	nop
  400d86:	3714      	adds	r7, #20
  400d88:	46bd      	mov	sp, r7
  400d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8e:	4770      	bx	lr

00400d90 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400d90:	b480      	push	{r7}
  400d92:	b085      	sub	sp, #20
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
  400d98:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d9a:	687a      	ldr	r2, [r7, #4]
  400d9c:	683b      	ldr	r3, [r7, #0]
  400d9e:	019b      	lsls	r3, r3, #6
  400da0:	4413      	add	r3, r2
  400da2:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400da4:	68fb      	ldr	r3, [r7, #12]
  400da6:	6a1b      	ldr	r3, [r3, #32]
}
  400da8:	4618      	mov	r0, r3
  400daa:	3714      	adds	r7, #20
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr

00400db4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400db4:	b480      	push	{r7}
  400db6:	b08d      	sub	sp, #52	; 0x34
  400db8:	af00      	add	r7, sp, #0
  400dba:	60f8      	str	r0, [r7, #12]
  400dbc:	60b9      	str	r1, [r7, #8]
  400dbe:	607a      	str	r2, [r7, #4]
  400dc0:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400dc2:	2302      	movs	r3, #2
  400dc4:	613b      	str	r3, [r7, #16]
  400dc6:	2308      	movs	r3, #8
  400dc8:	617b      	str	r3, [r7, #20]
  400dca:	2320      	movs	r3, #32
  400dcc:	61bb      	str	r3, [r7, #24]
  400dce:	2380      	movs	r3, #128	; 0x80
  400dd0:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400dd4:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400dd6:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400dd8:	2300      	movs	r3, #0
  400dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  400ddc:	e01a      	b.n	400e14 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400de0:	009b      	lsls	r3, r3, #2
  400de2:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400de6:	4413      	add	r3, r2
  400de8:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400dec:	68ba      	ldr	r2, [r7, #8]
  400dee:	fbb2 f3f3 	udiv	r3, r2, r3
  400df2:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400df6:	0c1b      	lsrs	r3, r3, #16
  400df8:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400dfa:	68fa      	ldr	r2, [r7, #12]
  400dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400dfe:	429a      	cmp	r2, r3
  400e00:	d901      	bls.n	400e06 <tc_find_mck_divisor+0x52>
			return 0;
  400e02:	2300      	movs	r3, #0
  400e04:	e023      	b.n	400e4e <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400e06:	68fa      	ldr	r2, [r7, #12]
  400e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e0a:	429a      	cmp	r2, r3
  400e0c:	d206      	bcs.n	400e1c <tc_find_mck_divisor+0x68>
			ul_index++) {
  400e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e10:	3301      	adds	r3, #1
  400e12:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e16:	2b04      	cmp	r3, #4
  400e18:	d9e1      	bls.n	400dde <tc_find_mck_divisor+0x2a>
  400e1a:	e000      	b.n	400e1e <tc_find_mck_divisor+0x6a>
			break;
  400e1c:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e20:	2b04      	cmp	r3, #4
  400e22:	d901      	bls.n	400e28 <tc_find_mck_divisor+0x74>
		return 0;
  400e24:	2300      	movs	r3, #0
  400e26:	e012      	b.n	400e4e <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	2b00      	cmp	r3, #0
  400e2c:	d008      	beq.n	400e40 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e30:	009b      	lsls	r3, r3, #2
  400e32:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400e36:	4413      	add	r3, r2
  400e38:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400e3c:	687b      	ldr	r3, [r7, #4]
  400e3e:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400e40:	683b      	ldr	r3, [r7, #0]
  400e42:	2b00      	cmp	r3, #0
  400e44:	d002      	beq.n	400e4c <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400e46:	683b      	ldr	r3, [r7, #0]
  400e48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400e4a:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400e4c:	2301      	movs	r3, #1
}
  400e4e:	4618      	mov	r0, r3
  400e50:	3734      	adds	r7, #52	; 0x34
  400e52:	46bd      	mov	sp, r7
  400e54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e58:	4770      	bx	lr
	...

00400e5c <osc_enable>:
{
  400e5c:	b580      	push	{r7, lr}
  400e5e:	b082      	sub	sp, #8
  400e60:	af00      	add	r7, sp, #0
  400e62:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e64:	687b      	ldr	r3, [r7, #4]
  400e66:	2b07      	cmp	r3, #7
  400e68:	d831      	bhi.n	400ece <osc_enable+0x72>
  400e6a:	a201      	add	r2, pc, #4	; (adr r2, 400e70 <osc_enable+0x14>)
  400e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e70:	00400ecd 	.word	0x00400ecd
  400e74:	00400e91 	.word	0x00400e91
  400e78:	00400e99 	.word	0x00400e99
  400e7c:	00400ea1 	.word	0x00400ea1
  400e80:	00400ea9 	.word	0x00400ea9
  400e84:	00400eb1 	.word	0x00400eb1
  400e88:	00400eb9 	.word	0x00400eb9
  400e8c:	00400ec3 	.word	0x00400ec3
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400e90:	2000      	movs	r0, #0
  400e92:	4b11      	ldr	r3, [pc, #68]	; (400ed8 <osc_enable+0x7c>)
  400e94:	4798      	blx	r3
		break;
  400e96:	e01a      	b.n	400ece <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400e98:	2001      	movs	r0, #1
  400e9a:	4b0f      	ldr	r3, [pc, #60]	; (400ed8 <osc_enable+0x7c>)
  400e9c:	4798      	blx	r3
		break;
  400e9e:	e016      	b.n	400ece <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400ea0:	2000      	movs	r0, #0
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <osc_enable+0x80>)
  400ea4:	4798      	blx	r3
		break;
  400ea6:	e012      	b.n	400ece <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400ea8:	2010      	movs	r0, #16
  400eaa:	4b0c      	ldr	r3, [pc, #48]	; (400edc <osc_enable+0x80>)
  400eac:	4798      	blx	r3
		break;
  400eae:	e00e      	b.n	400ece <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400eb0:	2020      	movs	r0, #32
  400eb2:	4b0a      	ldr	r3, [pc, #40]	; (400edc <osc_enable+0x80>)
  400eb4:	4798      	blx	r3
		break;
  400eb6:	e00a      	b.n	400ece <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400eb8:	213e      	movs	r1, #62	; 0x3e
  400eba:	2000      	movs	r0, #0
  400ebc:	4b08      	ldr	r3, [pc, #32]	; (400ee0 <osc_enable+0x84>)
  400ebe:	4798      	blx	r3
		break;
  400ec0:	e005      	b.n	400ece <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400ec2:	213e      	movs	r1, #62	; 0x3e
  400ec4:	2001      	movs	r0, #1
  400ec6:	4b06      	ldr	r3, [pc, #24]	; (400ee0 <osc_enable+0x84>)
  400ec8:	4798      	blx	r3
		break;
  400eca:	e000      	b.n	400ece <osc_enable+0x72>
		break;
  400ecc:	bf00      	nop
}
  400ece:	bf00      	nop
  400ed0:	3708      	adds	r7, #8
  400ed2:	46bd      	mov	sp, r7
  400ed4:	bd80      	pop	{r7, pc}
  400ed6:	bf00      	nop
  400ed8:	00402315 	.word	0x00402315
  400edc:	00402381 	.word	0x00402381
  400ee0:	004023f1 	.word	0x004023f1

00400ee4 <osc_is_ready>:
{
  400ee4:	b580      	push	{r7, lr}
  400ee6:	b082      	sub	sp, #8
  400ee8:	af00      	add	r7, sp, #0
  400eea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400eec:	687b      	ldr	r3, [r7, #4]
  400eee:	2b07      	cmp	r3, #7
  400ef0:	d826      	bhi.n	400f40 <osc_is_ready+0x5c>
  400ef2:	a201      	add	r2, pc, #4	; (adr r2, 400ef8 <osc_is_ready+0x14>)
  400ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ef8:	00400f19 	.word	0x00400f19
  400efc:	00400f1d 	.word	0x00400f1d
  400f00:	00400f1d 	.word	0x00400f1d
  400f04:	00400f2f 	.word	0x00400f2f
  400f08:	00400f2f 	.word	0x00400f2f
  400f0c:	00400f2f 	.word	0x00400f2f
  400f10:	00400f2f 	.word	0x00400f2f
  400f14:	00400f2f 	.word	0x00400f2f
		return 1;
  400f18:	2301      	movs	r3, #1
  400f1a:	e012      	b.n	400f42 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400f1c:	4b0b      	ldr	r3, [pc, #44]	; (400f4c <osc_is_ready+0x68>)
  400f1e:	4798      	blx	r3
  400f20:	4603      	mov	r3, r0
  400f22:	2b00      	cmp	r3, #0
  400f24:	bf14      	ite	ne
  400f26:	2301      	movne	r3, #1
  400f28:	2300      	moveq	r3, #0
  400f2a:	b2db      	uxtb	r3, r3
  400f2c:	e009      	b.n	400f42 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400f2e:	4b08      	ldr	r3, [pc, #32]	; (400f50 <osc_is_ready+0x6c>)
  400f30:	4798      	blx	r3
  400f32:	4603      	mov	r3, r0
  400f34:	2b00      	cmp	r3, #0
  400f36:	bf14      	ite	ne
  400f38:	2301      	movne	r3, #1
  400f3a:	2300      	moveq	r3, #0
  400f3c:	b2db      	uxtb	r3, r3
  400f3e:	e000      	b.n	400f42 <osc_is_ready+0x5e>
	return 0;
  400f40:	2300      	movs	r3, #0
}
  400f42:	4618      	mov	r0, r3
  400f44:	3708      	adds	r7, #8
  400f46:	46bd      	mov	sp, r7
  400f48:	bd80      	pop	{r7, pc}
  400f4a:	bf00      	nop
  400f4c:	0040234d 	.word	0x0040234d
  400f50:	00402469 	.word	0x00402469

00400f54 <osc_get_rate>:
{
  400f54:	b480      	push	{r7}
  400f56:	b083      	sub	sp, #12
  400f58:	af00      	add	r7, sp, #0
  400f5a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400f5c:	687b      	ldr	r3, [r7, #4]
  400f5e:	2b07      	cmp	r3, #7
  400f60:	d825      	bhi.n	400fae <osc_get_rate+0x5a>
  400f62:	a201      	add	r2, pc, #4	; (adr r2, 400f68 <osc_get_rate+0x14>)
  400f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f68:	00400f89 	.word	0x00400f89
  400f6c:	00400f8f 	.word	0x00400f8f
  400f70:	00400f95 	.word	0x00400f95
  400f74:	00400f9b 	.word	0x00400f9b
  400f78:	00400f9f 	.word	0x00400f9f
  400f7c:	00400fa3 	.word	0x00400fa3
  400f80:	00400fa7 	.word	0x00400fa7
  400f84:	00400fab 	.word	0x00400fab
		return OSC_SLCK_32K_RC_HZ;
  400f88:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400f8c:	e010      	b.n	400fb0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f92:	e00d      	b.n	400fb0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400f94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f98:	e00a      	b.n	400fb0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400f9a:	4b08      	ldr	r3, [pc, #32]	; (400fbc <osc_get_rate+0x68>)
  400f9c:	e008      	b.n	400fb0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400f9e:	4b08      	ldr	r3, [pc, #32]	; (400fc0 <osc_get_rate+0x6c>)
  400fa0:	e006      	b.n	400fb0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400fa2:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <osc_get_rate+0x70>)
  400fa4:	e004      	b.n	400fb0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400fa6:	4b07      	ldr	r3, [pc, #28]	; (400fc4 <osc_get_rate+0x70>)
  400fa8:	e002      	b.n	400fb0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400faa:	4b06      	ldr	r3, [pc, #24]	; (400fc4 <osc_get_rate+0x70>)
  400fac:	e000      	b.n	400fb0 <osc_get_rate+0x5c>
	return 0;
  400fae:	2300      	movs	r3, #0
}
  400fb0:	4618      	mov	r0, r3
  400fb2:	370c      	adds	r7, #12
  400fb4:	46bd      	mov	sp, r7
  400fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fba:	4770      	bx	lr
  400fbc:	003d0900 	.word	0x003d0900
  400fc0:	007a1200 	.word	0x007a1200
  400fc4:	00b71b00 	.word	0x00b71b00

00400fc8 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400fc8:	b580      	push	{r7, lr}
  400fca:	b082      	sub	sp, #8
  400fcc:	af00      	add	r7, sp, #0
  400fce:	4603      	mov	r3, r0
  400fd0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400fd2:	bf00      	nop
  400fd4:	79fb      	ldrb	r3, [r7, #7]
  400fd6:	4618      	mov	r0, r3
  400fd8:	4b05      	ldr	r3, [pc, #20]	; (400ff0 <osc_wait_ready+0x28>)
  400fda:	4798      	blx	r3
  400fdc:	4603      	mov	r3, r0
  400fde:	f083 0301 	eor.w	r3, r3, #1
  400fe2:	b2db      	uxtb	r3, r3
  400fe4:	2b00      	cmp	r3, #0
  400fe6:	d1f5      	bne.n	400fd4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400fe8:	bf00      	nop
  400fea:	3708      	adds	r7, #8
  400fec:	46bd      	mov	sp, r7
  400fee:	bd80      	pop	{r7, pc}
  400ff0:	00400ee5 	.word	0x00400ee5

00400ff4 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400ff4:	b580      	push	{r7, lr}
  400ff6:	b086      	sub	sp, #24
  400ff8:	af00      	add	r7, sp, #0
  400ffa:	60f8      	str	r0, [r7, #12]
  400ffc:	607a      	str	r2, [r7, #4]
  400ffe:	603b      	str	r3, [r7, #0]
  401000:	460b      	mov	r3, r1
  401002:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401004:	687b      	ldr	r3, [r7, #4]
  401006:	2b00      	cmp	r3, #0
  401008:	d107      	bne.n	40101a <pll_config_init+0x26>
  40100a:	683b      	ldr	r3, [r7, #0]
  40100c:	2b00      	cmp	r3, #0
  40100e:	d104      	bne.n	40101a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401010:	68fb      	ldr	r3, [r7, #12]
  401012:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401016:	601a      	str	r2, [r3, #0]
  401018:	e019      	b.n	40104e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40101a:	7afb      	ldrb	r3, [r7, #11]
  40101c:	4618      	mov	r0, r3
  40101e:	4b0e      	ldr	r3, [pc, #56]	; (401058 <pll_config_init+0x64>)
  401020:	4798      	blx	r3
  401022:	4602      	mov	r2, r0
  401024:	687b      	ldr	r3, [r7, #4]
  401026:	fbb2 f3f3 	udiv	r3, r2, r3
  40102a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40102c:	697b      	ldr	r3, [r7, #20]
  40102e:	683a      	ldr	r2, [r7, #0]
  401030:	fb02 f303 	mul.w	r3, r2, r3
  401034:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401036:	683b      	ldr	r3, [r7, #0]
  401038:	3b01      	subs	r3, #1
  40103a:	041a      	lsls	r2, r3, #16
  40103c:	4b07      	ldr	r3, [pc, #28]	; (40105c <pll_config_init+0x68>)
  40103e:	4013      	ands	r3, r2
  401040:	687a      	ldr	r2, [r7, #4]
  401042:	b2d2      	uxtb	r2, r2
  401044:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401046:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40104a:	68fb      	ldr	r3, [r7, #12]
  40104c:	601a      	str	r2, [r3, #0]
	}
}
  40104e:	bf00      	nop
  401050:	3718      	adds	r7, #24
  401052:	46bd      	mov	sp, r7
  401054:	bd80      	pop	{r7, pc}
  401056:	bf00      	nop
  401058:	00400f55 	.word	0x00400f55
  40105c:	07ff0000 	.word	0x07ff0000

00401060 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401060:	b580      	push	{r7, lr}
  401062:	b082      	sub	sp, #8
  401064:	af00      	add	r7, sp, #0
  401066:	6078      	str	r0, [r7, #4]
  401068:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40106a:	683b      	ldr	r3, [r7, #0]
  40106c:	2b00      	cmp	r3, #0
  40106e:	d108      	bne.n	401082 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401070:	4b09      	ldr	r3, [pc, #36]	; (401098 <pll_enable+0x38>)
  401072:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401074:	4a09      	ldr	r2, [pc, #36]	; (40109c <pll_enable+0x3c>)
  401076:	687b      	ldr	r3, [r7, #4]
  401078:	681b      	ldr	r3, [r3, #0]
  40107a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40107e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401080:	e005      	b.n	40108e <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401082:	4a06      	ldr	r2, [pc, #24]	; (40109c <pll_enable+0x3c>)
  401084:	687b      	ldr	r3, [r7, #4]
  401086:	681b      	ldr	r3, [r3, #0]
  401088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40108c:	61d3      	str	r3, [r2, #28]
}
  40108e:	bf00      	nop
  401090:	3708      	adds	r7, #8
  401092:	46bd      	mov	sp, r7
  401094:	bd80      	pop	{r7, pc}
  401096:	bf00      	nop
  401098:	00402485 	.word	0x00402485
  40109c:	400e0600 	.word	0x400e0600

004010a0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4010a0:	b580      	push	{r7, lr}
  4010a2:	b082      	sub	sp, #8
  4010a4:	af00      	add	r7, sp, #0
  4010a6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4010a8:	687b      	ldr	r3, [r7, #4]
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	d103      	bne.n	4010b6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4010ae:	4b05      	ldr	r3, [pc, #20]	; (4010c4 <pll_is_locked+0x24>)
  4010b0:	4798      	blx	r3
  4010b2:	4603      	mov	r3, r0
  4010b4:	e002      	b.n	4010bc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4010b6:	4b04      	ldr	r3, [pc, #16]	; (4010c8 <pll_is_locked+0x28>)
  4010b8:	4798      	blx	r3
  4010ba:	4603      	mov	r3, r0
	}
}
  4010bc:	4618      	mov	r0, r3
  4010be:	3708      	adds	r7, #8
  4010c0:	46bd      	mov	sp, r7
  4010c2:	bd80      	pop	{r7, pc}
  4010c4:	004024a1 	.word	0x004024a1
  4010c8:	004024bd 	.word	0x004024bd

004010cc <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4010cc:	b580      	push	{r7, lr}
  4010ce:	b082      	sub	sp, #8
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	4603      	mov	r3, r0
  4010d4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4010d6:	79fb      	ldrb	r3, [r7, #7]
  4010d8:	3b03      	subs	r3, #3
  4010da:	2b04      	cmp	r3, #4
  4010dc:	d808      	bhi.n	4010f0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4010de:	79fb      	ldrb	r3, [r7, #7]
  4010e0:	4618      	mov	r0, r3
  4010e2:	4b06      	ldr	r3, [pc, #24]	; (4010fc <pll_enable_source+0x30>)
  4010e4:	4798      	blx	r3
		osc_wait_ready(e_src);
  4010e6:	79fb      	ldrb	r3, [r7, #7]
  4010e8:	4618      	mov	r0, r3
  4010ea:	4b05      	ldr	r3, [pc, #20]	; (401100 <pll_enable_source+0x34>)
  4010ec:	4798      	blx	r3
		break;
  4010ee:	e000      	b.n	4010f2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4010f0:	bf00      	nop
	}
}
  4010f2:	bf00      	nop
  4010f4:	3708      	adds	r7, #8
  4010f6:	46bd      	mov	sp, r7
  4010f8:	bd80      	pop	{r7, pc}
  4010fa:	bf00      	nop
  4010fc:	00400e5d 	.word	0x00400e5d
  401100:	00400fc9 	.word	0x00400fc9

00401104 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401104:	b580      	push	{r7, lr}
  401106:	b082      	sub	sp, #8
  401108:	af00      	add	r7, sp, #0
  40110a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40110c:	bf00      	nop
  40110e:	6878      	ldr	r0, [r7, #4]
  401110:	4b04      	ldr	r3, [pc, #16]	; (401124 <pll_wait_for_lock+0x20>)
  401112:	4798      	blx	r3
  401114:	4603      	mov	r3, r0
  401116:	2b00      	cmp	r3, #0
  401118:	d0f9      	beq.n	40110e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40111a:	2300      	movs	r3, #0
}
  40111c:	4618      	mov	r0, r3
  40111e:	3708      	adds	r7, #8
  401120:	46bd      	mov	sp, r7
  401122:	bd80      	pop	{r7, pc}
  401124:	004010a1 	.word	0x004010a1

00401128 <sysclk_get_main_hz>:
{
  401128:	b580      	push	{r7, lr}
  40112a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40112c:	2006      	movs	r0, #6
  40112e:	4b05      	ldr	r3, [pc, #20]	; (401144 <sysclk_get_main_hz+0x1c>)
  401130:	4798      	blx	r3
  401132:	4602      	mov	r2, r0
  401134:	4613      	mov	r3, r2
  401136:	009b      	lsls	r3, r3, #2
  401138:	4413      	add	r3, r2
  40113a:	009a      	lsls	r2, r3, #2
  40113c:	4413      	add	r3, r2
}
  40113e:	4618      	mov	r0, r3
  401140:	bd80      	pop	{r7, pc}
  401142:	bf00      	nop
  401144:	00400f55 	.word	0x00400f55

00401148 <sysclk_get_cpu_hz>:
{
  401148:	b580      	push	{r7, lr}
  40114a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40114c:	4b02      	ldr	r3, [pc, #8]	; (401158 <sysclk_get_cpu_hz+0x10>)
  40114e:	4798      	blx	r3
  401150:	4603      	mov	r3, r0
}
  401152:	4618      	mov	r0, r3
  401154:	bd80      	pop	{r7, pc}
  401156:	bf00      	nop
  401158:	00401129 	.word	0x00401129

0040115c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40115c:	b590      	push	{r4, r7, lr}
  40115e:	b083      	sub	sp, #12
  401160:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401162:	4813      	ldr	r0, [pc, #76]	; (4011b0 <sysclk_init+0x54>)
  401164:	4b13      	ldr	r3, [pc, #76]	; (4011b4 <sysclk_init+0x58>)
  401166:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401168:	2006      	movs	r0, #6
  40116a:	4b13      	ldr	r3, [pc, #76]	; (4011b8 <sysclk_init+0x5c>)
  40116c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  40116e:	1d38      	adds	r0, r7, #4
  401170:	2319      	movs	r3, #25
  401172:	2201      	movs	r2, #1
  401174:	2106      	movs	r1, #6
  401176:	4c11      	ldr	r4, [pc, #68]	; (4011bc <sysclk_init+0x60>)
  401178:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40117a:	1d3b      	adds	r3, r7, #4
  40117c:	2100      	movs	r1, #0
  40117e:	4618      	mov	r0, r3
  401180:	4b0f      	ldr	r3, [pc, #60]	; (4011c0 <sysclk_init+0x64>)
  401182:	4798      	blx	r3
		pll_wait_for_lock(0);
  401184:	2000      	movs	r0, #0
  401186:	4b0f      	ldr	r3, [pc, #60]	; (4011c4 <sysclk_init+0x68>)
  401188:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40118a:	2002      	movs	r0, #2
  40118c:	4b0e      	ldr	r3, [pc, #56]	; (4011c8 <sysclk_init+0x6c>)
  40118e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401190:	2000      	movs	r0, #0
  401192:	4b0e      	ldr	r3, [pc, #56]	; (4011cc <sysclk_init+0x70>)
  401194:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401196:	4b0e      	ldr	r3, [pc, #56]	; (4011d0 <sysclk_init+0x74>)
  401198:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40119a:	4b0e      	ldr	r3, [pc, #56]	; (4011d4 <sysclk_init+0x78>)
  40119c:	4798      	blx	r3
  40119e:	4603      	mov	r3, r0
  4011a0:	4618      	mov	r0, r3
  4011a2:	4b04      	ldr	r3, [pc, #16]	; (4011b4 <sysclk_init+0x58>)
  4011a4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4011a6:	bf00      	nop
  4011a8:	370c      	adds	r7, #12
  4011aa:	46bd      	mov	sp, r7
  4011ac:	bd90      	pop	{r4, r7, pc}
  4011ae:	bf00      	nop
  4011b0:	11e1a300 	.word	0x11e1a300
  4011b4:	00402b49 	.word	0x00402b49
  4011b8:	004010cd 	.word	0x004010cd
  4011bc:	00400ff5 	.word	0x00400ff5
  4011c0:	00401061 	.word	0x00401061
  4011c4:	00401105 	.word	0x00401105
  4011c8:	00402215 	.word	0x00402215
  4011cc:	00402291 	.word	0x00402291
  4011d0:	004029e1 	.word	0x004029e1
  4011d4:	00401149 	.word	0x00401149

004011d8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4011d8:	b580      	push	{r7, lr}
  4011da:	b086      	sub	sp, #24
  4011dc:	af00      	add	r7, sp, #0
  4011de:	60f8      	str	r0, [r7, #12]
  4011e0:	60b9      	str	r1, [r7, #8]
  4011e2:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4011e4:	2300      	movs	r3, #0
  4011e6:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	2b00      	cmp	r3, #0
  4011ec:	d012      	beq.n	401214 <_read+0x3c>
		return -1;
  4011ee:	f04f 33ff 	mov.w	r3, #4294967295
  4011f2:	e013      	b.n	40121c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4011f4:	4b0b      	ldr	r3, [pc, #44]	; (401224 <_read+0x4c>)
  4011f6:	681b      	ldr	r3, [r3, #0]
  4011f8:	4a0b      	ldr	r2, [pc, #44]	; (401228 <_read+0x50>)
  4011fa:	6812      	ldr	r2, [r2, #0]
  4011fc:	68b9      	ldr	r1, [r7, #8]
  4011fe:	4610      	mov	r0, r2
  401200:	4798      	blx	r3
		ptr++;
  401202:	68bb      	ldr	r3, [r7, #8]
  401204:	3301      	adds	r3, #1
  401206:	60bb      	str	r3, [r7, #8]
		nChars++;
  401208:	697b      	ldr	r3, [r7, #20]
  40120a:	3301      	adds	r3, #1
  40120c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40120e:	687b      	ldr	r3, [r7, #4]
  401210:	3b01      	subs	r3, #1
  401212:	607b      	str	r3, [r7, #4]
  401214:	687b      	ldr	r3, [r7, #4]
  401216:	2b00      	cmp	r3, #0
  401218:	dcec      	bgt.n	4011f4 <_read+0x1c>
	}
	return nChars;
  40121a:	697b      	ldr	r3, [r7, #20]
}
  40121c:	4618      	mov	r0, r3
  40121e:	3718      	adds	r7, #24
  401220:	46bd      	mov	sp, r7
  401222:	bd80      	pop	{r7, pc}
  401224:	204066fc 	.word	0x204066fc
  401228:	20406704 	.word	0x20406704

0040122c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40122c:	b580      	push	{r7, lr}
  40122e:	b086      	sub	sp, #24
  401230:	af00      	add	r7, sp, #0
  401232:	60f8      	str	r0, [r7, #12]
  401234:	60b9      	str	r1, [r7, #8]
  401236:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401238:	2300      	movs	r3, #0
  40123a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	2b01      	cmp	r3, #1
  401240:	d01e      	beq.n	401280 <_write+0x54>
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	2b02      	cmp	r3, #2
  401246:	d01b      	beq.n	401280 <_write+0x54>
  401248:	68fb      	ldr	r3, [r7, #12]
  40124a:	2b03      	cmp	r3, #3
  40124c:	d018      	beq.n	401280 <_write+0x54>
		return -1;
  40124e:	f04f 33ff 	mov.w	r3, #4294967295
  401252:	e019      	b.n	401288 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401254:	4b0e      	ldr	r3, [pc, #56]	; (401290 <_write+0x64>)
  401256:	681a      	ldr	r2, [r3, #0]
  401258:	4b0e      	ldr	r3, [pc, #56]	; (401294 <_write+0x68>)
  40125a:	6818      	ldr	r0, [r3, #0]
  40125c:	68bb      	ldr	r3, [r7, #8]
  40125e:	1c59      	adds	r1, r3, #1
  401260:	60b9      	str	r1, [r7, #8]
  401262:	781b      	ldrb	r3, [r3, #0]
  401264:	4619      	mov	r1, r3
  401266:	4790      	blx	r2
  401268:	4603      	mov	r3, r0
  40126a:	2b00      	cmp	r3, #0
  40126c:	da02      	bge.n	401274 <_write+0x48>
			return -1;
  40126e:	f04f 33ff 	mov.w	r3, #4294967295
  401272:	e009      	b.n	401288 <_write+0x5c>
		}
		++nChars;
  401274:	697b      	ldr	r3, [r7, #20]
  401276:	3301      	adds	r3, #1
  401278:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40127a:	687b      	ldr	r3, [r7, #4]
  40127c:	3b01      	subs	r3, #1
  40127e:	607b      	str	r3, [r7, #4]
  401280:	687b      	ldr	r3, [r7, #4]
  401282:	2b00      	cmp	r3, #0
  401284:	d1e6      	bne.n	401254 <_write+0x28>
	}
	return nChars;
  401286:	697b      	ldr	r3, [r7, #20]
}
  401288:	4618      	mov	r0, r3
  40128a:	3718      	adds	r7, #24
  40128c:	46bd      	mov	sp, r7
  40128e:	bd80      	pop	{r7, pc}
  401290:	20406700 	.word	0x20406700
  401294:	20406704 	.word	0x20406704

00401298 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401298:	b480      	push	{r7}
  40129a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40129c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012a0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4012a4:	4b09      	ldr	r3, [pc, #36]	; (4012cc <SCB_EnableICache+0x34>)
  4012a6:	2200      	movs	r2, #0
  4012a8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4012ac:	4a07      	ldr	r2, [pc, #28]	; (4012cc <SCB_EnableICache+0x34>)
  4012ae:	4b07      	ldr	r3, [pc, #28]	; (4012cc <SCB_EnableICache+0x34>)
  4012b0:	695b      	ldr	r3, [r3, #20]
  4012b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4012b6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4012b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4012c0:	bf00      	nop
  4012c2:	46bd      	mov	sp, r7
  4012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	e000ed00 	.word	0xe000ed00

004012d0 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4012d0:	b480      	push	{r7}
  4012d2:	b08b      	sub	sp, #44	; 0x2c
  4012d4:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4012d6:	4b26      	ldr	r3, [pc, #152]	; (401370 <SCB_EnableDCache+0xa0>)
  4012d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4012dc:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4012de:	69fb      	ldr	r3, [r7, #28]
  4012e0:	0b5b      	lsrs	r3, r3, #13
  4012e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4012e6:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4012e8:	69fb      	ldr	r3, [r7, #28]
  4012ea:	f003 0307 	and.w	r3, r3, #7
  4012ee:	3304      	adds	r3, #4
  4012f0:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4012f2:	69fb      	ldr	r3, [r7, #28]
  4012f4:	08db      	lsrs	r3, r3, #3
  4012f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4012fa:	617b      	str	r3, [r7, #20]
  4012fc:	697b      	ldr	r3, [r7, #20]
  4012fe:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401300:	68bb      	ldr	r3, [r7, #8]
  401302:	fab3 f383 	clz	r3, r3
  401306:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401308:	687b      	ldr	r3, [r7, #4]
  40130a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40130c:	f003 031f 	and.w	r3, r3, #31
  401310:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401312:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401316:	697b      	ldr	r3, [r7, #20]
  401318:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40131a:	6a3a      	ldr	r2, [r7, #32]
  40131c:	693b      	ldr	r3, [r7, #16]
  40131e:	fa02 f303 	lsl.w	r3, r2, r3
  401322:	4619      	mov	r1, r3
  401324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401326:	69bb      	ldr	r3, [r7, #24]
  401328:	fa02 f303 	lsl.w	r3, r2, r3
  40132c:	430b      	orrs	r3, r1
  40132e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401330:	4a0f      	ldr	r2, [pc, #60]	; (401370 <SCB_EnableDCache+0xa0>)
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401338:	6a3b      	ldr	r3, [r7, #32]
  40133a:	1e5a      	subs	r2, r3, #1
  40133c:	623a      	str	r2, [r7, #32]
  40133e:	2b00      	cmp	r3, #0
  401340:	d1eb      	bne.n	40131a <SCB_EnableDCache+0x4a>
        } while(sets--);
  401342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401344:	1e5a      	subs	r2, r3, #1
  401346:	627a      	str	r2, [r7, #36]	; 0x24
  401348:	2b00      	cmp	r3, #0
  40134a:	d1e4      	bne.n	401316 <SCB_EnableDCache+0x46>
  40134c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401350:	4a07      	ldr	r2, [pc, #28]	; (401370 <SCB_EnableDCache+0xa0>)
  401352:	4b07      	ldr	r3, [pc, #28]	; (401370 <SCB_EnableDCache+0xa0>)
  401354:	695b      	ldr	r3, [r3, #20]
  401356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40135a:	6153      	str	r3, [r2, #20]
  40135c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401360:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401364:	bf00      	nop
  401366:	372c      	adds	r7, #44	; 0x2c
  401368:	46bd      	mov	sp, r7
  40136a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40136e:	4770      	bx	lr
  401370:	e000ed00 	.word	0xe000ed00

00401374 <sysclk_enable_peripheral_clock>:
{
  401374:	b580      	push	{r7, lr}
  401376:	b082      	sub	sp, #8
  401378:	af00      	add	r7, sp, #0
  40137a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40137c:	6878      	ldr	r0, [r7, #4]
  40137e:	4b03      	ldr	r3, [pc, #12]	; (40138c <sysclk_enable_peripheral_clock+0x18>)
  401380:	4798      	blx	r3
}
  401382:	bf00      	nop
  401384:	3708      	adds	r7, #8
  401386:	46bd      	mov	sp, r7
  401388:	bd80      	pop	{r7, pc}
  40138a:	bf00      	nop
  40138c:	004024d9 	.word	0x004024d9

00401390 <ioport_init>:
{
  401390:	b580      	push	{r7, lr}
  401392:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401394:	200a      	movs	r0, #10
  401396:	4b08      	ldr	r3, [pc, #32]	; (4013b8 <ioport_init+0x28>)
  401398:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40139a:	200b      	movs	r0, #11
  40139c:	4b06      	ldr	r3, [pc, #24]	; (4013b8 <ioport_init+0x28>)
  40139e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  4013a0:	200c      	movs	r0, #12
  4013a2:	4b05      	ldr	r3, [pc, #20]	; (4013b8 <ioport_init+0x28>)
  4013a4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  4013a6:	2010      	movs	r0, #16
  4013a8:	4b03      	ldr	r3, [pc, #12]	; (4013b8 <ioport_init+0x28>)
  4013aa:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  4013ac:	2011      	movs	r0, #17
  4013ae:	4b02      	ldr	r3, [pc, #8]	; (4013b8 <ioport_init+0x28>)
  4013b0:	4798      	blx	r3
}
  4013b2:	bf00      	nop
  4013b4:	bd80      	pop	{r7, pc}
  4013b6:	bf00      	nop
  4013b8:	00401375 	.word	0x00401375

004013bc <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  4013bc:	b480      	push	{r7}
  4013be:	b089      	sub	sp, #36	; 0x24
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	6078      	str	r0, [r7, #4]
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	61fb      	str	r3, [r7, #28]
  4013c8:	69fb      	ldr	r3, [r7, #28]
  4013ca:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4013cc:	69bb      	ldr	r3, [r7, #24]
  4013ce:	095a      	lsrs	r2, r3, #5
  4013d0:	69fb      	ldr	r3, [r7, #28]
  4013d2:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4013d4:	697b      	ldr	r3, [r7, #20]
  4013d6:	f003 031f 	and.w	r3, r3, #31
  4013da:	2101      	movs	r1, #1
  4013dc:	fa01 f303 	lsl.w	r3, r1, r3
  4013e0:	613a      	str	r2, [r7, #16]
  4013e2:	60fb      	str	r3, [r7, #12]
  4013e4:	693b      	ldr	r3, [r7, #16]
  4013e6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4013e8:	68ba      	ldr	r2, [r7, #8]
  4013ea:	4b06      	ldr	r3, [pc, #24]	; (401404 <ioport_disable_pin+0x48>)
  4013ec:	4413      	add	r3, r2
  4013ee:	025b      	lsls	r3, r3, #9
  4013f0:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4013f2:	68fb      	ldr	r3, [r7, #12]
  4013f4:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  4013f6:	bf00      	nop
  4013f8:	3724      	adds	r7, #36	; 0x24
  4013fa:	46bd      	mov	sp, r7
  4013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401400:	4770      	bx	lr
  401402:	bf00      	nop
  401404:	00200707 	.word	0x00200707

00401408 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401408:	b480      	push	{r7}
  40140a:	b08d      	sub	sp, #52	; 0x34
  40140c:	af00      	add	r7, sp, #0
  40140e:	6078      	str	r0, [r7, #4]
  401410:	6039      	str	r1, [r7, #0]
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	62fb      	str	r3, [r7, #44]	; 0x2c
  401416:	683b      	ldr	r3, [r7, #0]
  401418:	62bb      	str	r3, [r7, #40]	; 0x28
  40141a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40141c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401420:	095a      	lsrs	r2, r3, #5
  401422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401424:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401426:	6a3b      	ldr	r3, [r7, #32]
  401428:	f003 031f 	and.w	r3, r3, #31
  40142c:	2101      	movs	r1, #1
  40142e:	fa01 f303 	lsl.w	r3, r1, r3
  401432:	61fa      	str	r2, [r7, #28]
  401434:	61bb      	str	r3, [r7, #24]
  401436:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401438:	617b      	str	r3, [r7, #20]
  40143a:	69fb      	ldr	r3, [r7, #28]
  40143c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40143e:	693a      	ldr	r2, [r7, #16]
  401440:	4b37      	ldr	r3, [pc, #220]	; (401520 <ioport_set_pin_mode+0x118>)
  401442:	4413      	add	r3, r2
  401444:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  401446:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401448:	697b      	ldr	r3, [r7, #20]
  40144a:	f003 0308 	and.w	r3, r3, #8
  40144e:	2b00      	cmp	r3, #0
  401450:	d003      	beq.n	40145a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401452:	68fb      	ldr	r3, [r7, #12]
  401454:	69ba      	ldr	r2, [r7, #24]
  401456:	665a      	str	r2, [r3, #100]	; 0x64
  401458:	e002      	b.n	401460 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40145a:	68fb      	ldr	r3, [r7, #12]
  40145c:	69ba      	ldr	r2, [r7, #24]
  40145e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401460:	697b      	ldr	r3, [r7, #20]
  401462:	f003 0310 	and.w	r3, r3, #16
  401466:	2b00      	cmp	r3, #0
  401468:	d004      	beq.n	401474 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  40146a:	68fb      	ldr	r3, [r7, #12]
  40146c:	69ba      	ldr	r2, [r7, #24]
  40146e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401472:	e003      	b.n	40147c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  401474:	68fb      	ldr	r3, [r7, #12]
  401476:	69ba      	ldr	r2, [r7, #24]
  401478:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  40147c:	697b      	ldr	r3, [r7, #20]
  40147e:	f003 0320 	and.w	r3, r3, #32
  401482:	2b00      	cmp	r3, #0
  401484:	d003      	beq.n	40148e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401486:	68fb      	ldr	r3, [r7, #12]
  401488:	69ba      	ldr	r2, [r7, #24]
  40148a:	651a      	str	r2, [r3, #80]	; 0x50
  40148c:	e002      	b.n	401494 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40148e:	68fb      	ldr	r3, [r7, #12]
  401490:	69ba      	ldr	r2, [r7, #24]
  401492:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40149a:	2b00      	cmp	r3, #0
  40149c:	d003      	beq.n	4014a6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40149e:	68fb      	ldr	r3, [r7, #12]
  4014a0:	69ba      	ldr	r2, [r7, #24]
  4014a2:	621a      	str	r2, [r3, #32]
  4014a4:	e002      	b.n	4014ac <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4014a6:	68fb      	ldr	r3, [r7, #12]
  4014a8:	69ba      	ldr	r2, [r7, #24]
  4014aa:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4014ac:	697b      	ldr	r3, [r7, #20]
  4014ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014b2:	2b00      	cmp	r3, #0
  4014b4:	d004      	beq.n	4014c0 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	69ba      	ldr	r2, [r7, #24]
  4014ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4014be:	e003      	b.n	4014c8 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4014c0:	68fb      	ldr	r3, [r7, #12]
  4014c2:	69ba      	ldr	r2, [r7, #24]
  4014c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4014c8:	697b      	ldr	r3, [r7, #20]
  4014ca:	f003 0301 	and.w	r3, r3, #1
  4014ce:	2b00      	cmp	r3, #0
  4014d0:	d006      	beq.n	4014e0 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  4014d2:	68fb      	ldr	r3, [r7, #12]
  4014d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014d6:	69bb      	ldr	r3, [r7, #24]
  4014d8:	431a      	orrs	r2, r3
  4014da:	68fb      	ldr	r3, [r7, #12]
  4014dc:	671a      	str	r2, [r3, #112]	; 0x70
  4014de:	e006      	b.n	4014ee <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4014e0:	68fb      	ldr	r3, [r7, #12]
  4014e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014e4:	69bb      	ldr	r3, [r7, #24]
  4014e6:	43db      	mvns	r3, r3
  4014e8:	401a      	ands	r2, r3
  4014ea:	68fb      	ldr	r3, [r7, #12]
  4014ec:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4014ee:	697b      	ldr	r3, [r7, #20]
  4014f0:	f003 0302 	and.w	r3, r3, #2
  4014f4:	2b00      	cmp	r3, #0
  4014f6:	d006      	beq.n	401506 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4014f8:	68fb      	ldr	r3, [r7, #12]
  4014fa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014fc:	69bb      	ldr	r3, [r7, #24]
  4014fe:	431a      	orrs	r2, r3
  401500:	68fb      	ldr	r3, [r7, #12]
  401502:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401504:	e006      	b.n	401514 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401506:	68fb      	ldr	r3, [r7, #12]
  401508:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40150a:	69bb      	ldr	r3, [r7, #24]
  40150c:	43db      	mvns	r3, r3
  40150e:	401a      	ands	r2, r3
  401510:	68fb      	ldr	r3, [r7, #12]
  401512:	675a      	str	r2, [r3, #116]	; 0x74
  401514:	bf00      	nop
  401516:	3734      	adds	r7, #52	; 0x34
  401518:	46bd      	mov	sp, r7
  40151a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40151e:	4770      	bx	lr
  401520:	00200707 	.word	0x00200707

00401524 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401524:	b480      	push	{r7}
  401526:	b08d      	sub	sp, #52	; 0x34
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
  40152c:	460b      	mov	r3, r1
  40152e:	70fb      	strb	r3, [r7, #3]
  401530:	687b      	ldr	r3, [r7, #4]
  401532:	62fb      	str	r3, [r7, #44]	; 0x2c
  401534:	78fb      	ldrb	r3, [r7, #3]
  401536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40153a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40153c:	627b      	str	r3, [r7, #36]	; 0x24
  40153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401540:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401542:	6a3b      	ldr	r3, [r7, #32]
  401544:	095b      	lsrs	r3, r3, #5
  401546:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401548:	69fa      	ldr	r2, [r7, #28]
  40154a:	4b17      	ldr	r3, [pc, #92]	; (4015a8 <ioport_set_pin_dir+0x84>)
  40154c:	4413      	add	r3, r2
  40154e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401550:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401552:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401556:	2b01      	cmp	r3, #1
  401558:	d109      	bne.n	40156e <ioport_set_pin_dir+0x4a>
  40155a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40155c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40155e:	697b      	ldr	r3, [r7, #20]
  401560:	f003 031f 	and.w	r3, r3, #31
  401564:	2201      	movs	r2, #1
  401566:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401568:	69bb      	ldr	r3, [r7, #24]
  40156a:	611a      	str	r2, [r3, #16]
  40156c:	e00c      	b.n	401588 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  40156e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401572:	2b00      	cmp	r3, #0
  401574:	d108      	bne.n	401588 <ioport_set_pin_dir+0x64>
  401576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401578:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  40157a:	693b      	ldr	r3, [r7, #16]
  40157c:	f003 031f 	and.w	r3, r3, #31
  401580:	2201      	movs	r2, #1
  401582:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401584:	69bb      	ldr	r3, [r7, #24]
  401586:	615a      	str	r2, [r3, #20]
  401588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40158a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40158c:	68fb      	ldr	r3, [r7, #12]
  40158e:	f003 031f 	and.w	r3, r3, #31
  401592:	2201      	movs	r2, #1
  401594:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401596:	69bb      	ldr	r3, [r7, #24]
  401598:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40159c:	bf00      	nop
  40159e:	3734      	adds	r7, #52	; 0x34
  4015a0:	46bd      	mov	sp, r7
  4015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a6:	4770      	bx	lr
  4015a8:	00200707 	.word	0x00200707

004015ac <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b08b      	sub	sp, #44	; 0x2c
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
  4015b4:	460b      	mov	r3, r1
  4015b6:	70fb      	strb	r3, [r7, #3]
  4015b8:	687b      	ldr	r3, [r7, #4]
  4015ba:	627b      	str	r3, [r7, #36]	; 0x24
  4015bc:	78fb      	ldrb	r3, [r7, #3]
  4015be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015c4:	61fb      	str	r3, [r7, #28]
  4015c6:	69fb      	ldr	r3, [r7, #28]
  4015c8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4015ca:	69bb      	ldr	r3, [r7, #24]
  4015cc:	095b      	lsrs	r3, r3, #5
  4015ce:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4015d0:	697a      	ldr	r2, [r7, #20]
  4015d2:	4b10      	ldr	r3, [pc, #64]	; (401614 <ioport_set_pin_level+0x68>)
  4015d4:	4413      	add	r3, r2
  4015d6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4015d8:	613b      	str	r3, [r7, #16]

	if (level) {
  4015da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4015de:	2b00      	cmp	r3, #0
  4015e0:	d009      	beq.n	4015f6 <ioport_set_pin_level+0x4a>
  4015e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015e4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4015e6:	68fb      	ldr	r3, [r7, #12]
  4015e8:	f003 031f 	and.w	r3, r3, #31
  4015ec:	2201      	movs	r2, #1
  4015ee:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4015f0:	693b      	ldr	r3, [r7, #16]
  4015f2:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4015f4:	e008      	b.n	401608 <ioport_set_pin_level+0x5c>
  4015f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015f8:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4015fa:	68bb      	ldr	r3, [r7, #8]
  4015fc:	f003 031f 	and.w	r3, r3, #31
  401600:	2201      	movs	r2, #1
  401602:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401604:	693b      	ldr	r3, [r7, #16]
  401606:	635a      	str	r2, [r3, #52]	; 0x34
  401608:	bf00      	nop
  40160a:	372c      	adds	r7, #44	; 0x2c
  40160c:	46bd      	mov	sp, r7
  40160e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401612:	4770      	bx	lr
  401614:	00200707 	.word	0x00200707

00401618 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401618:	b480      	push	{r7}
  40161a:	b08d      	sub	sp, #52	; 0x34
  40161c:	af00      	add	r7, sp, #0
  40161e:	6078      	str	r0, [r7, #4]
  401620:	460b      	mov	r3, r1
  401622:	70fb      	strb	r3, [r7, #3]
  401624:	687b      	ldr	r3, [r7, #4]
  401626:	62fb      	str	r3, [r7, #44]	; 0x2c
  401628:	78fb      	ldrb	r3, [r7, #3]
  40162a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40162e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401630:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401634:	095a      	lsrs	r2, r3, #5
  401636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401638:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40163a:	6a3b      	ldr	r3, [r7, #32]
  40163c:	f003 031f 	and.w	r3, r3, #31
  401640:	2101      	movs	r1, #1
  401642:	fa01 f303 	lsl.w	r3, r1, r3
  401646:	61fa      	str	r2, [r7, #28]
  401648:	61bb      	str	r3, [r7, #24]
  40164a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40164e:	75fb      	strb	r3, [r7, #23]
  401650:	69fb      	ldr	r3, [r7, #28]
  401652:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401654:	693a      	ldr	r2, [r7, #16]
  401656:	4b23      	ldr	r3, [pc, #140]	; (4016e4 <ioport_set_pin_sense_mode+0xcc>)
  401658:	4413      	add	r3, r2
  40165a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40165c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40165e:	7dfb      	ldrb	r3, [r7, #23]
  401660:	3b01      	subs	r3, #1
  401662:	2b03      	cmp	r3, #3
  401664:	d82e      	bhi.n	4016c4 <ioport_set_pin_sense_mode+0xac>
  401666:	a201      	add	r2, pc, #4	; (adr r2, 40166c <ioport_set_pin_sense_mode+0x54>)
  401668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40166c:	004016a1 	.word	0x004016a1
  401670:	004016b3 	.word	0x004016b3
  401674:	0040167d 	.word	0x0040167d
  401678:	0040168f 	.word	0x0040168f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  40167c:	68fb      	ldr	r3, [r7, #12]
  40167e:	69ba      	ldr	r2, [r7, #24]
  401680:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401684:	68fb      	ldr	r3, [r7, #12]
  401686:	69ba      	ldr	r2, [r7, #24]
  401688:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40168c:	e01f      	b.n	4016ce <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40168e:	68fb      	ldr	r3, [r7, #12]
  401690:	69ba      	ldr	r2, [r7, #24]
  401692:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401696:	68fb      	ldr	r3, [r7, #12]
  401698:	69ba      	ldr	r2, [r7, #24]
  40169a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40169e:	e016      	b.n	4016ce <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4016a0:	68fb      	ldr	r3, [r7, #12]
  4016a2:	69ba      	ldr	r2, [r7, #24]
  4016a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4016a8:	68fb      	ldr	r3, [r7, #12]
  4016aa:	69ba      	ldr	r2, [r7, #24]
  4016ac:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4016b0:	e00d      	b.n	4016ce <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4016b2:	68fb      	ldr	r3, [r7, #12]
  4016b4:	69ba      	ldr	r2, [r7, #24]
  4016b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4016ba:	68fb      	ldr	r3, [r7, #12]
  4016bc:	69ba      	ldr	r2, [r7, #24]
  4016be:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4016c2:	e004      	b.n	4016ce <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  4016c4:	68fb      	ldr	r3, [r7, #12]
  4016c6:	69ba      	ldr	r2, [r7, #24]
  4016c8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4016cc:	e003      	b.n	4016d6 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  4016ce:	68fb      	ldr	r3, [r7, #12]
  4016d0:	69ba      	ldr	r2, [r7, #24]
  4016d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4016d6:	bf00      	nop
  4016d8:	3734      	adds	r7, #52	; 0x34
  4016da:	46bd      	mov	sp, r7
  4016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e0:	4770      	bx	lr
  4016e2:	bf00      	nop
  4016e4:	00200707 	.word	0x00200707

004016e8 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  4016e8:	b480      	push	{r7}
  4016ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4016ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016f0:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4016f4:	4a0c      	ldr	r2, [pc, #48]	; (401728 <tcm_disable+0x40>)
  4016f6:	4b0c      	ldr	r3, [pc, #48]	; (401728 <tcm_disable+0x40>)
  4016f8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  4016fc:	f023 0301 	bic.w	r3, r3, #1
  401700:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401704:	4a08      	ldr	r2, [pc, #32]	; (401728 <tcm_disable+0x40>)
  401706:	4b08      	ldr	r3, [pc, #32]	; (401728 <tcm_disable+0x40>)
  401708:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40170c:	f023 0301 	bic.w	r3, r3, #1
  401710:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401718:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  40171c:	bf00      	nop
  40171e:	46bd      	mov	sp, r7
  401720:	f85d 7b04 	ldr.w	r7, [sp], #4
  401724:	4770      	bx	lr
  401726:	bf00      	nop
  401728:	e000ed00 	.word	0xe000ed00

0040172c <board_init>:
#endif

void board_init(void)
{
  40172c:	b580      	push	{r7, lr}
  40172e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401730:	4b1e      	ldr	r3, [pc, #120]	; (4017ac <board_init+0x80>)
  401732:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401736:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401738:	4b1d      	ldr	r3, [pc, #116]	; (4017b0 <board_init+0x84>)
  40173a:	4798      	blx	r3
	SCB_EnableDCache();
  40173c:	4b1d      	ldr	r3, [pc, #116]	; (4017b4 <board_init+0x88>)
  40173e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401740:	4b1d      	ldr	r3, [pc, #116]	; (4017b8 <board_init+0x8c>)
  401742:	4a1e      	ldr	r2, [pc, #120]	; (4017bc <board_init+0x90>)
  401744:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401746:	4b1c      	ldr	r3, [pc, #112]	; (4017b8 <board_init+0x8c>)
  401748:	4a1d      	ldr	r2, [pc, #116]	; (4017c0 <board_init+0x94>)
  40174a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40174c:	4b1d      	ldr	r3, [pc, #116]	; (4017c4 <board_init+0x98>)
  40174e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401750:	4b1d      	ldr	r3, [pc, #116]	; (4017c8 <board_init+0x9c>)
  401752:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401754:	2101      	movs	r1, #1
  401756:	2048      	movs	r0, #72	; 0x48
  401758:	4b1c      	ldr	r3, [pc, #112]	; (4017cc <board_init+0xa0>)
  40175a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  40175c:	2101      	movs	r1, #1
  40175e:	2048      	movs	r0, #72	; 0x48
  401760:	4b1b      	ldr	r3, [pc, #108]	; (4017d0 <board_init+0xa4>)
  401762:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401764:	2100      	movs	r1, #0
  401766:	200b      	movs	r0, #11
  401768:	4b18      	ldr	r3, [pc, #96]	; (4017cc <board_init+0xa0>)
  40176a:	4798      	blx	r3
  40176c:	2188      	movs	r1, #136	; 0x88
  40176e:	200b      	movs	r0, #11
  401770:	4b18      	ldr	r3, [pc, #96]	; (4017d4 <board_init+0xa8>)
  401772:	4798      	blx	r3
  401774:	2102      	movs	r1, #2
  401776:	200b      	movs	r0, #11
  401778:	4b17      	ldr	r3, [pc, #92]	; (4017d8 <board_init+0xac>)
  40177a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  40177c:	2100      	movs	r1, #0
  40177e:	2015      	movs	r0, #21
  401780:	4b14      	ldr	r3, [pc, #80]	; (4017d4 <board_init+0xa8>)
  401782:	4798      	blx	r3
  401784:	2015      	movs	r0, #21
  401786:	4b15      	ldr	r3, [pc, #84]	; (4017dc <board_init+0xb0>)
  401788:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40178a:	4a15      	ldr	r2, [pc, #84]	; (4017e0 <board_init+0xb4>)
  40178c:	4b14      	ldr	r3, [pc, #80]	; (4017e0 <board_init+0xb4>)
  40178e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401792:	f043 0310 	orr.w	r3, r3, #16
  401796:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40179a:	2103      	movs	r1, #3
  40179c:	2024      	movs	r0, #36	; 0x24
  40179e:	4b0d      	ldr	r3, [pc, #52]	; (4017d4 <board_init+0xa8>)
  4017a0:	4798      	blx	r3
  4017a2:	2024      	movs	r0, #36	; 0x24
  4017a4:	4b0d      	ldr	r3, [pc, #52]	; (4017dc <board_init+0xb0>)
  4017a6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4017a8:	bf00      	nop
  4017aa:	bd80      	pop	{r7, pc}
  4017ac:	400e1850 	.word	0x400e1850
  4017b0:	00401299 	.word	0x00401299
  4017b4:	004012d1 	.word	0x004012d1
  4017b8:	400e0c00 	.word	0x400e0c00
  4017bc:	5a00080c 	.word	0x5a00080c
  4017c0:	5a00070c 	.word	0x5a00070c
  4017c4:	004016e9 	.word	0x004016e9
  4017c8:	00401391 	.word	0x00401391
  4017cc:	00401525 	.word	0x00401525
  4017d0:	004015ad 	.word	0x004015ad
  4017d4:	00401409 	.word	0x00401409
  4017d8:	00401619 	.word	0x00401619
  4017dc:	004013bd 	.word	0x004013bd
  4017e0:	40088000 	.word	0x40088000

004017e4 <NVIC_EnableIRQ>:
{
  4017e4:	b480      	push	{r7}
  4017e6:	b083      	sub	sp, #12
  4017e8:	af00      	add	r7, sp, #0
  4017ea:	4603      	mov	r3, r0
  4017ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017ee:	4909      	ldr	r1, [pc, #36]	; (401814 <NVIC_EnableIRQ+0x30>)
  4017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017f4:	095b      	lsrs	r3, r3, #5
  4017f6:	79fa      	ldrb	r2, [r7, #7]
  4017f8:	f002 021f 	and.w	r2, r2, #31
  4017fc:	2001      	movs	r0, #1
  4017fe:	fa00 f202 	lsl.w	r2, r0, r2
  401802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401806:	bf00      	nop
  401808:	370c      	adds	r7, #12
  40180a:	46bd      	mov	sp, r7
  40180c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401810:	4770      	bx	lr
  401812:	bf00      	nop
  401814:	e000e100 	.word	0xe000e100

00401818 <NVIC_ClearPendingIRQ>:
{
  401818:	b480      	push	{r7}
  40181a:	b083      	sub	sp, #12
  40181c:	af00      	add	r7, sp, #0
  40181e:	4603      	mov	r3, r0
  401820:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401822:	4909      	ldr	r1, [pc, #36]	; (401848 <NVIC_ClearPendingIRQ+0x30>)
  401824:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401828:	095b      	lsrs	r3, r3, #5
  40182a:	79fa      	ldrb	r2, [r7, #7]
  40182c:	f002 021f 	and.w	r2, r2, #31
  401830:	2001      	movs	r0, #1
  401832:	fa00 f202 	lsl.w	r2, r0, r2
  401836:	3360      	adds	r3, #96	; 0x60
  401838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40183c:	bf00      	nop
  40183e:	370c      	adds	r7, #12
  401840:	46bd      	mov	sp, r7
  401842:	f85d 7b04 	ldr.w	r7, [sp], #4
  401846:	4770      	bx	lr
  401848:	e000e100 	.word	0xe000e100

0040184c <NVIC_SetPriority>:
{
  40184c:	b480      	push	{r7}
  40184e:	b083      	sub	sp, #12
  401850:	af00      	add	r7, sp, #0
  401852:	4603      	mov	r3, r0
  401854:	6039      	str	r1, [r7, #0]
  401856:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401858:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40185c:	2b00      	cmp	r3, #0
  40185e:	da0b      	bge.n	401878 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401860:	490d      	ldr	r1, [pc, #52]	; (401898 <NVIC_SetPriority+0x4c>)
  401862:	79fb      	ldrb	r3, [r7, #7]
  401864:	f003 030f 	and.w	r3, r3, #15
  401868:	3b04      	subs	r3, #4
  40186a:	683a      	ldr	r2, [r7, #0]
  40186c:	b2d2      	uxtb	r2, r2
  40186e:	0152      	lsls	r2, r2, #5
  401870:	b2d2      	uxtb	r2, r2
  401872:	440b      	add	r3, r1
  401874:	761a      	strb	r2, [r3, #24]
}
  401876:	e009      	b.n	40188c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401878:	4908      	ldr	r1, [pc, #32]	; (40189c <NVIC_SetPriority+0x50>)
  40187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40187e:	683a      	ldr	r2, [r7, #0]
  401880:	b2d2      	uxtb	r2, r2
  401882:	0152      	lsls	r2, r2, #5
  401884:	b2d2      	uxtb	r2, r2
  401886:	440b      	add	r3, r1
  401888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40188c:	bf00      	nop
  40188e:	370c      	adds	r7, #12
  401890:	46bd      	mov	sp, r7
  401892:	f85d 7b04 	ldr.w	r7, [sp], #4
  401896:	4770      	bx	lr
  401898:	e000ed00 	.word	0xe000ed00
  40189c:	e000e100 	.word	0xe000e100

004018a0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4018a0:	b480      	push	{r7}
  4018a2:	b083      	sub	sp, #12
  4018a4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4018a6:	f3ef 8310 	mrs	r3, PRIMASK
  4018aa:	607b      	str	r3, [r7, #4]
  return(result);
  4018ac:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	bf0c      	ite	eq
  4018b2:	2301      	moveq	r3, #1
  4018b4:	2300      	movne	r3, #0
  4018b6:	b2db      	uxtb	r3, r3
  4018b8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4018ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4018bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4018c0:	4b04      	ldr	r3, [pc, #16]	; (4018d4 <cpu_irq_save+0x34>)
  4018c2:	2200      	movs	r2, #0
  4018c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4018c6:	683b      	ldr	r3, [r7, #0]
}
  4018c8:	4618      	mov	r0, r3
  4018ca:	370c      	adds	r7, #12
  4018cc:	46bd      	mov	sp, r7
  4018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018d2:	4770      	bx	lr
  4018d4:	20400018 	.word	0x20400018

004018d8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4018d8:	b480      	push	{r7}
  4018da:	b083      	sub	sp, #12
  4018dc:	af00      	add	r7, sp, #0
  4018de:	6078      	str	r0, [r7, #4]
	return (flags);
  4018e0:	687b      	ldr	r3, [r7, #4]
  4018e2:	2b00      	cmp	r3, #0
  4018e4:	bf14      	ite	ne
  4018e6:	2301      	movne	r3, #1
  4018e8:	2300      	moveq	r3, #0
  4018ea:	b2db      	uxtb	r3, r3
}
  4018ec:	4618      	mov	r0, r3
  4018ee:	370c      	adds	r7, #12
  4018f0:	46bd      	mov	sp, r7
  4018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018f6:	4770      	bx	lr

004018f8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4018f8:	b580      	push	{r7, lr}
  4018fa:	b082      	sub	sp, #8
  4018fc:	af00      	add	r7, sp, #0
  4018fe:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401900:	6878      	ldr	r0, [r7, #4]
  401902:	4b07      	ldr	r3, [pc, #28]	; (401920 <cpu_irq_restore+0x28>)
  401904:	4798      	blx	r3
  401906:	4603      	mov	r3, r0
  401908:	2b00      	cmp	r3, #0
  40190a:	d005      	beq.n	401918 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40190c:	4b05      	ldr	r3, [pc, #20]	; (401924 <cpu_irq_restore+0x2c>)
  40190e:	2201      	movs	r2, #1
  401910:	701a      	strb	r2, [r3, #0]
  401912:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401916:	b662      	cpsie	i
}
  401918:	bf00      	nop
  40191a:	3708      	adds	r7, #8
  40191c:	46bd      	mov	sp, r7
  40191e:	bd80      	pop	{r7, pc}
  401920:	004018d9 	.word	0x004018d9
  401924:	20400018 	.word	0x20400018

00401928 <afec_ch_sanity_check>:
{
  401928:	b480      	push	{r7}
  40192a:	b083      	sub	sp, #12
  40192c:	af00      	add	r7, sp, #0
  40192e:	6078      	str	r0, [r7, #4]
  401930:	460b      	mov	r3, r1
  401932:	807b      	strh	r3, [r7, #2]
}
  401934:	bf00      	nop
  401936:	370c      	adds	r7, #12
  401938:	46bd      	mov	sp, r7
  40193a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193e:	4770      	bx	lr

00401940 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  401940:	b480      	push	{r7}
  401942:	b083      	sub	sp, #12
  401944:	af00      	add	r7, sp, #0
  401946:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  401948:	687b      	ldr	r3, [r7, #4]
  40194a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40194c:	4618      	mov	r0, r3
  40194e:	370c      	adds	r7, #12
  401950:	46bd      	mov	sp, r7
  401952:	f85d 7b04 	ldr.w	r7, [sp], #4
  401956:	4770      	bx	lr

00401958 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  401958:	b480      	push	{r7}
  40195a:	b083      	sub	sp, #12
  40195c:	af00      	add	r7, sp, #0
  40195e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  401960:	687b      	ldr	r3, [r7, #4]
  401962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  401964:	4618      	mov	r0, r3
  401966:	370c      	adds	r7, #12
  401968:	46bd      	mov	sp, r7
  40196a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40196e:	4770      	bx	lr

00401970 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  401970:	b580      	push	{r7, lr}
  401972:	b084      	sub	sp, #16
  401974:	af00      	add	r7, sp, #0
  401976:	4603      	mov	r3, r0
  401978:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40197a:	79fb      	ldrb	r3, [r7, #7]
  40197c:	4a0a      	ldr	r2, [pc, #40]	; (4019a8 <sleepmgr_lock_mode+0x38>)
  40197e:	5cd3      	ldrb	r3, [r2, r3]
  401980:	2bff      	cmp	r3, #255	; 0xff
  401982:	d100      	bne.n	401986 <sleepmgr_lock_mode+0x16>
		while (true) {
  401984:	e7fe      	b.n	401984 <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  401986:	4b09      	ldr	r3, [pc, #36]	; (4019ac <sleepmgr_lock_mode+0x3c>)
  401988:	4798      	blx	r3
  40198a:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  40198c:	79fb      	ldrb	r3, [r7, #7]
  40198e:	4a06      	ldr	r2, [pc, #24]	; (4019a8 <sleepmgr_lock_mode+0x38>)
  401990:	5cd2      	ldrb	r2, [r2, r3]
  401992:	3201      	adds	r2, #1
  401994:	b2d1      	uxtb	r1, r2
  401996:	4a04      	ldr	r2, [pc, #16]	; (4019a8 <sleepmgr_lock_mode+0x38>)
  401998:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  40199a:	68f8      	ldr	r0, [r7, #12]
  40199c:	4b04      	ldr	r3, [pc, #16]	; (4019b0 <sleepmgr_lock_mode+0x40>)
  40199e:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4019a0:	bf00      	nop
  4019a2:	3710      	adds	r7, #16
  4019a4:	46bd      	mov	sp, r7
  4019a6:	bd80      	pop	{r7, pc}
  4019a8:	204066f4 	.word	0x204066f4
  4019ac:	004018a1 	.word	0x004018a1
  4019b0:	004018f9 	.word	0x004018f9

004019b4 <osc_get_rate>:
{
  4019b4:	b480      	push	{r7}
  4019b6:	b083      	sub	sp, #12
  4019b8:	af00      	add	r7, sp, #0
  4019ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4019bc:	687b      	ldr	r3, [r7, #4]
  4019be:	2b07      	cmp	r3, #7
  4019c0:	d825      	bhi.n	401a0e <osc_get_rate+0x5a>
  4019c2:	a201      	add	r2, pc, #4	; (adr r2, 4019c8 <osc_get_rate+0x14>)
  4019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4019c8:	004019e9 	.word	0x004019e9
  4019cc:	004019ef 	.word	0x004019ef
  4019d0:	004019f5 	.word	0x004019f5
  4019d4:	004019fb 	.word	0x004019fb
  4019d8:	004019ff 	.word	0x004019ff
  4019dc:	00401a03 	.word	0x00401a03
  4019e0:	00401a07 	.word	0x00401a07
  4019e4:	00401a0b 	.word	0x00401a0b
		return OSC_SLCK_32K_RC_HZ;
  4019e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4019ec:	e010      	b.n	401a10 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4019ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4019f2:	e00d      	b.n	401a10 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4019f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4019f8:	e00a      	b.n	401a10 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4019fa:	4b08      	ldr	r3, [pc, #32]	; (401a1c <osc_get_rate+0x68>)
  4019fc:	e008      	b.n	401a10 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4019fe:	4b08      	ldr	r3, [pc, #32]	; (401a20 <osc_get_rate+0x6c>)
  401a00:	e006      	b.n	401a10 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401a02:	4b08      	ldr	r3, [pc, #32]	; (401a24 <osc_get_rate+0x70>)
  401a04:	e004      	b.n	401a10 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401a06:	4b07      	ldr	r3, [pc, #28]	; (401a24 <osc_get_rate+0x70>)
  401a08:	e002      	b.n	401a10 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401a0a:	4b06      	ldr	r3, [pc, #24]	; (401a24 <osc_get_rate+0x70>)
  401a0c:	e000      	b.n	401a10 <osc_get_rate+0x5c>
	return 0;
  401a0e:	2300      	movs	r3, #0
}
  401a10:	4618      	mov	r0, r3
  401a12:	370c      	adds	r7, #12
  401a14:	46bd      	mov	sp, r7
  401a16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a1a:	4770      	bx	lr
  401a1c:	003d0900 	.word	0x003d0900
  401a20:	007a1200 	.word	0x007a1200
  401a24:	00b71b00 	.word	0x00b71b00

00401a28 <sysclk_get_main_hz>:
{
  401a28:	b580      	push	{r7, lr}
  401a2a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401a2c:	2006      	movs	r0, #6
  401a2e:	4b05      	ldr	r3, [pc, #20]	; (401a44 <sysclk_get_main_hz+0x1c>)
  401a30:	4798      	blx	r3
  401a32:	4602      	mov	r2, r0
  401a34:	4613      	mov	r3, r2
  401a36:	009b      	lsls	r3, r3, #2
  401a38:	4413      	add	r3, r2
  401a3a:	009a      	lsls	r2, r3, #2
  401a3c:	4413      	add	r3, r2
}
  401a3e:	4618      	mov	r0, r3
  401a40:	bd80      	pop	{r7, pc}
  401a42:	bf00      	nop
  401a44:	004019b5 	.word	0x004019b5

00401a48 <sysclk_get_cpu_hz>:
{
  401a48:	b580      	push	{r7, lr}
  401a4a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401a4c:	4b02      	ldr	r3, [pc, #8]	; (401a58 <sysclk_get_cpu_hz+0x10>)
  401a4e:	4798      	blx	r3
  401a50:	4603      	mov	r3, r0
}
  401a52:	4618      	mov	r0, r3
  401a54:	bd80      	pop	{r7, pc}
  401a56:	bf00      	nop
  401a58:	00401a29 	.word	0x00401a29

00401a5c <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  401a5c:	b480      	push	{r7}
  401a5e:	b083      	sub	sp, #12
  401a60:	af00      	add	r7, sp, #0
  401a62:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	4a09      	ldr	r2, [pc, #36]	; (401a8c <afec_find_inst_num+0x30>)
  401a68:	4293      	cmp	r3, r2
  401a6a:	d101      	bne.n	401a70 <afec_find_inst_num+0x14>
		return 1;
  401a6c:	2301      	movs	r3, #1
  401a6e:	e006      	b.n	401a7e <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  401a70:	687b      	ldr	r3, [r7, #4]
  401a72:	4a07      	ldr	r2, [pc, #28]	; (401a90 <afec_find_inst_num+0x34>)
  401a74:	4293      	cmp	r3, r2
  401a76:	d101      	bne.n	401a7c <afec_find_inst_num+0x20>
		return 0;
  401a78:	2300      	movs	r3, #0
  401a7a:	e000      	b.n	401a7e <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  401a7c:	2300      	movs	r3, #0
}
  401a7e:	4618      	mov	r0, r3
  401a80:	370c      	adds	r7, #12
  401a82:	46bd      	mov	sp, r7
  401a84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a88:	4770      	bx	lr
  401a8a:	bf00      	nop
  401a8c:	40064000 	.word	0x40064000
  401a90:	4003c000 	.word	0x4003c000

00401a94 <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  401a94:	b480      	push	{r7}
  401a96:	b083      	sub	sp, #12
  401a98:	af00      	add	r7, sp, #0
  401a9a:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  401a9c:	687b      	ldr	r3, [r7, #4]
  401a9e:	4a09      	ldr	r2, [pc, #36]	; (401ac4 <afec_find_pid+0x30>)
  401aa0:	4293      	cmp	r3, r2
  401aa2:	d101      	bne.n	401aa8 <afec_find_pid+0x14>
		return ID_AFEC1;
  401aa4:	2328      	movs	r3, #40	; 0x28
  401aa6:	e006      	b.n	401ab6 <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  401aa8:	687b      	ldr	r3, [r7, #4]
  401aaa:	4a07      	ldr	r2, [pc, #28]	; (401ac8 <afec_find_pid+0x34>)
  401aac:	4293      	cmp	r3, r2
  401aae:	d101      	bne.n	401ab4 <afec_find_pid+0x20>
		return ID_AFEC0;
  401ab0:	231d      	movs	r3, #29
  401ab2:	e000      	b.n	401ab6 <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  401ab4:	231d      	movs	r3, #29
}
  401ab6:	4618      	mov	r0, r3
  401ab8:	370c      	adds	r7, #12
  401aba:	46bd      	mov	sp, r7
  401abc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac0:	4770      	bx	lr
  401ac2:	bf00      	nop
  401ac4:	40064000 	.word	0x40064000
  401ac8:	4003c000 	.word	0x4003c000

00401acc <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  401acc:	b480      	push	{r7}
  401ace:	b085      	sub	sp, #20
  401ad0:	af00      	add	r7, sp, #0
  401ad2:	6078      	str	r0, [r7, #4]
  401ad4:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  401ad6:	2300      	movs	r3, #0
  401ad8:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401ada:	683b      	ldr	r3, [r7, #0]
  401adc:	7cdb      	ldrb	r3, [r3, #19]
  401ade:	2b00      	cmp	r3, #0
  401ae0:	d002      	beq.n	401ae8 <afec_set_config+0x1c>
  401ae2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401ae6:	e000      	b.n	401aea <afec_set_config+0x1e>
  401ae8:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  401aea:	683b      	ldr	r3, [r7, #0]
  401aec:	6859      	ldr	r1, [r3, #4]
  401aee:	683b      	ldr	r3, [r7, #0]
  401af0:	689b      	ldr	r3, [r3, #8]
  401af2:	fbb1 f3f3 	udiv	r3, r1, r3
  401af6:	3b01      	subs	r3, #1
  401af8:	021b      	lsls	r3, r3, #8
  401afa:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401afc:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  401afe:	683b      	ldr	r3, [r7, #0]
  401b00:	7c1b      	ldrb	r3, [r3, #16]
  401b02:	061b      	lsls	r3, r3, #24
  401b04:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  401b08:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  401b0a:	683b      	ldr	r3, [r7, #0]
  401b0c:	7c5b      	ldrb	r3, [r3, #17]
  401b0e:	071b      	lsls	r3, r3, #28
  401b10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  401b14:	431a      	orrs	r2, r3
			(config->startup_time);
  401b16:	683b      	ldr	r3, [r7, #0]
  401b18:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  401b1a:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401b1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401b20:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  401b22:	687b      	ldr	r3, [r7, #4]
  401b24:	68fa      	ldr	r2, [r7, #12]
  401b26:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b28:	683b      	ldr	r3, [r7, #0]
  401b2a:	7d1b      	ldrb	r3, [r3, #20]
  401b2c:	2b00      	cmp	r3, #0
  401b2e:	d002      	beq.n	401b36 <afec_set_config+0x6a>
  401b30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401b34:	e000      	b.n	401b38 <afec_set_config+0x6c>
  401b36:	2200      	movs	r2, #0
			(config->resolution) |
  401b38:	683b      	ldr	r3, [r7, #0]
  401b3a:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b3c:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  401b3e:	683b      	ldr	r3, [r7, #0]
  401b40:	7d5b      	ldrb	r3, [r3, #21]
  401b42:	2b00      	cmp	r3, #0
  401b44:	d002      	beq.n	401b4c <afec_set_config+0x80>
  401b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  401b4a:	e000      	b.n	401b4e <afec_set_config+0x82>
  401b4c:	2300      	movs	r3, #0
			(config->resolution) |
  401b4e:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401b50:	687b      	ldr	r3, [r7, #4]
  401b52:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  401b54:	683b      	ldr	r3, [r7, #0]
  401b56:	7d9b      	ldrb	r3, [r3, #22]
  401b58:	021b      	lsls	r3, r3, #8
  401b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  401b5e:	f043 020c 	orr.w	r2, r3, #12
  401b62:	687b      	ldr	r3, [r7, #4]
  401b64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  401b68:	bf00      	nop
  401b6a:	3714      	adds	r7, #20
  401b6c:	46bd      	mov	sp, r7
  401b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b72:	4770      	bx	lr

00401b74 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  401b74:	b580      	push	{r7, lr}
  401b76:	b086      	sub	sp, #24
  401b78:	af00      	add	r7, sp, #0
  401b7a:	60f8      	str	r0, [r7, #12]
  401b7c:	460b      	mov	r3, r1
  401b7e:	607a      	str	r2, [r7, #4]
  401b80:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  401b82:	897b      	ldrh	r3, [r7, #10]
  401b84:	4619      	mov	r1, r3
  401b86:	68f8      	ldr	r0, [r7, #12]
  401b88:	4b1e      	ldr	r3, [pc, #120]	; (401c04 <afec_ch_set_config+0x90>)
  401b8a:	4798      	blx	r3
	uint32_t reg = 0;
  401b8c:	2300      	movs	r3, #0
  401b8e:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  401b90:	68fb      	ldr	r3, [r7, #12]
  401b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  401b94:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  401b96:	897b      	ldrh	r3, [r7, #10]
  401b98:	2201      	movs	r2, #1
  401b9a:	fa02 f303 	lsl.w	r3, r2, r3
  401b9e:	43db      	mvns	r3, r3
  401ba0:	697a      	ldr	r2, [r7, #20]
  401ba2:	4013      	ands	r3, r2
  401ba4:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  401ba6:	687b      	ldr	r3, [r7, #4]
  401ba8:	781b      	ldrb	r3, [r3, #0]
  401baa:	2b00      	cmp	r3, #0
  401bac:	d004      	beq.n	401bb8 <afec_ch_set_config+0x44>
  401bae:	897b      	ldrh	r3, [r7, #10]
  401bb0:	2201      	movs	r2, #1
  401bb2:	fa02 f303 	lsl.w	r3, r2, r3
  401bb6:	e000      	b.n	401bba <afec_ch_set_config+0x46>
  401bb8:	2300      	movs	r3, #0
  401bba:	697a      	ldr	r2, [r7, #20]
  401bbc:	4313      	orrs	r3, r2
  401bbe:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  401bc0:	68fb      	ldr	r3, [r7, #12]
  401bc2:	697a      	ldr	r2, [r7, #20]
  401bc4:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  401bc6:	68fb      	ldr	r3, [r7, #12]
  401bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  401bca:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  401bcc:	897b      	ldrh	r3, [r7, #10]
  401bce:	005b      	lsls	r3, r3, #1
  401bd0:	2203      	movs	r2, #3
  401bd2:	fa02 f303 	lsl.w	r3, r2, r3
  401bd6:	43db      	mvns	r3, r3
  401bd8:	697a      	ldr	r2, [r7, #20]
  401bda:	4013      	ands	r3, r2
  401bdc:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  401bde:	687b      	ldr	r3, [r7, #4]
  401be0:	785b      	ldrb	r3, [r3, #1]
  401be2:	461a      	mov	r2, r3
  401be4:	897b      	ldrh	r3, [r7, #10]
  401be6:	005b      	lsls	r3, r3, #1
  401be8:	fa02 f303 	lsl.w	r3, r2, r3
  401bec:	461a      	mov	r2, r3
  401bee:	697b      	ldr	r3, [r7, #20]
  401bf0:	4313      	orrs	r3, r2
  401bf2:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  401bf4:	68fb      	ldr	r3, [r7, #12]
  401bf6:	697a      	ldr	r2, [r7, #20]
  401bf8:	655a      	str	r2, [r3, #84]	; 0x54
}
  401bfa:	bf00      	nop
  401bfc:	3718      	adds	r7, #24
  401bfe:	46bd      	mov	sp, r7
  401c00:	bd80      	pop	{r7, pc}
  401c02:	bf00      	nop
  401c04:	00401929 	.word	0x00401929

00401c08 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  401c08:	b480      	push	{r7}
  401c0a:	b085      	sub	sp, #20
  401c0c:	af00      	add	r7, sp, #0
  401c0e:	6078      	str	r0, [r7, #4]
  401c10:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  401c12:	2300      	movs	r3, #0
  401c14:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  401c16:	683b      	ldr	r3, [r7, #0]
  401c18:	781b      	ldrb	r3, [r3, #0]
  401c1a:	2b00      	cmp	r3, #0
  401c1c:	d001      	beq.n	401c22 <afec_temp_sensor_set_config+0x1a>
  401c1e:	2301      	movs	r3, #1
  401c20:	e000      	b.n	401c24 <afec_temp_sensor_set_config+0x1c>
  401c22:	2300      	movs	r3, #0
  401c24:	683a      	ldr	r2, [r7, #0]
  401c26:	7852      	ldrb	r2, [r2, #1]
  401c28:	4313      	orrs	r3, r2
  401c2a:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  401c2c:	687b      	ldr	r3, [r7, #4]
  401c2e:	68fa      	ldr	r2, [r7, #12]
  401c30:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401c32:	683b      	ldr	r3, [r7, #0]
  401c34:	885b      	ldrh	r3, [r3, #2]
  401c36:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  401c38:	683b      	ldr	r3, [r7, #0]
  401c3a:	889b      	ldrh	r3, [r3, #4]
  401c3c:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401c3e:	431a      	orrs	r2, r3
  401c40:	687b      	ldr	r3, [r7, #4]
  401c42:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  401c44:	bf00      	nop
  401c46:	3714      	adds	r7, #20
  401c48:	46bd      	mov	sp, r7
  401c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c4e:	4770      	bx	lr

00401c50 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  401c50:	b580      	push	{r7, lr}
  401c52:	b082      	sub	sp, #8
  401c54:	af00      	add	r7, sp, #0
  401c56:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  401c58:	687b      	ldr	r3, [r7, #4]
  401c5a:	2200      	movs	r2, #0
  401c5c:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401c5e:	4b12      	ldr	r3, [pc, #72]	; (401ca8 <afec_get_config_defaults+0x58>)
  401c60:	4798      	blx	r3
  401c62:	4602      	mov	r2, r0
  401c64:	687b      	ldr	r3, [r7, #4]
  401c66:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  401c68:	687b      	ldr	r3, [r7, #4]
  401c6a:	4a10      	ldr	r2, [pc, #64]	; (401cac <afec_get_config_defaults+0x5c>)
  401c6c:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  401c6e:	687b      	ldr	r3, [r7, #4]
  401c70:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401c74:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  401c76:	687b      	ldr	r3, [r7, #4]
  401c78:	2202      	movs	r2, #2
  401c7a:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  401c7c:	687b      	ldr	r3, [r7, #4]
  401c7e:	2201      	movs	r2, #1
  401c80:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  401c82:	687b      	ldr	r3, [r7, #4]
  401c84:	2201      	movs	r2, #1
  401c86:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  401c88:	687b      	ldr	r3, [r7, #4]
  401c8a:	2200      	movs	r2, #0
  401c8c:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  401c8e:	687b      	ldr	r3, [r7, #4]
  401c90:	2201      	movs	r2, #1
  401c92:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  401c94:	687b      	ldr	r3, [r7, #4]
  401c96:	2201      	movs	r2, #1
  401c98:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  401c9a:	687b      	ldr	r3, [r7, #4]
  401c9c:	2201      	movs	r2, #1
  401c9e:	759a      	strb	r2, [r3, #22]
}
  401ca0:	bf00      	nop
  401ca2:	3708      	adds	r7, #8
  401ca4:	46bd      	mov	sp, r7
  401ca6:	bd80      	pop	{r7, pc}
  401ca8:	00401a49 	.word	0x00401a49
  401cac:	005b8d80 	.word	0x005b8d80

00401cb0 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  401cb0:	b480      	push	{r7}
  401cb2:	b083      	sub	sp, #12
  401cb4:	af00      	add	r7, sp, #0
  401cb6:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  401cb8:	687b      	ldr	r3, [r7, #4]
  401cba:	2200      	movs	r2, #0
  401cbc:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  401cbe:	687b      	ldr	r3, [r7, #4]
  401cc0:	2201      	movs	r2, #1
  401cc2:	705a      	strb	r2, [r3, #1]

}
  401cc4:	bf00      	nop
  401cc6:	370c      	adds	r7, #12
  401cc8:	46bd      	mov	sp, r7
  401cca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cce:	4770      	bx	lr

00401cd0 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  401cd0:	b480      	push	{r7}
  401cd2:	b083      	sub	sp, #12
  401cd4:	af00      	add	r7, sp, #0
  401cd6:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	2200      	movs	r2, #0
  401cdc:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  401cde:	687b      	ldr	r3, [r7, #4]
  401ce0:	2220      	movs	r2, #32
  401ce2:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	22ff      	movs	r2, #255	; 0xff
  401ce8:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  401cea:	687b      	ldr	r3, [r7, #4]
  401cec:	f640 72ff 	movw	r2, #4095	; 0xfff
  401cf0:	809a      	strh	r2, [r3, #4]
}
  401cf2:	bf00      	nop
  401cf4:	370c      	adds	r7, #12
  401cf6:	46bd      	mov	sp, r7
  401cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cfc:	4770      	bx	lr
	...

00401d00 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  401d00:	b580      	push	{r7, lr}
  401d02:	b084      	sub	sp, #16
  401d04:	af00      	add	r7, sp, #0
  401d06:	6078      	str	r0, [r7, #4]
  401d08:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401d0a:	6878      	ldr	r0, [r7, #4]
  401d0c:	4b1d      	ldr	r3, [pc, #116]	; (401d84 <afec_init+0x84>)
  401d0e:	4798      	blx	r3
  401d10:	4603      	mov	r3, r0
  401d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401d16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401d1a:	d101      	bne.n	401d20 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  401d1c:	2319      	movs	r3, #25
  401d1e:	e02c      	b.n	401d7a <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  401d20:	687b      	ldr	r3, [r7, #4]
  401d22:	2201      	movs	r2, #1
  401d24:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401d26:	6839      	ldr	r1, [r7, #0]
  401d28:	6878      	ldr	r0, [r7, #4]
  401d2a:	4b17      	ldr	r3, [pc, #92]	; (401d88 <afec_init+0x88>)
  401d2c:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  401d2e:	687b      	ldr	r3, [r7, #4]
  401d30:	4a16      	ldr	r2, [pc, #88]	; (401d8c <afec_init+0x8c>)
  401d32:	4293      	cmp	r3, r2
  401d34:	d10d      	bne.n	401d52 <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d36:	2300      	movs	r3, #0
  401d38:	60fb      	str	r3, [r7, #12]
  401d3a:	e007      	b.n	401d4c <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  401d3c:	4a14      	ldr	r2, [pc, #80]	; (401d90 <afec_init+0x90>)
  401d3e:	68fb      	ldr	r3, [r7, #12]
  401d40:	2100      	movs	r1, #0
  401d42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d46:	68fb      	ldr	r3, [r7, #12]
  401d48:	3301      	adds	r3, #1
  401d4a:	60fb      	str	r3, [r7, #12]
  401d4c:	68fb      	ldr	r3, [r7, #12]
  401d4e:	2b0f      	cmp	r3, #15
  401d50:	d9f4      	bls.n	401d3c <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  401d52:	687b      	ldr	r3, [r7, #4]
  401d54:	4a0f      	ldr	r2, [pc, #60]	; (401d94 <afec_init+0x94>)
  401d56:	4293      	cmp	r3, r2
  401d58:	d10e      	bne.n	401d78 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d5a:	2300      	movs	r3, #0
  401d5c:	60fb      	str	r3, [r7, #12]
  401d5e:	e008      	b.n	401d72 <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  401d60:	4a0b      	ldr	r2, [pc, #44]	; (401d90 <afec_init+0x90>)
  401d62:	68fb      	ldr	r3, [r7, #12]
  401d64:	3310      	adds	r3, #16
  401d66:	2100      	movs	r1, #0
  401d68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401d6c:	68fb      	ldr	r3, [r7, #12]
  401d6e:	3301      	adds	r3, #1
  401d70:	60fb      	str	r3, [r7, #12]
  401d72:	68fb      	ldr	r3, [r7, #12]
  401d74:	2b0f      	cmp	r3, #15
  401d76:	d9f3      	bls.n	401d60 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  401d78:	2300      	movs	r3, #0
}
  401d7a:	4618      	mov	r0, r3
  401d7c:	3710      	adds	r7, #16
  401d7e:	46bd      	mov	sp, r7
  401d80:	bd80      	pop	{r7, pc}
  401d82:	bf00      	nop
  401d84:	00401941 	.word	0x00401941
  401d88:	00401acd 	.word	0x00401acd
  401d8c:	4003c000 	.word	0x4003c000
  401d90:	20406708 	.word	0x20406708
  401d94:	40064000 	.word	0x40064000

00401d98 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401d98:	b580      	push	{r7, lr}
  401d9a:	b086      	sub	sp, #24
  401d9c:	af00      	add	r7, sp, #0
  401d9e:	60f8      	str	r0, [r7, #12]
  401da0:	60b9      	str	r1, [r7, #8]
  401da2:	607a      	str	r2, [r7, #4]
  401da4:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401da6:	68f8      	ldr	r0, [r7, #12]
  401da8:	4b17      	ldr	r3, [pc, #92]	; (401e08 <afec_set_callback+0x70>)
  401daa:	4798      	blx	r3
  401dac:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  401dae:	4917      	ldr	r1, [pc, #92]	; (401e0c <afec_set_callback+0x74>)
  401db0:	697b      	ldr	r3, [r7, #20]
  401db2:	011a      	lsls	r2, r3, #4
  401db4:	68bb      	ldr	r3, [r7, #8]
  401db6:	4413      	add	r3, r2
  401db8:	687a      	ldr	r2, [r7, #4]
  401dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  401dbe:	697b      	ldr	r3, [r7, #20]
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d10b      	bne.n	401ddc <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  401dc4:	201d      	movs	r0, #29
  401dc6:	4b12      	ldr	r3, [pc, #72]	; (401e10 <afec_set_callback+0x78>)
  401dc8:	4798      	blx	r3
  401dca:	78fb      	ldrb	r3, [r7, #3]
  401dcc:	4619      	mov	r1, r3
  401dce:	201d      	movs	r0, #29
  401dd0:	4b10      	ldr	r3, [pc, #64]	; (401e14 <afec_set_callback+0x7c>)
  401dd2:	4798      	blx	r3
  401dd4:	201d      	movs	r0, #29
  401dd6:	4b10      	ldr	r3, [pc, #64]	; (401e18 <afec_set_callback+0x80>)
  401dd8:	4798      	blx	r3
  401dda:	e00d      	b.n	401df8 <afec_set_callback+0x60>
	} else if (i == 1) {
  401ddc:	697b      	ldr	r3, [r7, #20]
  401dde:	2b01      	cmp	r3, #1
  401de0:	d10a      	bne.n	401df8 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  401de2:	2028      	movs	r0, #40	; 0x28
  401de4:	4b0a      	ldr	r3, [pc, #40]	; (401e10 <afec_set_callback+0x78>)
  401de6:	4798      	blx	r3
  401de8:	78fb      	ldrb	r3, [r7, #3]
  401dea:	4619      	mov	r1, r3
  401dec:	2028      	movs	r0, #40	; 0x28
  401dee:	4b09      	ldr	r3, [pc, #36]	; (401e14 <afec_set_callback+0x7c>)
  401df0:	4798      	blx	r3
  401df2:	2028      	movs	r0, #40	; 0x28
  401df4:	4b08      	ldr	r3, [pc, #32]	; (401e18 <afec_set_callback+0x80>)
  401df6:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  401df8:	68b9      	ldr	r1, [r7, #8]
  401dfa:	68f8      	ldr	r0, [r7, #12]
  401dfc:	4b07      	ldr	r3, [pc, #28]	; (401e1c <afec_set_callback+0x84>)
  401dfe:	4798      	blx	r3
}
  401e00:	bf00      	nop
  401e02:	3718      	adds	r7, #24
  401e04:	46bd      	mov	sp, r7
  401e06:	bd80      	pop	{r7, pc}
  401e08:	00401a5d 	.word	0x00401a5d
  401e0c:	20406708 	.word	0x20406708
  401e10:	00401819 	.word	0x00401819
  401e14:	0040184d 	.word	0x0040184d
  401e18:	004017e5 	.word	0x004017e5
  401e1c:	00401e21 	.word	0x00401e21

00401e20 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  401e20:	b480      	push	{r7}
  401e22:	b083      	sub	sp, #12
  401e24:	af00      	add	r7, sp, #0
  401e26:	6078      	str	r0, [r7, #4]
  401e28:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401e2a:	683b      	ldr	r3, [r7, #0]
  401e2c:	4a19      	ldr	r2, [pc, #100]	; (401e94 <afec_enable_interrupt+0x74>)
  401e2e:	4293      	cmp	r3, r2
  401e30:	d103      	bne.n	401e3a <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  401e32:	687b      	ldr	r3, [r7, #4]
  401e34:	4a17      	ldr	r2, [pc, #92]	; (401e94 <afec_enable_interrupt+0x74>)
  401e36:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401e38:	e026      	b.n	401e88 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401e3a:	683b      	ldr	r3, [r7, #0]
  401e3c:	2b0b      	cmp	r3, #11
  401e3e:	d80f      	bhi.n	401e60 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  401e40:	683b      	ldr	r3, [r7, #0]
  401e42:	2b0b      	cmp	r3, #11
  401e44:	d104      	bne.n	401e50 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401e46:	687b      	ldr	r3, [r7, #4]
  401e48:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401e4c:	625a      	str	r2, [r3, #36]	; 0x24
  401e4e:	e01b      	b.n	401e88 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  401e50:	2201      	movs	r2, #1
  401e52:	683b      	ldr	r3, [r7, #0]
  401e54:	fa02 f303 	lsl.w	r3, r2, r3
  401e58:	461a      	mov	r2, r3
  401e5a:	687b      	ldr	r3, [r7, #4]
  401e5c:	625a      	str	r2, [r3, #36]	; 0x24
  401e5e:	e013      	b.n	401e88 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  401e60:	683b      	ldr	r3, [r7, #0]
  401e62:	2b0e      	cmp	r3, #14
  401e64:	d808      	bhi.n	401e78 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401e66:	683b      	ldr	r3, [r7, #0]
  401e68:	330c      	adds	r3, #12
  401e6a:	2201      	movs	r2, #1
  401e6c:	fa02 f303 	lsl.w	r3, r2, r3
  401e70:	461a      	mov	r2, r3
  401e72:	687b      	ldr	r3, [r7, #4]
  401e74:	625a      	str	r2, [r3, #36]	; 0x24
  401e76:	e007      	b.n	401e88 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401e78:	683b      	ldr	r3, [r7, #0]
  401e7a:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401e7c:	2201      	movs	r2, #1
  401e7e:	fa02 f303 	lsl.w	r3, r2, r3
  401e82:	461a      	mov	r2, r3
  401e84:	687b      	ldr	r3, [r7, #4]
  401e86:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  401e88:	370c      	adds	r7, #12
  401e8a:	46bd      	mov	sp, r7
  401e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop
  401e94:	47000fff 	.word	0x47000fff

00401e98 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401e98:	b580      	push	{r7, lr}
  401e9a:	b082      	sub	sp, #8
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	4603      	mov	r3, r0
  401ea0:	6039      	str	r1, [r7, #0]
  401ea2:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401ea4:	79fb      	ldrb	r3, [r7, #7]
  401ea6:	490a      	ldr	r1, [pc, #40]	; (401ed0 <afec_interrupt+0x38>)
  401ea8:	011a      	lsls	r2, r3, #4
  401eaa:	683b      	ldr	r3, [r7, #0]
  401eac:	4413      	add	r3, r2
  401eae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d007      	beq.n	401ec6 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  401eb6:	79fb      	ldrb	r3, [r7, #7]
  401eb8:	4905      	ldr	r1, [pc, #20]	; (401ed0 <afec_interrupt+0x38>)
  401eba:	011a      	lsls	r2, r3, #4
  401ebc:	683b      	ldr	r3, [r7, #0]
  401ebe:	4413      	add	r3, r2
  401ec0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401ec4:	4798      	blx	r3
	}
}
  401ec6:	bf00      	nop
  401ec8:	3708      	adds	r7, #8
  401eca:	46bd      	mov	sp, r7
  401ecc:	bd80      	pop	{r7, pc}
  401ece:	bf00      	nop
  401ed0:	20406708 	.word	0x20406708

00401ed4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401ed4:	b590      	push	{r4, r7, lr}
  401ed6:	b087      	sub	sp, #28
  401ed8:	af00      	add	r7, sp, #0
  401eda:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401edc:	6878      	ldr	r0, [r7, #4]
  401ede:	4b28      	ldr	r3, [pc, #160]	; (401f80 <afec_process_callback+0xac>)
  401ee0:	4798      	blx	r3
  401ee2:	4604      	mov	r4, r0
  401ee4:	6878      	ldr	r0, [r7, #4]
  401ee6:	4b27      	ldr	r3, [pc, #156]	; (401f84 <afec_process_callback+0xb0>)
  401ee8:	4798      	blx	r3
  401eea:	4603      	mov	r3, r0
  401eec:	4023      	ands	r3, r4
  401eee:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  401ef0:	6878      	ldr	r0, [r7, #4]
  401ef2:	4b25      	ldr	r3, [pc, #148]	; (401f88 <afec_process_callback+0xb4>)
  401ef4:	4798      	blx	r3
  401ef6:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401ef8:	2300      	movs	r3, #0
  401efa:	617b      	str	r3, [r7, #20]
  401efc:	e039      	b.n	401f72 <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401efe:	697b      	ldr	r3, [r7, #20]
  401f00:	2b0b      	cmp	r3, #11
  401f02:	d80f      	bhi.n	401f24 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  401f04:	2201      	movs	r2, #1
  401f06:	697b      	ldr	r3, [r7, #20]
  401f08:	fa02 f303 	lsl.w	r3, r2, r3
  401f0c:	461a      	mov	r2, r3
  401f0e:	68fb      	ldr	r3, [r7, #12]
  401f10:	4013      	ands	r3, r2
  401f12:	2b00      	cmp	r3, #0
  401f14:	d02a      	beq.n	401f6c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401f16:	693b      	ldr	r3, [r7, #16]
  401f18:	b2db      	uxtb	r3, r3
  401f1a:	6979      	ldr	r1, [r7, #20]
  401f1c:	4618      	mov	r0, r3
  401f1e:	4b1b      	ldr	r3, [pc, #108]	; (401f8c <afec_process_callback+0xb8>)
  401f20:	4798      	blx	r3
  401f22:	e023      	b.n	401f6c <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401f24:	697b      	ldr	r3, [r7, #20]
  401f26:	2b0e      	cmp	r3, #14
  401f28:	d810      	bhi.n	401f4c <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401f2a:	697b      	ldr	r3, [r7, #20]
  401f2c:	330c      	adds	r3, #12
  401f2e:	2201      	movs	r2, #1
  401f30:	fa02 f303 	lsl.w	r3, r2, r3
  401f34:	461a      	mov	r2, r3
  401f36:	68fb      	ldr	r3, [r7, #12]
  401f38:	4013      	ands	r3, r2
  401f3a:	2b00      	cmp	r3, #0
  401f3c:	d016      	beq.n	401f6c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401f3e:	693b      	ldr	r3, [r7, #16]
  401f40:	b2db      	uxtb	r3, r3
  401f42:	6979      	ldr	r1, [r7, #20]
  401f44:	4618      	mov	r0, r3
  401f46:	4b11      	ldr	r3, [pc, #68]	; (401f8c <afec_process_callback+0xb8>)
  401f48:	4798      	blx	r3
  401f4a:	e00f      	b.n	401f6c <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401f4c:	697b      	ldr	r3, [r7, #20]
  401f4e:	330f      	adds	r3, #15
  401f50:	2201      	movs	r2, #1
  401f52:	fa02 f303 	lsl.w	r3, r2, r3
  401f56:	461a      	mov	r2, r3
  401f58:	68fb      	ldr	r3, [r7, #12]
  401f5a:	4013      	ands	r3, r2
  401f5c:	2b00      	cmp	r3, #0
  401f5e:	d005      	beq.n	401f6c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401f60:	693b      	ldr	r3, [r7, #16]
  401f62:	b2db      	uxtb	r3, r3
  401f64:	6979      	ldr	r1, [r7, #20]
  401f66:	4618      	mov	r0, r3
  401f68:	4b08      	ldr	r3, [pc, #32]	; (401f8c <afec_process_callback+0xb8>)
  401f6a:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401f6c:	697b      	ldr	r3, [r7, #20]
  401f6e:	3301      	adds	r3, #1
  401f70:	617b      	str	r3, [r7, #20]
  401f72:	697b      	ldr	r3, [r7, #20]
  401f74:	2b0f      	cmp	r3, #15
  401f76:	d9c2      	bls.n	401efe <afec_process_callback+0x2a>
			}
		}
	}
}
  401f78:	bf00      	nop
  401f7a:	371c      	adds	r7, #28
  401f7c:	46bd      	mov	sp, r7
  401f7e:	bd90      	pop	{r4, r7, pc}
  401f80:	00401941 	.word	0x00401941
  401f84:	00401959 	.word	0x00401959
  401f88:	00401a5d 	.word	0x00401a5d
  401f8c:	00401e99 	.word	0x00401e99

00401f90 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401f90:	b580      	push	{r7, lr}
  401f92:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  401f94:	4802      	ldr	r0, [pc, #8]	; (401fa0 <AFEC0_Handler+0x10>)
  401f96:	4b03      	ldr	r3, [pc, #12]	; (401fa4 <AFEC0_Handler+0x14>)
  401f98:	4798      	blx	r3
}
  401f9a:	bf00      	nop
  401f9c:	bd80      	pop	{r7, pc}
  401f9e:	bf00      	nop
  401fa0:	4003c000 	.word	0x4003c000
  401fa4:	00401ed5 	.word	0x00401ed5

00401fa8 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401fa8:	b580      	push	{r7, lr}
  401faa:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401fac:	4802      	ldr	r0, [pc, #8]	; (401fb8 <AFEC1_Handler+0x10>)
  401fae:	4b03      	ldr	r3, [pc, #12]	; (401fbc <AFEC1_Handler+0x14>)
  401fb0:	4798      	blx	r3
}
  401fb2:	bf00      	nop
  401fb4:	bd80      	pop	{r7, pc}
  401fb6:	bf00      	nop
  401fb8:	40064000 	.word	0x40064000
  401fbc:	00401ed5 	.word	0x00401ed5

00401fc0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401fc0:	b580      	push	{r7, lr}
  401fc2:	b084      	sub	sp, #16
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401fc8:	6878      	ldr	r0, [r7, #4]
  401fca:	4b06      	ldr	r3, [pc, #24]	; (401fe4 <afec_enable+0x24>)
  401fcc:	4798      	blx	r3
  401fce:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401fd0:	68f8      	ldr	r0, [r7, #12]
  401fd2:	4b05      	ldr	r3, [pc, #20]	; (401fe8 <afec_enable+0x28>)
  401fd4:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  401fd6:	2002      	movs	r0, #2
  401fd8:	4b04      	ldr	r3, [pc, #16]	; (401fec <afec_enable+0x2c>)
  401fda:	4798      	blx	r3
}
  401fdc:	bf00      	nop
  401fde:	3710      	adds	r7, #16
  401fe0:	46bd      	mov	sp, r7
  401fe2:	bd80      	pop	{r7, pc}
  401fe4:	00401a95 	.word	0x00401a95
  401fe8:	004024d9 	.word	0x004024d9
  401fec:	00401971 	.word	0x00401971

00401ff0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401ff0:	b480      	push	{r7}
  401ff2:	b085      	sub	sp, #20
  401ff4:	af00      	add	r7, sp, #0
  401ff6:	60f8      	str	r0, [r7, #12]
  401ff8:	60b9      	str	r1, [r7, #8]
  401ffa:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ffc:	687b      	ldr	r3, [r7, #4]
  401ffe:	2b00      	cmp	r3, #0
  402000:	d003      	beq.n	40200a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  402002:	68fb      	ldr	r3, [r7, #12]
  402004:	68ba      	ldr	r2, [r7, #8]
  402006:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  402008:	e002      	b.n	402010 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40200a:	68fb      	ldr	r3, [r7, #12]
  40200c:	68ba      	ldr	r2, [r7, #8]
  40200e:	661a      	str	r2, [r3, #96]	; 0x60
}
  402010:	bf00      	nop
  402012:	3714      	adds	r7, #20
  402014:	46bd      	mov	sp, r7
  402016:	f85d 7b04 	ldr.w	r7, [sp], #4
  40201a:	4770      	bx	lr

0040201c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40201c:	b580      	push	{r7, lr}
  40201e:	b084      	sub	sp, #16
  402020:	af00      	add	r7, sp, #0
  402022:	60f8      	str	r0, [r7, #12]
  402024:	60b9      	str	r1, [r7, #8]
  402026:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402028:	68b9      	ldr	r1, [r7, #8]
  40202a:	68f8      	ldr	r0, [r7, #12]
  40202c:	4b19      	ldr	r3, [pc, #100]	; (402094 <pio_set_input+0x78>)
  40202e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	f003 0301 	and.w	r3, r3, #1
  402036:	461a      	mov	r2, r3
  402038:	68b9      	ldr	r1, [r7, #8]
  40203a:	68f8      	ldr	r0, [r7, #12]
  40203c:	4b16      	ldr	r3, [pc, #88]	; (402098 <pio_set_input+0x7c>)
  40203e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402040:	687b      	ldr	r3, [r7, #4]
  402042:	f003 030a 	and.w	r3, r3, #10
  402046:	2b00      	cmp	r3, #0
  402048:	d003      	beq.n	402052 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40204a:	68fb      	ldr	r3, [r7, #12]
  40204c:	68ba      	ldr	r2, [r7, #8]
  40204e:	621a      	str	r2, [r3, #32]
  402050:	e002      	b.n	402058 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402052:	68fb      	ldr	r3, [r7, #12]
  402054:	68ba      	ldr	r2, [r7, #8]
  402056:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402058:	687b      	ldr	r3, [r7, #4]
  40205a:	f003 0302 	and.w	r3, r3, #2
  40205e:	2b00      	cmp	r3, #0
  402060:	d004      	beq.n	40206c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402062:	68fb      	ldr	r3, [r7, #12]
  402064:	68ba      	ldr	r2, [r7, #8]
  402066:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40206a:	e008      	b.n	40207e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40206c:	687b      	ldr	r3, [r7, #4]
  40206e:	f003 0308 	and.w	r3, r3, #8
  402072:	2b00      	cmp	r3, #0
  402074:	d003      	beq.n	40207e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402076:	68fb      	ldr	r3, [r7, #12]
  402078:	68ba      	ldr	r2, [r7, #8]
  40207a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40207e:	68fb      	ldr	r3, [r7, #12]
  402080:	68ba      	ldr	r2, [r7, #8]
  402082:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402084:	68fb      	ldr	r3, [r7, #12]
  402086:	68ba      	ldr	r2, [r7, #8]
  402088:	601a      	str	r2, [r3, #0]
}
  40208a:	bf00      	nop
  40208c:	3710      	adds	r7, #16
  40208e:	46bd      	mov	sp, r7
  402090:	bd80      	pop	{r7, pc}
  402092:	bf00      	nop
  402094:	0040209d 	.word	0x0040209d
  402098:	00401ff1 	.word	0x00401ff1

0040209c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40209c:	b480      	push	{r7}
  40209e:	b083      	sub	sp, #12
  4020a0:	af00      	add	r7, sp, #0
  4020a2:	6078      	str	r0, [r7, #4]
  4020a4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4020a6:	687b      	ldr	r3, [r7, #4]
  4020a8:	683a      	ldr	r2, [r7, #0]
  4020aa:	645a      	str	r2, [r3, #68]	; 0x44
}
  4020ac:	bf00      	nop
  4020ae:	370c      	adds	r7, #12
  4020b0:	46bd      	mov	sp, r7
  4020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020b6:	4770      	bx	lr

004020b8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4020b8:	b480      	push	{r7}
  4020ba:	b083      	sub	sp, #12
  4020bc:	af00      	add	r7, sp, #0
  4020be:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4020c0:	687b      	ldr	r3, [r7, #4]
  4020c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4020c4:	4618      	mov	r0, r3
  4020c6:	370c      	adds	r7, #12
  4020c8:	46bd      	mov	sp, r7
  4020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ce:	4770      	bx	lr

004020d0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4020d0:	b480      	push	{r7}
  4020d2:	b083      	sub	sp, #12
  4020d4:	af00      	add	r7, sp, #0
  4020d6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4020d8:	687b      	ldr	r3, [r7, #4]
  4020da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4020dc:	4618      	mov	r0, r3
  4020de:	370c      	adds	r7, #12
  4020e0:	46bd      	mov	sp, r7
  4020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e6:	4770      	bx	lr

004020e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4020e8:	b580      	push	{r7, lr}
  4020ea:	b084      	sub	sp, #16
  4020ec:	af00      	add	r7, sp, #0
  4020ee:	6078      	str	r0, [r7, #4]
  4020f0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4020f2:	6878      	ldr	r0, [r7, #4]
  4020f4:	4b26      	ldr	r3, [pc, #152]	; (402190 <pio_handler_process+0xa8>)
  4020f6:	4798      	blx	r3
  4020f8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4020fa:	6878      	ldr	r0, [r7, #4]
  4020fc:	4b25      	ldr	r3, [pc, #148]	; (402194 <pio_handler_process+0xac>)
  4020fe:	4798      	blx	r3
  402100:	4602      	mov	r2, r0
  402102:	68fb      	ldr	r3, [r7, #12]
  402104:	4013      	ands	r3, r2
  402106:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402108:	68fb      	ldr	r3, [r7, #12]
  40210a:	2b00      	cmp	r3, #0
  40210c:	d03c      	beq.n	402188 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40210e:	2300      	movs	r3, #0
  402110:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402112:	e034      	b.n	40217e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402114:	4a20      	ldr	r2, [pc, #128]	; (402198 <pio_handler_process+0xb0>)
  402116:	68bb      	ldr	r3, [r7, #8]
  402118:	011b      	lsls	r3, r3, #4
  40211a:	4413      	add	r3, r2
  40211c:	681a      	ldr	r2, [r3, #0]
  40211e:	683b      	ldr	r3, [r7, #0]
  402120:	429a      	cmp	r2, r3
  402122:	d126      	bne.n	402172 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402124:	4a1c      	ldr	r2, [pc, #112]	; (402198 <pio_handler_process+0xb0>)
  402126:	68bb      	ldr	r3, [r7, #8]
  402128:	011b      	lsls	r3, r3, #4
  40212a:	4413      	add	r3, r2
  40212c:	3304      	adds	r3, #4
  40212e:	681a      	ldr	r2, [r3, #0]
  402130:	68fb      	ldr	r3, [r7, #12]
  402132:	4013      	ands	r3, r2
  402134:	2b00      	cmp	r3, #0
  402136:	d01c      	beq.n	402172 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402138:	4a17      	ldr	r2, [pc, #92]	; (402198 <pio_handler_process+0xb0>)
  40213a:	68bb      	ldr	r3, [r7, #8]
  40213c:	011b      	lsls	r3, r3, #4
  40213e:	4413      	add	r3, r2
  402140:	330c      	adds	r3, #12
  402142:	681b      	ldr	r3, [r3, #0]
  402144:	4914      	ldr	r1, [pc, #80]	; (402198 <pio_handler_process+0xb0>)
  402146:	68ba      	ldr	r2, [r7, #8]
  402148:	0112      	lsls	r2, r2, #4
  40214a:	440a      	add	r2, r1
  40214c:	6810      	ldr	r0, [r2, #0]
  40214e:	4912      	ldr	r1, [pc, #72]	; (402198 <pio_handler_process+0xb0>)
  402150:	68ba      	ldr	r2, [r7, #8]
  402152:	0112      	lsls	r2, r2, #4
  402154:	440a      	add	r2, r1
  402156:	3204      	adds	r2, #4
  402158:	6812      	ldr	r2, [r2, #0]
  40215a:	4611      	mov	r1, r2
  40215c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40215e:	4a0e      	ldr	r2, [pc, #56]	; (402198 <pio_handler_process+0xb0>)
  402160:	68bb      	ldr	r3, [r7, #8]
  402162:	011b      	lsls	r3, r3, #4
  402164:	4413      	add	r3, r2
  402166:	3304      	adds	r3, #4
  402168:	681b      	ldr	r3, [r3, #0]
  40216a:	43db      	mvns	r3, r3
  40216c:	68fa      	ldr	r2, [r7, #12]
  40216e:	4013      	ands	r3, r2
  402170:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402172:	68bb      	ldr	r3, [r7, #8]
  402174:	3301      	adds	r3, #1
  402176:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402178:	68bb      	ldr	r3, [r7, #8]
  40217a:	2b06      	cmp	r3, #6
  40217c:	d803      	bhi.n	402186 <pio_handler_process+0x9e>
		while (status != 0) {
  40217e:	68fb      	ldr	r3, [r7, #12]
  402180:	2b00      	cmp	r3, #0
  402182:	d1c7      	bne.n	402114 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402184:	e000      	b.n	402188 <pio_handler_process+0xa0>
				break;
  402186:	bf00      	nop
}
  402188:	bf00      	nop
  40218a:	3710      	adds	r7, #16
  40218c:	46bd      	mov	sp, r7
  40218e:	bd80      	pop	{r7, pc}
  402190:	004020b9 	.word	0x004020b9
  402194:	004020d1 	.word	0x004020d1
  402198:	20406648 	.word	0x20406648

0040219c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40219c:	b580      	push	{r7, lr}
  40219e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4021a0:	210a      	movs	r1, #10
  4021a2:	4802      	ldr	r0, [pc, #8]	; (4021ac <PIOA_Handler+0x10>)
  4021a4:	4b02      	ldr	r3, [pc, #8]	; (4021b0 <PIOA_Handler+0x14>)
  4021a6:	4798      	blx	r3
}
  4021a8:	bf00      	nop
  4021aa:	bd80      	pop	{r7, pc}
  4021ac:	400e0e00 	.word	0x400e0e00
  4021b0:	004020e9 	.word	0x004020e9

004021b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4021b4:	b580      	push	{r7, lr}
  4021b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4021b8:	210b      	movs	r1, #11
  4021ba:	4802      	ldr	r0, [pc, #8]	; (4021c4 <PIOB_Handler+0x10>)
  4021bc:	4b02      	ldr	r3, [pc, #8]	; (4021c8 <PIOB_Handler+0x14>)
  4021be:	4798      	blx	r3
}
  4021c0:	bf00      	nop
  4021c2:	bd80      	pop	{r7, pc}
  4021c4:	400e1000 	.word	0x400e1000
  4021c8:	004020e9 	.word	0x004020e9

004021cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4021cc:	b580      	push	{r7, lr}
  4021ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4021d0:	210c      	movs	r1, #12
  4021d2:	4802      	ldr	r0, [pc, #8]	; (4021dc <PIOC_Handler+0x10>)
  4021d4:	4b02      	ldr	r3, [pc, #8]	; (4021e0 <PIOC_Handler+0x14>)
  4021d6:	4798      	blx	r3
}
  4021d8:	bf00      	nop
  4021da:	bd80      	pop	{r7, pc}
  4021dc:	400e1200 	.word	0x400e1200
  4021e0:	004020e9 	.word	0x004020e9

004021e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4021e4:	b580      	push	{r7, lr}
  4021e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4021e8:	2110      	movs	r1, #16
  4021ea:	4802      	ldr	r0, [pc, #8]	; (4021f4 <PIOD_Handler+0x10>)
  4021ec:	4b02      	ldr	r3, [pc, #8]	; (4021f8 <PIOD_Handler+0x14>)
  4021ee:	4798      	blx	r3
}
  4021f0:	bf00      	nop
  4021f2:	bd80      	pop	{r7, pc}
  4021f4:	400e1400 	.word	0x400e1400
  4021f8:	004020e9 	.word	0x004020e9

004021fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4021fc:	b580      	push	{r7, lr}
  4021fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402200:	2111      	movs	r1, #17
  402202:	4802      	ldr	r0, [pc, #8]	; (40220c <PIOE_Handler+0x10>)
  402204:	4b02      	ldr	r3, [pc, #8]	; (402210 <PIOE_Handler+0x14>)
  402206:	4798      	blx	r3
}
  402208:	bf00      	nop
  40220a:	bd80      	pop	{r7, pc}
  40220c:	400e1600 	.word	0x400e1600
  402210:	004020e9 	.word	0x004020e9

00402214 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402214:	b480      	push	{r7}
  402216:	b083      	sub	sp, #12
  402218:	af00      	add	r7, sp, #0
  40221a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40221c:	687b      	ldr	r3, [r7, #4]
  40221e:	3b01      	subs	r3, #1
  402220:	2b03      	cmp	r3, #3
  402222:	d81a      	bhi.n	40225a <pmc_mck_set_division+0x46>
  402224:	a201      	add	r2, pc, #4	; (adr r2, 40222c <pmc_mck_set_division+0x18>)
  402226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40222a:	bf00      	nop
  40222c:	0040223d 	.word	0x0040223d
  402230:	00402243 	.word	0x00402243
  402234:	0040224b 	.word	0x0040224b
  402238:	00402253 	.word	0x00402253
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40223c:	2300      	movs	r3, #0
  40223e:	607b      	str	r3, [r7, #4]
			break;
  402240:	e00e      	b.n	402260 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  402242:	f44f 7380 	mov.w	r3, #256	; 0x100
  402246:	607b      	str	r3, [r7, #4]
			break;
  402248:	e00a      	b.n	402260 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40224a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40224e:	607b      	str	r3, [r7, #4]
			break;
  402250:	e006      	b.n	402260 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402252:	f44f 7300 	mov.w	r3, #512	; 0x200
  402256:	607b      	str	r3, [r7, #4]
			break;
  402258:	e002      	b.n	402260 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40225a:	2300      	movs	r3, #0
  40225c:	607b      	str	r3, [r7, #4]
			break;
  40225e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402260:	490a      	ldr	r1, [pc, #40]	; (40228c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402262:	4b0a      	ldr	r3, [pc, #40]	; (40228c <pmc_mck_set_division+0x78>)
  402264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402266:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40226a:	687b      	ldr	r3, [r7, #4]
  40226c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40226e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402270:	bf00      	nop
  402272:	4b06      	ldr	r3, [pc, #24]	; (40228c <pmc_mck_set_division+0x78>)
  402274:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402276:	f003 0308 	and.w	r3, r3, #8
  40227a:	2b00      	cmp	r3, #0
  40227c:	d0f9      	beq.n	402272 <pmc_mck_set_division+0x5e>
}
  40227e:	bf00      	nop
  402280:	370c      	adds	r7, #12
  402282:	46bd      	mov	sp, r7
  402284:	f85d 7b04 	ldr.w	r7, [sp], #4
  402288:	4770      	bx	lr
  40228a:	bf00      	nop
  40228c:	400e0600 	.word	0x400e0600

00402290 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402290:	b480      	push	{r7}
  402292:	b085      	sub	sp, #20
  402294:	af00      	add	r7, sp, #0
  402296:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402298:	491d      	ldr	r1, [pc, #116]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  40229a:	4b1d      	ldr	r3, [pc, #116]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  40229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40229e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	4313      	orrs	r3, r2
  4022a6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4022ac:	60fb      	str	r3, [r7, #12]
  4022ae:	e007      	b.n	4022c0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4022b0:	68fb      	ldr	r3, [r7, #12]
  4022b2:	2b00      	cmp	r3, #0
  4022b4:	d101      	bne.n	4022ba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4022b6:	2301      	movs	r3, #1
  4022b8:	e023      	b.n	402302 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4022ba:	68fb      	ldr	r3, [r7, #12]
  4022bc:	3b01      	subs	r3, #1
  4022be:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022c0:	4b13      	ldr	r3, [pc, #76]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  4022c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022c4:	f003 0308 	and.w	r3, r3, #8
  4022c8:	2b00      	cmp	r3, #0
  4022ca:	d0f1      	beq.n	4022b0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4022cc:	4a10      	ldr	r2, [pc, #64]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  4022ce:	4b10      	ldr	r3, [pc, #64]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  4022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022d2:	f023 0303 	bic.w	r3, r3, #3
  4022d6:	f043 0302 	orr.w	r3, r3, #2
  4022da:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4022e0:	60fb      	str	r3, [r7, #12]
  4022e2:	e007      	b.n	4022f4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4022e4:	68fb      	ldr	r3, [r7, #12]
  4022e6:	2b00      	cmp	r3, #0
  4022e8:	d101      	bne.n	4022ee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4022ea:	2301      	movs	r3, #1
  4022ec:	e009      	b.n	402302 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4022ee:	68fb      	ldr	r3, [r7, #12]
  4022f0:	3b01      	subs	r3, #1
  4022f2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4022f4:	4b06      	ldr	r3, [pc, #24]	; (402310 <pmc_switch_mck_to_pllack+0x80>)
  4022f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4022f8:	f003 0308 	and.w	r3, r3, #8
  4022fc:	2b00      	cmp	r3, #0
  4022fe:	d0f1      	beq.n	4022e4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402300:	2300      	movs	r3, #0
}
  402302:	4618      	mov	r0, r3
  402304:	3714      	adds	r7, #20
  402306:	46bd      	mov	sp, r7
  402308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40230c:	4770      	bx	lr
  40230e:	bf00      	nop
  402310:	400e0600 	.word	0x400e0600

00402314 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402314:	b480      	push	{r7}
  402316:	b083      	sub	sp, #12
  402318:	af00      	add	r7, sp, #0
  40231a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40231c:	687b      	ldr	r3, [r7, #4]
  40231e:	2b01      	cmp	r3, #1
  402320:	d105      	bne.n	40232e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402322:	4907      	ldr	r1, [pc, #28]	; (402340 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402324:	4b06      	ldr	r3, [pc, #24]	; (402340 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402326:	689a      	ldr	r2, [r3, #8]
  402328:	4b06      	ldr	r3, [pc, #24]	; (402344 <pmc_switch_sclk_to_32kxtal+0x30>)
  40232a:	4313      	orrs	r3, r2
  40232c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40232e:	4b04      	ldr	r3, [pc, #16]	; (402340 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402330:	4a05      	ldr	r2, [pc, #20]	; (402348 <pmc_switch_sclk_to_32kxtal+0x34>)
  402332:	601a      	str	r2, [r3, #0]
}
  402334:	bf00      	nop
  402336:	370c      	adds	r7, #12
  402338:	46bd      	mov	sp, r7
  40233a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40233e:	4770      	bx	lr
  402340:	400e1810 	.word	0x400e1810
  402344:	a5100000 	.word	0xa5100000
  402348:	a5000008 	.word	0xa5000008

0040234c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40234c:	b480      	push	{r7}
  40234e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402350:	4b09      	ldr	r3, [pc, #36]	; (402378 <pmc_osc_is_ready_32kxtal+0x2c>)
  402352:	695b      	ldr	r3, [r3, #20]
  402354:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402358:	2b00      	cmp	r3, #0
  40235a:	d007      	beq.n	40236c <pmc_osc_is_ready_32kxtal+0x20>
  40235c:	4b07      	ldr	r3, [pc, #28]	; (40237c <pmc_osc_is_ready_32kxtal+0x30>)
  40235e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402360:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402364:	2b00      	cmp	r3, #0
  402366:	d001      	beq.n	40236c <pmc_osc_is_ready_32kxtal+0x20>
  402368:	2301      	movs	r3, #1
  40236a:	e000      	b.n	40236e <pmc_osc_is_ready_32kxtal+0x22>
  40236c:	2300      	movs	r3, #0
}
  40236e:	4618      	mov	r0, r3
  402370:	46bd      	mov	sp, r7
  402372:	f85d 7b04 	ldr.w	r7, [sp], #4
  402376:	4770      	bx	lr
  402378:	400e1810 	.word	0x400e1810
  40237c:	400e0600 	.word	0x400e0600

00402380 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402380:	b480      	push	{r7}
  402382:	b083      	sub	sp, #12
  402384:	af00      	add	r7, sp, #0
  402386:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402388:	4915      	ldr	r1, [pc, #84]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40238a:	4b15      	ldr	r3, [pc, #84]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40238c:	6a1a      	ldr	r2, [r3, #32]
  40238e:	4b15      	ldr	r3, [pc, #84]	; (4023e4 <pmc_switch_mainck_to_fastrc+0x64>)
  402390:	4313      	orrs	r3, r2
  402392:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402394:	bf00      	nop
  402396:	4b12      	ldr	r3, [pc, #72]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  402398:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40239a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40239e:	2b00      	cmp	r3, #0
  4023a0:	d0f9      	beq.n	402396 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4023a2:	490f      	ldr	r1, [pc, #60]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023a4:	4b0e      	ldr	r3, [pc, #56]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023a6:	6a1a      	ldr	r2, [r3, #32]
  4023a8:	4b0f      	ldr	r3, [pc, #60]	; (4023e8 <pmc_switch_mainck_to_fastrc+0x68>)
  4023aa:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4023ac:	687a      	ldr	r2, [r7, #4]
  4023ae:	4313      	orrs	r3, r2
  4023b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4023b4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4023b6:	bf00      	nop
  4023b8:	4b09      	ldr	r3, [pc, #36]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4023c0:	2b00      	cmp	r3, #0
  4023c2:	d0f9      	beq.n	4023b8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4023c4:	4906      	ldr	r1, [pc, #24]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023c6:	4b06      	ldr	r3, [pc, #24]	; (4023e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4023c8:	6a1a      	ldr	r2, [r3, #32]
  4023ca:	4b08      	ldr	r3, [pc, #32]	; (4023ec <pmc_switch_mainck_to_fastrc+0x6c>)
  4023cc:	4013      	ands	r3, r2
  4023ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4023d2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4023d4:	bf00      	nop
  4023d6:	370c      	adds	r7, #12
  4023d8:	46bd      	mov	sp, r7
  4023da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023de:	4770      	bx	lr
  4023e0:	400e0600 	.word	0x400e0600
  4023e4:	00370008 	.word	0x00370008
  4023e8:	ffc8ff8f 	.word	0xffc8ff8f
  4023ec:	fec8ffff 	.word	0xfec8ffff

004023f0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4023f0:	b480      	push	{r7}
  4023f2:	b083      	sub	sp, #12
  4023f4:	af00      	add	r7, sp, #0
  4023f6:	6078      	str	r0, [r7, #4]
  4023f8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4023fa:	687b      	ldr	r3, [r7, #4]
  4023fc:	2b00      	cmp	r3, #0
  4023fe:	d008      	beq.n	402412 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402400:	4913      	ldr	r1, [pc, #76]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  402402:	4b13      	ldr	r3, [pc, #76]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  402404:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402406:	4a13      	ldr	r2, [pc, #76]	; (402454 <pmc_switch_mainck_to_xtal+0x64>)
  402408:	401a      	ands	r2, r3
  40240a:	4b13      	ldr	r3, [pc, #76]	; (402458 <pmc_switch_mainck_to_xtal+0x68>)
  40240c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40240e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402410:	e018      	b.n	402444 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402412:	490f      	ldr	r1, [pc, #60]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  402414:	4b0e      	ldr	r3, [pc, #56]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  402416:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402418:	4b10      	ldr	r3, [pc, #64]	; (40245c <pmc_switch_mainck_to_xtal+0x6c>)
  40241a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40241c:	683a      	ldr	r2, [r7, #0]
  40241e:	0212      	lsls	r2, r2, #8
  402420:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402422:	431a      	orrs	r2, r3
  402424:	4b0e      	ldr	r3, [pc, #56]	; (402460 <pmc_switch_mainck_to_xtal+0x70>)
  402426:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402428:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40242a:	bf00      	nop
  40242c:	4b08      	ldr	r3, [pc, #32]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  40242e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402430:	f003 0301 	and.w	r3, r3, #1
  402434:	2b00      	cmp	r3, #0
  402436:	d0f9      	beq.n	40242c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402438:	4905      	ldr	r1, [pc, #20]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  40243a:	4b05      	ldr	r3, [pc, #20]	; (402450 <pmc_switch_mainck_to_xtal+0x60>)
  40243c:	6a1a      	ldr	r2, [r3, #32]
  40243e:	4b09      	ldr	r3, [pc, #36]	; (402464 <pmc_switch_mainck_to_xtal+0x74>)
  402440:	4313      	orrs	r3, r2
  402442:	620b      	str	r3, [r1, #32]
}
  402444:	bf00      	nop
  402446:	370c      	adds	r7, #12
  402448:	46bd      	mov	sp, r7
  40244a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40244e:	4770      	bx	lr
  402450:	400e0600 	.word	0x400e0600
  402454:	fec8fffc 	.word	0xfec8fffc
  402458:	01370002 	.word	0x01370002
  40245c:	ffc8fffc 	.word	0xffc8fffc
  402460:	00370001 	.word	0x00370001
  402464:	01370000 	.word	0x01370000

00402468 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402468:	b480      	push	{r7}
  40246a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40246c:	4b04      	ldr	r3, [pc, #16]	; (402480 <pmc_osc_is_ready_mainck+0x18>)
  40246e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402474:	4618      	mov	r0, r3
  402476:	46bd      	mov	sp, r7
  402478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40247c:	4770      	bx	lr
  40247e:	bf00      	nop
  402480:	400e0600 	.word	0x400e0600

00402484 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402484:	b480      	push	{r7}
  402486:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402488:	4b04      	ldr	r3, [pc, #16]	; (40249c <pmc_disable_pllack+0x18>)
  40248a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40248e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402490:	bf00      	nop
  402492:	46bd      	mov	sp, r7
  402494:	f85d 7b04 	ldr.w	r7, [sp], #4
  402498:	4770      	bx	lr
  40249a:	bf00      	nop
  40249c:	400e0600 	.word	0x400e0600

004024a0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4024a0:	b480      	push	{r7}
  4024a2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4024a4:	4b04      	ldr	r3, [pc, #16]	; (4024b8 <pmc_is_locked_pllack+0x18>)
  4024a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024a8:	f003 0302 	and.w	r3, r3, #2
}
  4024ac:	4618      	mov	r0, r3
  4024ae:	46bd      	mov	sp, r7
  4024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024b4:	4770      	bx	lr
  4024b6:	bf00      	nop
  4024b8:	400e0600 	.word	0x400e0600

004024bc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4024bc:	b480      	push	{r7}
  4024be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4024c0:	4b04      	ldr	r3, [pc, #16]	; (4024d4 <pmc_is_locked_upll+0x18>)
  4024c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4024c8:	4618      	mov	r0, r3
  4024ca:	46bd      	mov	sp, r7
  4024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024d0:	4770      	bx	lr
  4024d2:	bf00      	nop
  4024d4:	400e0600 	.word	0x400e0600

004024d8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4024d8:	b480      	push	{r7}
  4024da:	b083      	sub	sp, #12
  4024dc:	af00      	add	r7, sp, #0
  4024de:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4024e0:	687b      	ldr	r3, [r7, #4]
  4024e2:	2b3f      	cmp	r3, #63	; 0x3f
  4024e4:	d901      	bls.n	4024ea <pmc_enable_periph_clk+0x12>
		return 1;
  4024e6:	2301      	movs	r3, #1
  4024e8:	e02f      	b.n	40254a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4024ea:	687b      	ldr	r3, [r7, #4]
  4024ec:	2b1f      	cmp	r3, #31
  4024ee:	d813      	bhi.n	402518 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4024f0:	4b19      	ldr	r3, [pc, #100]	; (402558 <pmc_enable_periph_clk+0x80>)
  4024f2:	699a      	ldr	r2, [r3, #24]
  4024f4:	2101      	movs	r1, #1
  4024f6:	687b      	ldr	r3, [r7, #4]
  4024f8:	fa01 f303 	lsl.w	r3, r1, r3
  4024fc:	401a      	ands	r2, r3
  4024fe:	2101      	movs	r1, #1
  402500:	687b      	ldr	r3, [r7, #4]
  402502:	fa01 f303 	lsl.w	r3, r1, r3
  402506:	429a      	cmp	r2, r3
  402508:	d01e      	beq.n	402548 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40250a:	4a13      	ldr	r2, [pc, #76]	; (402558 <pmc_enable_periph_clk+0x80>)
  40250c:	2101      	movs	r1, #1
  40250e:	687b      	ldr	r3, [r7, #4]
  402510:	fa01 f303 	lsl.w	r3, r1, r3
  402514:	6113      	str	r3, [r2, #16]
  402516:	e017      	b.n	402548 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402518:	687b      	ldr	r3, [r7, #4]
  40251a:	3b20      	subs	r3, #32
  40251c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40251e:	4b0e      	ldr	r3, [pc, #56]	; (402558 <pmc_enable_periph_clk+0x80>)
  402520:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402524:	2101      	movs	r1, #1
  402526:	687b      	ldr	r3, [r7, #4]
  402528:	fa01 f303 	lsl.w	r3, r1, r3
  40252c:	401a      	ands	r2, r3
  40252e:	2101      	movs	r1, #1
  402530:	687b      	ldr	r3, [r7, #4]
  402532:	fa01 f303 	lsl.w	r3, r1, r3
  402536:	429a      	cmp	r2, r3
  402538:	d006      	beq.n	402548 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40253a:	4a07      	ldr	r2, [pc, #28]	; (402558 <pmc_enable_periph_clk+0x80>)
  40253c:	2101      	movs	r1, #1
  40253e:	687b      	ldr	r3, [r7, #4]
  402540:	fa01 f303 	lsl.w	r3, r1, r3
  402544:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402548:	2300      	movs	r3, #0
}
  40254a:	4618      	mov	r0, r3
  40254c:	370c      	adds	r7, #12
  40254e:	46bd      	mov	sp, r7
  402550:	f85d 7b04 	ldr.w	r7, [sp], #4
  402554:	4770      	bx	lr
  402556:	bf00      	nop
  402558:	400e0600 	.word	0x400e0600

0040255c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40255c:	b480      	push	{r7}
  40255e:	b085      	sub	sp, #20
  402560:	af00      	add	r7, sp, #0
  402562:	6078      	str	r0, [r7, #4]
  402564:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  402566:	2300      	movs	r3, #0
  402568:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40256a:	687b      	ldr	r3, [r7, #4]
  40256c:	22ac      	movs	r2, #172	; 0xac
  40256e:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402570:	683b      	ldr	r3, [r7, #0]
  402572:	681a      	ldr	r2, [r3, #0]
  402574:	683b      	ldr	r3, [r7, #0]
  402576:	685b      	ldr	r3, [r3, #4]
  402578:	fbb2 f3f3 	udiv	r3, r2, r3
  40257c:	091b      	lsrs	r3, r3, #4
  40257e:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402580:	68fb      	ldr	r3, [r7, #12]
  402582:	2b00      	cmp	r3, #0
  402584:	d003      	beq.n	40258e <uart_init+0x32>
  402586:	68fb      	ldr	r3, [r7, #12]
  402588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40258c:	d301      	bcc.n	402592 <uart_init+0x36>
		return 1;
  40258e:	2301      	movs	r3, #1
  402590:	e00a      	b.n	4025a8 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	68fa      	ldr	r2, [r7, #12]
  402596:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402598:	683b      	ldr	r3, [r7, #0]
  40259a:	689a      	ldr	r2, [r3, #8]
  40259c:	687b      	ldr	r3, [r7, #4]
  40259e:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4025a0:	687b      	ldr	r3, [r7, #4]
  4025a2:	2250      	movs	r2, #80	; 0x50
  4025a4:	601a      	str	r2, [r3, #0]

	return 0;
  4025a6:	2300      	movs	r3, #0
}
  4025a8:	4618      	mov	r0, r3
  4025aa:	3714      	adds	r7, #20
  4025ac:	46bd      	mov	sp, r7
  4025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025b2:	4770      	bx	lr

004025b4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4025b4:	b480      	push	{r7}
  4025b6:	b083      	sub	sp, #12
  4025b8:	af00      	add	r7, sp, #0
  4025ba:	6078      	str	r0, [r7, #4]
  4025bc:	460b      	mov	r3, r1
  4025be:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4025c0:	687b      	ldr	r3, [r7, #4]
  4025c2:	695b      	ldr	r3, [r3, #20]
  4025c4:	f003 0302 	and.w	r3, r3, #2
  4025c8:	2b00      	cmp	r3, #0
  4025ca:	d101      	bne.n	4025d0 <uart_write+0x1c>
		return 1;
  4025cc:	2301      	movs	r3, #1
  4025ce:	e003      	b.n	4025d8 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4025d0:	78fa      	ldrb	r2, [r7, #3]
  4025d2:	687b      	ldr	r3, [r7, #4]
  4025d4:	61da      	str	r2, [r3, #28]
	return 0;
  4025d6:	2300      	movs	r3, #0
}
  4025d8:	4618      	mov	r0, r3
  4025da:	370c      	adds	r7, #12
  4025dc:	46bd      	mov	sp, r7
  4025de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e2:	4770      	bx	lr

004025e4 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4025e4:	b480      	push	{r7}
  4025e6:	b083      	sub	sp, #12
  4025e8:	af00      	add	r7, sp, #0
  4025ea:	6078      	str	r0, [r7, #4]
  4025ec:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4025ee:	687b      	ldr	r3, [r7, #4]
  4025f0:	695b      	ldr	r3, [r3, #20]
  4025f2:	f003 0301 	and.w	r3, r3, #1
  4025f6:	2b00      	cmp	r3, #0
  4025f8:	d101      	bne.n	4025fe <uart_read+0x1a>
		return 1;
  4025fa:	2301      	movs	r3, #1
  4025fc:	e005      	b.n	40260a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4025fe:	687b      	ldr	r3, [r7, #4]
  402600:	699b      	ldr	r3, [r3, #24]
  402602:	b2da      	uxtb	r2, r3
  402604:	683b      	ldr	r3, [r7, #0]
  402606:	701a      	strb	r2, [r3, #0]
	return 0;
  402608:	2300      	movs	r3, #0
}
  40260a:	4618      	mov	r0, r3
  40260c:	370c      	adds	r7, #12
  40260e:	46bd      	mov	sp, r7
  402610:	f85d 7b04 	ldr.w	r7, [sp], #4
  402614:	4770      	bx	lr

00402616 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  402616:	b480      	push	{r7}
  402618:	b089      	sub	sp, #36	; 0x24
  40261a:	af00      	add	r7, sp, #0
  40261c:	60f8      	str	r0, [r7, #12]
  40261e:	60b9      	str	r1, [r7, #8]
  402620:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  402622:	68bb      	ldr	r3, [r7, #8]
  402624:	011a      	lsls	r2, r3, #4
  402626:	687b      	ldr	r3, [r7, #4]
  402628:	429a      	cmp	r2, r3
  40262a:	d802      	bhi.n	402632 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40262c:	2310      	movs	r3, #16
  40262e:	61fb      	str	r3, [r7, #28]
  402630:	e001      	b.n	402636 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  402632:	2308      	movs	r3, #8
  402634:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  402636:	687b      	ldr	r3, [r7, #4]
  402638:	00da      	lsls	r2, r3, #3
  40263a:	69fb      	ldr	r3, [r7, #28]
  40263c:	68b9      	ldr	r1, [r7, #8]
  40263e:	fb01 f303 	mul.w	r3, r1, r3
  402642:	085b      	lsrs	r3, r3, #1
  402644:	441a      	add	r2, r3
  402646:	69fb      	ldr	r3, [r7, #28]
  402648:	68b9      	ldr	r1, [r7, #8]
  40264a:	fb01 f303 	mul.w	r3, r1, r3
  40264e:	fbb2 f3f3 	udiv	r3, r2, r3
  402652:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  402654:	69bb      	ldr	r3, [r7, #24]
  402656:	08db      	lsrs	r3, r3, #3
  402658:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40265a:	69bb      	ldr	r3, [r7, #24]
  40265c:	f003 0307 	and.w	r3, r3, #7
  402660:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  402662:	697b      	ldr	r3, [r7, #20]
  402664:	2b00      	cmp	r3, #0
  402666:	d003      	beq.n	402670 <usart_set_async_baudrate+0x5a>
  402668:	697b      	ldr	r3, [r7, #20]
  40266a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40266e:	d301      	bcc.n	402674 <usart_set_async_baudrate+0x5e>
		return 1;
  402670:	2301      	movs	r3, #1
  402672:	e00f      	b.n	402694 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  402674:	69fb      	ldr	r3, [r7, #28]
  402676:	2b08      	cmp	r3, #8
  402678:	d105      	bne.n	402686 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  40267a:	68fb      	ldr	r3, [r7, #12]
  40267c:	685b      	ldr	r3, [r3, #4]
  40267e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  402682:	68fb      	ldr	r3, [r7, #12]
  402684:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  402686:	693b      	ldr	r3, [r7, #16]
  402688:	041a      	lsls	r2, r3, #16
  40268a:	697b      	ldr	r3, [r7, #20]
  40268c:	431a      	orrs	r2, r3
  40268e:	68fb      	ldr	r3, [r7, #12]
  402690:	621a      	str	r2, [r3, #32]

	return 0;
  402692:	2300      	movs	r3, #0
}
  402694:	4618      	mov	r0, r3
  402696:	3724      	adds	r7, #36	; 0x24
  402698:	46bd      	mov	sp, r7
  40269a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40269e:	4770      	bx	lr

004026a0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4026a0:	b580      	push	{r7, lr}
  4026a2:	b082      	sub	sp, #8
  4026a4:	af00      	add	r7, sp, #0
  4026a6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4026a8:	6878      	ldr	r0, [r7, #4]
  4026aa:	4b0d      	ldr	r3, [pc, #52]	; (4026e0 <usart_reset+0x40>)
  4026ac:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4026ae:	687b      	ldr	r3, [r7, #4]
  4026b0:	2200      	movs	r2, #0
  4026b2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4026b4:	687b      	ldr	r3, [r7, #4]
  4026b6:	2200      	movs	r2, #0
  4026b8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4026ba:	687b      	ldr	r3, [r7, #4]
  4026bc:	2200      	movs	r2, #0
  4026be:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4026c0:	6878      	ldr	r0, [r7, #4]
  4026c2:	4b08      	ldr	r3, [pc, #32]	; (4026e4 <usart_reset+0x44>)
  4026c4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4026c6:	6878      	ldr	r0, [r7, #4]
  4026c8:	4b07      	ldr	r3, [pc, #28]	; (4026e8 <usart_reset+0x48>)
  4026ca:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4026cc:	6878      	ldr	r0, [r7, #4]
  4026ce:	4b07      	ldr	r3, [pc, #28]	; (4026ec <usart_reset+0x4c>)
  4026d0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4026d2:	6878      	ldr	r0, [r7, #4]
  4026d4:	4b06      	ldr	r3, [pc, #24]	; (4026f0 <usart_reset+0x50>)
  4026d6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4026d8:	bf00      	nop
  4026da:	3708      	adds	r7, #8
  4026dc:	46bd      	mov	sp, r7
  4026de:	bd80      	pop	{r7, pc}
  4026e0:	00402881 	.word	0x00402881
  4026e4:	00402793 	.word	0x00402793
  4026e8:	004027c7 	.word	0x004027c7
  4026ec:	004027e1 	.word	0x004027e1
  4026f0:	004027fd 	.word	0x004027fd

004026f4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4026f4:	b580      	push	{r7, lr}
  4026f6:	b084      	sub	sp, #16
  4026f8:	af00      	add	r7, sp, #0
  4026fa:	60f8      	str	r0, [r7, #12]
  4026fc:	60b9      	str	r1, [r7, #8]
  4026fe:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402700:	68f8      	ldr	r0, [r7, #12]
  402702:	4b1a      	ldr	r3, [pc, #104]	; (40276c <usart_init_rs232+0x78>)
  402704:	4798      	blx	r3

	ul_reg_val = 0;
  402706:	4b1a      	ldr	r3, [pc, #104]	; (402770 <usart_init_rs232+0x7c>)
  402708:	2200      	movs	r2, #0
  40270a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40270c:	68bb      	ldr	r3, [r7, #8]
  40270e:	2b00      	cmp	r3, #0
  402710:	d009      	beq.n	402726 <usart_init_rs232+0x32>
  402712:	68bb      	ldr	r3, [r7, #8]
  402714:	681b      	ldr	r3, [r3, #0]
  402716:	687a      	ldr	r2, [r7, #4]
  402718:	4619      	mov	r1, r3
  40271a:	68f8      	ldr	r0, [r7, #12]
  40271c:	4b15      	ldr	r3, [pc, #84]	; (402774 <usart_init_rs232+0x80>)
  40271e:	4798      	blx	r3
  402720:	4603      	mov	r3, r0
  402722:	2b00      	cmp	r3, #0
  402724:	d001      	beq.n	40272a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  402726:	2301      	movs	r3, #1
  402728:	e01b      	b.n	402762 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40272a:	68bb      	ldr	r3, [r7, #8]
  40272c:	685a      	ldr	r2, [r3, #4]
  40272e:	68bb      	ldr	r3, [r7, #8]
  402730:	689b      	ldr	r3, [r3, #8]
  402732:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402734:	68bb      	ldr	r3, [r7, #8]
  402736:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402738:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40273a:	68bb      	ldr	r3, [r7, #8]
  40273c:	68db      	ldr	r3, [r3, #12]
  40273e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402740:	4b0b      	ldr	r3, [pc, #44]	; (402770 <usart_init_rs232+0x7c>)
  402742:	681b      	ldr	r3, [r3, #0]
  402744:	4313      	orrs	r3, r2
  402746:	4a0a      	ldr	r2, [pc, #40]	; (402770 <usart_init_rs232+0x7c>)
  402748:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40274a:	4b09      	ldr	r3, [pc, #36]	; (402770 <usart_init_rs232+0x7c>)
  40274c:	681b      	ldr	r3, [r3, #0]
  40274e:	4a08      	ldr	r2, [pc, #32]	; (402770 <usart_init_rs232+0x7c>)
  402750:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  402752:	68fb      	ldr	r3, [r7, #12]
  402754:	685a      	ldr	r2, [r3, #4]
  402756:	4b06      	ldr	r3, [pc, #24]	; (402770 <usart_init_rs232+0x7c>)
  402758:	681b      	ldr	r3, [r3, #0]
  40275a:	431a      	orrs	r2, r3
  40275c:	68fb      	ldr	r3, [r7, #12]
  40275e:	605a      	str	r2, [r3, #4]

	return 0;
  402760:	2300      	movs	r3, #0
}
  402762:	4618      	mov	r0, r3
  402764:	3710      	adds	r7, #16
  402766:	46bd      	mov	sp, r7
  402768:	bd80      	pop	{r7, pc}
  40276a:	bf00      	nop
  40276c:	004026a1 	.word	0x004026a1
  402770:	204066b8 	.word	0x204066b8
  402774:	00402617 	.word	0x00402617

00402778 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402778:	b480      	push	{r7}
  40277a:	b083      	sub	sp, #12
  40277c:	af00      	add	r7, sp, #0
  40277e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402780:	687b      	ldr	r3, [r7, #4]
  402782:	2240      	movs	r2, #64	; 0x40
  402784:	601a      	str	r2, [r3, #0]
}
  402786:	bf00      	nop
  402788:	370c      	adds	r7, #12
  40278a:	46bd      	mov	sp, r7
  40278c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402790:	4770      	bx	lr

00402792 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  402792:	b480      	push	{r7}
  402794:	b083      	sub	sp, #12
  402796:	af00      	add	r7, sp, #0
  402798:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	2288      	movs	r2, #136	; 0x88
  40279e:	601a      	str	r2, [r3, #0]
}
  4027a0:	bf00      	nop
  4027a2:	370c      	adds	r7, #12
  4027a4:	46bd      	mov	sp, r7
  4027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027aa:	4770      	bx	lr

004027ac <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4027ac:	b480      	push	{r7}
  4027ae:	b083      	sub	sp, #12
  4027b0:	af00      	add	r7, sp, #0
  4027b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4027b4:	687b      	ldr	r3, [r7, #4]
  4027b6:	2210      	movs	r2, #16
  4027b8:	601a      	str	r2, [r3, #0]
}
  4027ba:	bf00      	nop
  4027bc:	370c      	adds	r7, #12
  4027be:	46bd      	mov	sp, r7
  4027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027c4:	4770      	bx	lr

004027c6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4027c6:	b480      	push	{r7}
  4027c8:	b083      	sub	sp, #12
  4027ca:	af00      	add	r7, sp, #0
  4027cc:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4027ce:	687b      	ldr	r3, [r7, #4]
  4027d0:	2224      	movs	r2, #36	; 0x24
  4027d2:	601a      	str	r2, [r3, #0]
}
  4027d4:	bf00      	nop
  4027d6:	370c      	adds	r7, #12
  4027d8:	46bd      	mov	sp, r7
  4027da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027de:	4770      	bx	lr

004027e0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4027e0:	b480      	push	{r7}
  4027e2:	b083      	sub	sp, #12
  4027e4:	af00      	add	r7, sp, #0
  4027e6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	f44f 7280 	mov.w	r2, #256	; 0x100
  4027ee:	601a      	str	r2, [r3, #0]
}
  4027f0:	bf00      	nop
  4027f2:	370c      	adds	r7, #12
  4027f4:	46bd      	mov	sp, r7
  4027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027fa:	4770      	bx	lr

004027fc <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4027fc:	b480      	push	{r7}
  4027fe:	b083      	sub	sp, #12
  402800:	af00      	add	r7, sp, #0
  402802:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402804:	687b      	ldr	r3, [r7, #4]
  402806:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40280a:	601a      	str	r2, [r3, #0]
}
  40280c:	bf00      	nop
  40280e:	370c      	adds	r7, #12
  402810:	46bd      	mov	sp, r7
  402812:	f85d 7b04 	ldr.w	r7, [sp], #4
  402816:	4770      	bx	lr

00402818 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402818:	b480      	push	{r7}
  40281a:	b083      	sub	sp, #12
  40281c:	af00      	add	r7, sp, #0
  40281e:	6078      	str	r0, [r7, #4]
  402820:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402822:	687b      	ldr	r3, [r7, #4]
  402824:	695b      	ldr	r3, [r3, #20]
  402826:	f003 0302 	and.w	r3, r3, #2
  40282a:	2b00      	cmp	r3, #0
  40282c:	d101      	bne.n	402832 <usart_write+0x1a>
		return 1;
  40282e:	2301      	movs	r3, #1
  402830:	e005      	b.n	40283e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402832:	683b      	ldr	r3, [r7, #0]
  402834:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402838:	687b      	ldr	r3, [r7, #4]
  40283a:	61da      	str	r2, [r3, #28]
	return 0;
  40283c:	2300      	movs	r3, #0
}
  40283e:	4618      	mov	r0, r3
  402840:	370c      	adds	r7, #12
  402842:	46bd      	mov	sp, r7
  402844:	f85d 7b04 	ldr.w	r7, [sp], #4
  402848:	4770      	bx	lr

0040284a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40284a:	b480      	push	{r7}
  40284c:	b083      	sub	sp, #12
  40284e:	af00      	add	r7, sp, #0
  402850:	6078      	str	r0, [r7, #4]
  402852:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402854:	687b      	ldr	r3, [r7, #4]
  402856:	695b      	ldr	r3, [r3, #20]
  402858:	f003 0301 	and.w	r3, r3, #1
  40285c:	2b00      	cmp	r3, #0
  40285e:	d101      	bne.n	402864 <usart_read+0x1a>
		return 1;
  402860:	2301      	movs	r3, #1
  402862:	e006      	b.n	402872 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402864:	687b      	ldr	r3, [r7, #4]
  402866:	699b      	ldr	r3, [r3, #24]
  402868:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40286c:	683b      	ldr	r3, [r7, #0]
  40286e:	601a      	str	r2, [r3, #0]

	return 0;
  402870:	2300      	movs	r3, #0
}
  402872:	4618      	mov	r0, r3
  402874:	370c      	adds	r7, #12
  402876:	46bd      	mov	sp, r7
  402878:	f85d 7b04 	ldr.w	r7, [sp], #4
  40287c:	4770      	bx	lr
	...

00402880 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402880:	b480      	push	{r7}
  402882:	b083      	sub	sp, #12
  402884:	af00      	add	r7, sp, #0
  402886:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402888:	687b      	ldr	r3, [r7, #4]
  40288a:	4a04      	ldr	r2, [pc, #16]	; (40289c <usart_disable_writeprotect+0x1c>)
  40288c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402890:	bf00      	nop
  402892:	370c      	adds	r7, #12
  402894:	46bd      	mov	sp, r7
  402896:	f85d 7b04 	ldr.w	r7, [sp], #4
  40289a:	4770      	bx	lr
  40289c:	55534100 	.word	0x55534100

004028a0 <cpu_irq_save>:
{
  4028a0:	b480      	push	{r7}
  4028a2:	b083      	sub	sp, #12
  4028a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4028a6:	f3ef 8310 	mrs	r3, PRIMASK
  4028aa:	607b      	str	r3, [r7, #4]
  return(result);
  4028ac:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4028ae:	2b00      	cmp	r3, #0
  4028b0:	bf0c      	ite	eq
  4028b2:	2301      	moveq	r3, #1
  4028b4:	2300      	movne	r3, #0
  4028b6:	b2db      	uxtb	r3, r3
  4028b8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4028ba:	b672      	cpsid	i
  4028bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4028c0:	4b04      	ldr	r3, [pc, #16]	; (4028d4 <cpu_irq_save+0x34>)
  4028c2:	2200      	movs	r2, #0
  4028c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4028c6:	683b      	ldr	r3, [r7, #0]
}
  4028c8:	4618      	mov	r0, r3
  4028ca:	370c      	adds	r7, #12
  4028cc:	46bd      	mov	sp, r7
  4028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028d2:	4770      	bx	lr
  4028d4:	20400018 	.word	0x20400018

004028d8 <cpu_irq_is_enabled_flags>:
{
  4028d8:	b480      	push	{r7}
  4028da:	b083      	sub	sp, #12
  4028dc:	af00      	add	r7, sp, #0
  4028de:	6078      	str	r0, [r7, #4]
	return (flags);
  4028e0:	687b      	ldr	r3, [r7, #4]
  4028e2:	2b00      	cmp	r3, #0
  4028e4:	bf14      	ite	ne
  4028e6:	2301      	movne	r3, #1
  4028e8:	2300      	moveq	r3, #0
  4028ea:	b2db      	uxtb	r3, r3
}
  4028ec:	4618      	mov	r0, r3
  4028ee:	370c      	adds	r7, #12
  4028f0:	46bd      	mov	sp, r7
  4028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028f6:	4770      	bx	lr

004028f8 <cpu_irq_restore>:
{
  4028f8:	b580      	push	{r7, lr}
  4028fa:	b082      	sub	sp, #8
  4028fc:	af00      	add	r7, sp, #0
  4028fe:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402900:	6878      	ldr	r0, [r7, #4]
  402902:	4b07      	ldr	r3, [pc, #28]	; (402920 <cpu_irq_restore+0x28>)
  402904:	4798      	blx	r3
  402906:	4603      	mov	r3, r0
  402908:	2b00      	cmp	r3, #0
  40290a:	d005      	beq.n	402918 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40290c:	4b05      	ldr	r3, [pc, #20]	; (402924 <cpu_irq_restore+0x2c>)
  40290e:	2201      	movs	r2, #1
  402910:	701a      	strb	r2, [r3, #0]
  402912:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402916:	b662      	cpsie	i
}
  402918:	bf00      	nop
  40291a:	3708      	adds	r7, #8
  40291c:	46bd      	mov	sp, r7
  40291e:	bd80      	pop	{r7, pc}
  402920:	004028d9 	.word	0x004028d9
  402924:	20400018 	.word	0x20400018

00402928 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402928:	b580      	push	{r7, lr}
  40292a:	b084      	sub	sp, #16
  40292c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40292e:	4b1e      	ldr	r3, [pc, #120]	; (4029a8 <Reset_Handler+0x80>)
  402930:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402932:	4b1e      	ldr	r3, [pc, #120]	; (4029ac <Reset_Handler+0x84>)
  402934:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402936:	68fa      	ldr	r2, [r7, #12]
  402938:	68bb      	ldr	r3, [r7, #8]
  40293a:	429a      	cmp	r2, r3
  40293c:	d00c      	beq.n	402958 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40293e:	e007      	b.n	402950 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402940:	68bb      	ldr	r3, [r7, #8]
  402942:	1d1a      	adds	r2, r3, #4
  402944:	60ba      	str	r2, [r7, #8]
  402946:	68fa      	ldr	r2, [r7, #12]
  402948:	1d11      	adds	r1, r2, #4
  40294a:	60f9      	str	r1, [r7, #12]
  40294c:	6812      	ldr	r2, [r2, #0]
  40294e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402950:	68bb      	ldr	r3, [r7, #8]
  402952:	4a17      	ldr	r2, [pc, #92]	; (4029b0 <Reset_Handler+0x88>)
  402954:	4293      	cmp	r3, r2
  402956:	d3f3      	bcc.n	402940 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402958:	4b16      	ldr	r3, [pc, #88]	; (4029b4 <Reset_Handler+0x8c>)
  40295a:	60bb      	str	r3, [r7, #8]
  40295c:	e004      	b.n	402968 <Reset_Handler+0x40>
                *pDest++ = 0;
  40295e:	68bb      	ldr	r3, [r7, #8]
  402960:	1d1a      	adds	r2, r3, #4
  402962:	60ba      	str	r2, [r7, #8]
  402964:	2200      	movs	r2, #0
  402966:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402968:	68bb      	ldr	r3, [r7, #8]
  40296a:	4a13      	ldr	r2, [pc, #76]	; (4029b8 <Reset_Handler+0x90>)
  40296c:	4293      	cmp	r3, r2
  40296e:	d3f6      	bcc.n	40295e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402970:	4b12      	ldr	r3, [pc, #72]	; (4029bc <Reset_Handler+0x94>)
  402972:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402974:	4a12      	ldr	r2, [pc, #72]	; (4029c0 <Reset_Handler+0x98>)
  402976:	68fb      	ldr	r3, [r7, #12]
  402978:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40297c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40297e:	4b11      	ldr	r3, [pc, #68]	; (4029c4 <Reset_Handler+0x9c>)
  402980:	4798      	blx	r3
  402982:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402984:	4a10      	ldr	r2, [pc, #64]	; (4029c8 <Reset_Handler+0xa0>)
  402986:	4b10      	ldr	r3, [pc, #64]	; (4029c8 <Reset_Handler+0xa0>)
  402988:	681b      	ldr	r3, [r3, #0]
  40298a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40298e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402990:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402994:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402998:	6878      	ldr	r0, [r7, #4]
  40299a:	4b0c      	ldr	r3, [pc, #48]	; (4029cc <Reset_Handler+0xa4>)
  40299c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40299e:	4b0c      	ldr	r3, [pc, #48]	; (4029d0 <Reset_Handler+0xa8>)
  4029a0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4029a2:	4b0c      	ldr	r3, [pc, #48]	; (4029d4 <Reset_Handler+0xac>)
  4029a4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4029a6:	e7fe      	b.n	4029a6 <Reset_Handler+0x7e>
  4029a8:	00404a48 	.word	0x00404a48
  4029ac:	20400000 	.word	0x20400000
  4029b0:	20400864 	.word	0x20400864
  4029b4:	20400864 	.word	0x20400864
  4029b8:	204067b0 	.word	0x204067b0
  4029bc:	00400000 	.word	0x00400000
  4029c0:	e000ed00 	.word	0xe000ed00
  4029c4:	004028a1 	.word	0x004028a1
  4029c8:	e000ed88 	.word	0xe000ed88
  4029cc:	004028f9 	.word	0x004028f9
  4029d0:	00402cb9 	.word	0x00402cb9
  4029d4:	00400c85 	.word	0x00400c85

004029d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4029d8:	b480      	push	{r7}
  4029da:	af00      	add	r7, sp, #0
        while (1) {
  4029dc:	e7fe      	b.n	4029dc <Dummy_Handler+0x4>
	...

004029e0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4029e0:	b480      	push	{r7}
  4029e2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4029e4:	4b52      	ldr	r3, [pc, #328]	; (402b30 <SystemCoreClockUpdate+0x150>)
  4029e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029e8:	f003 0303 	and.w	r3, r3, #3
  4029ec:	2b01      	cmp	r3, #1
  4029ee:	d014      	beq.n	402a1a <SystemCoreClockUpdate+0x3a>
  4029f0:	2b01      	cmp	r3, #1
  4029f2:	d302      	bcc.n	4029fa <SystemCoreClockUpdate+0x1a>
  4029f4:	2b02      	cmp	r3, #2
  4029f6:	d038      	beq.n	402a6a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4029f8:	e07a      	b.n	402af0 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4029fa:	4b4e      	ldr	r3, [pc, #312]	; (402b34 <SystemCoreClockUpdate+0x154>)
  4029fc:	695b      	ldr	r3, [r3, #20]
  4029fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a02:	2b00      	cmp	r3, #0
  402a04:	d004      	beq.n	402a10 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402a06:	4b4c      	ldr	r3, [pc, #304]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a08:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402a0c:	601a      	str	r2, [r3, #0]
    break;
  402a0e:	e06f      	b.n	402af0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402a10:	4b49      	ldr	r3, [pc, #292]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a12:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402a16:	601a      	str	r2, [r3, #0]
    break;
  402a18:	e06a      	b.n	402af0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402a1a:	4b45      	ldr	r3, [pc, #276]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402a1c:	6a1b      	ldr	r3, [r3, #32]
  402a1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402a22:	2b00      	cmp	r3, #0
  402a24:	d003      	beq.n	402a2e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402a26:	4b44      	ldr	r3, [pc, #272]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a28:	4a44      	ldr	r2, [pc, #272]	; (402b3c <SystemCoreClockUpdate+0x15c>)
  402a2a:	601a      	str	r2, [r3, #0]
    break;
  402a2c:	e060      	b.n	402af0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402a2e:	4b42      	ldr	r3, [pc, #264]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a30:	4a43      	ldr	r2, [pc, #268]	; (402b40 <SystemCoreClockUpdate+0x160>)
  402a32:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402a34:	4b3e      	ldr	r3, [pc, #248]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402a36:	6a1b      	ldr	r3, [r3, #32]
  402a38:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a3c:	2b10      	cmp	r3, #16
  402a3e:	d004      	beq.n	402a4a <SystemCoreClockUpdate+0x6a>
  402a40:	2b20      	cmp	r3, #32
  402a42:	d008      	beq.n	402a56 <SystemCoreClockUpdate+0x76>
  402a44:	2b00      	cmp	r3, #0
  402a46:	d00e      	beq.n	402a66 <SystemCoreClockUpdate+0x86>
          break;
  402a48:	e00e      	b.n	402a68 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402a4a:	4b3b      	ldr	r3, [pc, #236]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a4c:	681b      	ldr	r3, [r3, #0]
  402a4e:	005b      	lsls	r3, r3, #1
  402a50:	4a39      	ldr	r2, [pc, #228]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a52:	6013      	str	r3, [r2, #0]
          break;
  402a54:	e008      	b.n	402a68 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402a56:	4b38      	ldr	r3, [pc, #224]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a58:	681a      	ldr	r2, [r3, #0]
  402a5a:	4613      	mov	r3, r2
  402a5c:	005b      	lsls	r3, r3, #1
  402a5e:	4413      	add	r3, r2
  402a60:	4a35      	ldr	r2, [pc, #212]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a62:	6013      	str	r3, [r2, #0]
          break;
  402a64:	e000      	b.n	402a68 <SystemCoreClockUpdate+0x88>
          break;
  402a66:	bf00      	nop
    break;
  402a68:	e042      	b.n	402af0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402a6a:	4b31      	ldr	r3, [pc, #196]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402a6c:	6a1b      	ldr	r3, [r3, #32]
  402a6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402a72:	2b00      	cmp	r3, #0
  402a74:	d003      	beq.n	402a7e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402a76:	4b30      	ldr	r3, [pc, #192]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a78:	4a30      	ldr	r2, [pc, #192]	; (402b3c <SystemCoreClockUpdate+0x15c>)
  402a7a:	601a      	str	r2, [r3, #0]
  402a7c:	e01c      	b.n	402ab8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402a7e:	4b2e      	ldr	r3, [pc, #184]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a80:	4a2f      	ldr	r2, [pc, #188]	; (402b40 <SystemCoreClockUpdate+0x160>)
  402a82:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402a84:	4b2a      	ldr	r3, [pc, #168]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402a86:	6a1b      	ldr	r3, [r3, #32]
  402a88:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a8c:	2b10      	cmp	r3, #16
  402a8e:	d004      	beq.n	402a9a <SystemCoreClockUpdate+0xba>
  402a90:	2b20      	cmp	r3, #32
  402a92:	d008      	beq.n	402aa6 <SystemCoreClockUpdate+0xc6>
  402a94:	2b00      	cmp	r3, #0
  402a96:	d00e      	beq.n	402ab6 <SystemCoreClockUpdate+0xd6>
          break;
  402a98:	e00e      	b.n	402ab8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402a9a:	4b27      	ldr	r3, [pc, #156]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402a9c:	681b      	ldr	r3, [r3, #0]
  402a9e:	005b      	lsls	r3, r3, #1
  402aa0:	4a25      	ldr	r2, [pc, #148]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402aa2:	6013      	str	r3, [r2, #0]
          break;
  402aa4:	e008      	b.n	402ab8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402aa6:	4b24      	ldr	r3, [pc, #144]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402aa8:	681a      	ldr	r2, [r3, #0]
  402aaa:	4613      	mov	r3, r2
  402aac:	005b      	lsls	r3, r3, #1
  402aae:	4413      	add	r3, r2
  402ab0:	4a21      	ldr	r2, [pc, #132]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402ab2:	6013      	str	r3, [r2, #0]
          break;
  402ab4:	e000      	b.n	402ab8 <SystemCoreClockUpdate+0xd8>
          break;
  402ab6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402ab8:	4b1d      	ldr	r3, [pc, #116]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402abc:	f003 0303 	and.w	r3, r3, #3
  402ac0:	2b02      	cmp	r3, #2
  402ac2:	d114      	bne.n	402aee <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402ac4:	4b1a      	ldr	r3, [pc, #104]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402ac8:	0c1b      	lsrs	r3, r3, #16
  402aca:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402ace:	3301      	adds	r3, #1
  402ad0:	4a19      	ldr	r2, [pc, #100]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402ad2:	6812      	ldr	r2, [r2, #0]
  402ad4:	fb02 f303 	mul.w	r3, r2, r3
  402ad8:	4a17      	ldr	r2, [pc, #92]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402ada:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402adc:	4b14      	ldr	r3, [pc, #80]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402ae0:	b2db      	uxtb	r3, r3
  402ae2:	4a15      	ldr	r2, [pc, #84]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402ae4:	6812      	ldr	r2, [r2, #0]
  402ae6:	fbb2 f3f3 	udiv	r3, r2, r3
  402aea:	4a13      	ldr	r2, [pc, #76]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402aec:	6013      	str	r3, [r2, #0]
    break;
  402aee:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402af0:	4b0f      	ldr	r3, [pc, #60]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402af4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402af8:	2b70      	cmp	r3, #112	; 0x70
  402afa:	d108      	bne.n	402b0e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402afc:	4b0e      	ldr	r3, [pc, #56]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402afe:	681b      	ldr	r3, [r3, #0]
  402b00:	4a10      	ldr	r2, [pc, #64]	; (402b44 <SystemCoreClockUpdate+0x164>)
  402b02:	fba2 2303 	umull	r2, r3, r2, r3
  402b06:	085b      	lsrs	r3, r3, #1
  402b08:	4a0b      	ldr	r2, [pc, #44]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402b0a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402b0c:	e00a      	b.n	402b24 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402b0e:	4b08      	ldr	r3, [pc, #32]	; (402b30 <SystemCoreClockUpdate+0x150>)
  402b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b12:	091b      	lsrs	r3, r3, #4
  402b14:	f003 0307 	and.w	r3, r3, #7
  402b18:	4a07      	ldr	r2, [pc, #28]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402b1a:	6812      	ldr	r2, [r2, #0]
  402b1c:	fa22 f303 	lsr.w	r3, r2, r3
  402b20:	4a05      	ldr	r2, [pc, #20]	; (402b38 <SystemCoreClockUpdate+0x158>)
  402b22:	6013      	str	r3, [r2, #0]
}
  402b24:	bf00      	nop
  402b26:	46bd      	mov	sp, r7
  402b28:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b2c:	4770      	bx	lr
  402b2e:	bf00      	nop
  402b30:	400e0600 	.word	0x400e0600
  402b34:	400e1810 	.word	0x400e1810
  402b38:	2040001c 	.word	0x2040001c
  402b3c:	00b71b00 	.word	0x00b71b00
  402b40:	003d0900 	.word	0x003d0900
  402b44:	aaaaaaab 	.word	0xaaaaaaab

00402b48 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402b48:	b480      	push	{r7}
  402b4a:	b083      	sub	sp, #12
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402b50:	687b      	ldr	r3, [r7, #4]
  402b52:	4a1d      	ldr	r2, [pc, #116]	; (402bc8 <system_init_flash+0x80>)
  402b54:	4293      	cmp	r3, r2
  402b56:	d804      	bhi.n	402b62 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402b58:	4b1c      	ldr	r3, [pc, #112]	; (402bcc <system_init_flash+0x84>)
  402b5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402b5e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402b60:	e02b      	b.n	402bba <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402b62:	687b      	ldr	r3, [r7, #4]
  402b64:	4a1a      	ldr	r2, [pc, #104]	; (402bd0 <system_init_flash+0x88>)
  402b66:	4293      	cmp	r3, r2
  402b68:	d803      	bhi.n	402b72 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402b6a:	4b18      	ldr	r3, [pc, #96]	; (402bcc <system_init_flash+0x84>)
  402b6c:	4a19      	ldr	r2, [pc, #100]	; (402bd4 <system_init_flash+0x8c>)
  402b6e:	601a      	str	r2, [r3, #0]
}
  402b70:	e023      	b.n	402bba <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402b72:	687b      	ldr	r3, [r7, #4]
  402b74:	4a18      	ldr	r2, [pc, #96]	; (402bd8 <system_init_flash+0x90>)
  402b76:	4293      	cmp	r3, r2
  402b78:	d803      	bhi.n	402b82 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402b7a:	4b14      	ldr	r3, [pc, #80]	; (402bcc <system_init_flash+0x84>)
  402b7c:	4a17      	ldr	r2, [pc, #92]	; (402bdc <system_init_flash+0x94>)
  402b7e:	601a      	str	r2, [r3, #0]
}
  402b80:	e01b      	b.n	402bba <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402b82:	687b      	ldr	r3, [r7, #4]
  402b84:	4a16      	ldr	r2, [pc, #88]	; (402be0 <system_init_flash+0x98>)
  402b86:	4293      	cmp	r3, r2
  402b88:	d803      	bhi.n	402b92 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402b8a:	4b10      	ldr	r3, [pc, #64]	; (402bcc <system_init_flash+0x84>)
  402b8c:	4a15      	ldr	r2, [pc, #84]	; (402be4 <system_init_flash+0x9c>)
  402b8e:	601a      	str	r2, [r3, #0]
}
  402b90:	e013      	b.n	402bba <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402b92:	687b      	ldr	r3, [r7, #4]
  402b94:	4a14      	ldr	r2, [pc, #80]	; (402be8 <system_init_flash+0xa0>)
  402b96:	4293      	cmp	r3, r2
  402b98:	d804      	bhi.n	402ba4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402b9a:	4b0c      	ldr	r3, [pc, #48]	; (402bcc <system_init_flash+0x84>)
  402b9c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402ba0:	601a      	str	r2, [r3, #0]
}
  402ba2:	e00a      	b.n	402bba <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402ba4:	687b      	ldr	r3, [r7, #4]
  402ba6:	4a11      	ldr	r2, [pc, #68]	; (402bec <system_init_flash+0xa4>)
  402ba8:	4293      	cmp	r3, r2
  402baa:	d803      	bhi.n	402bb4 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402bac:	4b07      	ldr	r3, [pc, #28]	; (402bcc <system_init_flash+0x84>)
  402bae:	4a10      	ldr	r2, [pc, #64]	; (402bf0 <system_init_flash+0xa8>)
  402bb0:	601a      	str	r2, [r3, #0]
}
  402bb2:	e002      	b.n	402bba <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402bb4:	4b05      	ldr	r3, [pc, #20]	; (402bcc <system_init_flash+0x84>)
  402bb6:	4a0f      	ldr	r2, [pc, #60]	; (402bf4 <system_init_flash+0xac>)
  402bb8:	601a      	str	r2, [r3, #0]
}
  402bba:	bf00      	nop
  402bbc:	370c      	adds	r7, #12
  402bbe:	46bd      	mov	sp, r7
  402bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc4:	4770      	bx	lr
  402bc6:	bf00      	nop
  402bc8:	015ef3bf 	.word	0x015ef3bf
  402bcc:	400e0c00 	.word	0x400e0c00
  402bd0:	02bde77f 	.word	0x02bde77f
  402bd4:	04000100 	.word	0x04000100
  402bd8:	041cdb3f 	.word	0x041cdb3f
  402bdc:	04000200 	.word	0x04000200
  402be0:	057bceff 	.word	0x057bceff
  402be4:	04000300 	.word	0x04000300
  402be8:	06dac2bf 	.word	0x06dac2bf
  402bec:	0839b67f 	.word	0x0839b67f
  402bf0:	04000500 	.word	0x04000500
  402bf4:	04000600 	.word	0x04000600

00402bf8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402bf8:	b480      	push	{r7}
  402bfa:	b085      	sub	sp, #20
  402bfc:	af00      	add	r7, sp, #0
  402bfe:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402c00:	4b10      	ldr	r3, [pc, #64]	; (402c44 <_sbrk+0x4c>)
  402c02:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402c04:	4b10      	ldr	r3, [pc, #64]	; (402c48 <_sbrk+0x50>)
  402c06:	681b      	ldr	r3, [r3, #0]
  402c08:	2b00      	cmp	r3, #0
  402c0a:	d102      	bne.n	402c12 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402c0c:	4b0e      	ldr	r3, [pc, #56]	; (402c48 <_sbrk+0x50>)
  402c0e:	4a0f      	ldr	r2, [pc, #60]	; (402c4c <_sbrk+0x54>)
  402c10:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402c12:	4b0d      	ldr	r3, [pc, #52]	; (402c48 <_sbrk+0x50>)
  402c14:	681b      	ldr	r3, [r3, #0]
  402c16:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402c18:	68ba      	ldr	r2, [r7, #8]
  402c1a:	687b      	ldr	r3, [r7, #4]
  402c1c:	441a      	add	r2, r3
  402c1e:	68fb      	ldr	r3, [r7, #12]
  402c20:	429a      	cmp	r2, r3
  402c22:	dd02      	ble.n	402c2a <_sbrk+0x32>
		return (caddr_t) -1;	
  402c24:	f04f 33ff 	mov.w	r3, #4294967295
  402c28:	e006      	b.n	402c38 <_sbrk+0x40>
	}

	heap += incr;
  402c2a:	4b07      	ldr	r3, [pc, #28]	; (402c48 <_sbrk+0x50>)
  402c2c:	681a      	ldr	r2, [r3, #0]
  402c2e:	687b      	ldr	r3, [r7, #4]
  402c30:	4413      	add	r3, r2
  402c32:	4a05      	ldr	r2, [pc, #20]	; (402c48 <_sbrk+0x50>)
  402c34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402c36:	68bb      	ldr	r3, [r7, #8]
}
  402c38:	4618      	mov	r0, r3
  402c3a:	3714      	adds	r7, #20
  402c3c:	46bd      	mov	sp, r7
  402c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c42:	4770      	bx	lr
  402c44:	2045fffc 	.word	0x2045fffc
  402c48:	204066bc 	.word	0x204066bc
  402c4c:	204089b0 	.word	0x204089b0

00402c50 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402c50:	b480      	push	{r7}
  402c52:	b083      	sub	sp, #12
  402c54:	af00      	add	r7, sp, #0
  402c56:	6078      	str	r0, [r7, #4]
	return -1;
  402c58:	f04f 33ff 	mov.w	r3, #4294967295
}
  402c5c:	4618      	mov	r0, r3
  402c5e:	370c      	adds	r7, #12
  402c60:	46bd      	mov	sp, r7
  402c62:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c66:	4770      	bx	lr

00402c68 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402c68:	b480      	push	{r7}
  402c6a:	b083      	sub	sp, #12
  402c6c:	af00      	add	r7, sp, #0
  402c6e:	6078      	str	r0, [r7, #4]
  402c70:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402c72:	683b      	ldr	r3, [r7, #0]
  402c74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402c78:	605a      	str	r2, [r3, #4]

	return 0;
  402c7a:	2300      	movs	r3, #0
}
  402c7c:	4618      	mov	r0, r3
  402c7e:	370c      	adds	r7, #12
  402c80:	46bd      	mov	sp, r7
  402c82:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c86:	4770      	bx	lr

00402c88 <_isatty>:

extern int _isatty(int file)
{
  402c88:	b480      	push	{r7}
  402c8a:	b083      	sub	sp, #12
  402c8c:	af00      	add	r7, sp, #0
  402c8e:	6078      	str	r0, [r7, #4]
	return 1;
  402c90:	2301      	movs	r3, #1
}
  402c92:	4618      	mov	r0, r3
  402c94:	370c      	adds	r7, #12
  402c96:	46bd      	mov	sp, r7
  402c98:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c9c:	4770      	bx	lr

00402c9e <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402c9e:	b480      	push	{r7}
  402ca0:	b085      	sub	sp, #20
  402ca2:	af00      	add	r7, sp, #0
  402ca4:	60f8      	str	r0, [r7, #12]
  402ca6:	60b9      	str	r1, [r7, #8]
  402ca8:	607a      	str	r2, [r7, #4]
	return 0;
  402caa:	2300      	movs	r3, #0
}
  402cac:	4618      	mov	r0, r3
  402cae:	3714      	adds	r7, #20
  402cb0:	46bd      	mov	sp, r7
  402cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cb6:	4770      	bx	lr

00402cb8 <__libc_init_array>:
  402cb8:	b570      	push	{r4, r5, r6, lr}
  402cba:	4e0f      	ldr	r6, [pc, #60]	; (402cf8 <__libc_init_array+0x40>)
  402cbc:	4d0f      	ldr	r5, [pc, #60]	; (402cfc <__libc_init_array+0x44>)
  402cbe:	1b76      	subs	r6, r6, r5
  402cc0:	10b6      	asrs	r6, r6, #2
  402cc2:	bf18      	it	ne
  402cc4:	2400      	movne	r4, #0
  402cc6:	d005      	beq.n	402cd4 <__libc_init_array+0x1c>
  402cc8:	3401      	adds	r4, #1
  402cca:	f855 3b04 	ldr.w	r3, [r5], #4
  402cce:	4798      	blx	r3
  402cd0:	42a6      	cmp	r6, r4
  402cd2:	d1f9      	bne.n	402cc8 <__libc_init_array+0x10>
  402cd4:	4e0a      	ldr	r6, [pc, #40]	; (402d00 <__libc_init_array+0x48>)
  402cd6:	4d0b      	ldr	r5, [pc, #44]	; (402d04 <__libc_init_array+0x4c>)
  402cd8:	1b76      	subs	r6, r6, r5
  402cda:	f001 fea3 	bl	404a24 <_init>
  402cde:	10b6      	asrs	r6, r6, #2
  402ce0:	bf18      	it	ne
  402ce2:	2400      	movne	r4, #0
  402ce4:	d006      	beq.n	402cf4 <__libc_init_array+0x3c>
  402ce6:	3401      	adds	r4, #1
  402ce8:	f855 3b04 	ldr.w	r3, [r5], #4
  402cec:	4798      	blx	r3
  402cee:	42a6      	cmp	r6, r4
  402cf0:	d1f9      	bne.n	402ce6 <__libc_init_array+0x2e>
  402cf2:	bd70      	pop	{r4, r5, r6, pc}
  402cf4:	bd70      	pop	{r4, r5, r6, pc}
  402cf6:	bf00      	nop
  402cf8:	00404a30 	.word	0x00404a30
  402cfc:	00404a30 	.word	0x00404a30
  402d00:	00404a38 	.word	0x00404a38
  402d04:	00404a30 	.word	0x00404a30

00402d08 <memcpy>:
  402d08:	4684      	mov	ip, r0
  402d0a:	ea41 0300 	orr.w	r3, r1, r0
  402d0e:	f013 0303 	ands.w	r3, r3, #3
  402d12:	d16d      	bne.n	402df0 <memcpy+0xe8>
  402d14:	3a40      	subs	r2, #64	; 0x40
  402d16:	d341      	bcc.n	402d9c <memcpy+0x94>
  402d18:	f851 3b04 	ldr.w	r3, [r1], #4
  402d1c:	f840 3b04 	str.w	r3, [r0], #4
  402d20:	f851 3b04 	ldr.w	r3, [r1], #4
  402d24:	f840 3b04 	str.w	r3, [r0], #4
  402d28:	f851 3b04 	ldr.w	r3, [r1], #4
  402d2c:	f840 3b04 	str.w	r3, [r0], #4
  402d30:	f851 3b04 	ldr.w	r3, [r1], #4
  402d34:	f840 3b04 	str.w	r3, [r0], #4
  402d38:	f851 3b04 	ldr.w	r3, [r1], #4
  402d3c:	f840 3b04 	str.w	r3, [r0], #4
  402d40:	f851 3b04 	ldr.w	r3, [r1], #4
  402d44:	f840 3b04 	str.w	r3, [r0], #4
  402d48:	f851 3b04 	ldr.w	r3, [r1], #4
  402d4c:	f840 3b04 	str.w	r3, [r0], #4
  402d50:	f851 3b04 	ldr.w	r3, [r1], #4
  402d54:	f840 3b04 	str.w	r3, [r0], #4
  402d58:	f851 3b04 	ldr.w	r3, [r1], #4
  402d5c:	f840 3b04 	str.w	r3, [r0], #4
  402d60:	f851 3b04 	ldr.w	r3, [r1], #4
  402d64:	f840 3b04 	str.w	r3, [r0], #4
  402d68:	f851 3b04 	ldr.w	r3, [r1], #4
  402d6c:	f840 3b04 	str.w	r3, [r0], #4
  402d70:	f851 3b04 	ldr.w	r3, [r1], #4
  402d74:	f840 3b04 	str.w	r3, [r0], #4
  402d78:	f851 3b04 	ldr.w	r3, [r1], #4
  402d7c:	f840 3b04 	str.w	r3, [r0], #4
  402d80:	f851 3b04 	ldr.w	r3, [r1], #4
  402d84:	f840 3b04 	str.w	r3, [r0], #4
  402d88:	f851 3b04 	ldr.w	r3, [r1], #4
  402d8c:	f840 3b04 	str.w	r3, [r0], #4
  402d90:	f851 3b04 	ldr.w	r3, [r1], #4
  402d94:	f840 3b04 	str.w	r3, [r0], #4
  402d98:	3a40      	subs	r2, #64	; 0x40
  402d9a:	d2bd      	bcs.n	402d18 <memcpy+0x10>
  402d9c:	3230      	adds	r2, #48	; 0x30
  402d9e:	d311      	bcc.n	402dc4 <memcpy+0xbc>
  402da0:	f851 3b04 	ldr.w	r3, [r1], #4
  402da4:	f840 3b04 	str.w	r3, [r0], #4
  402da8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dac:	f840 3b04 	str.w	r3, [r0], #4
  402db0:	f851 3b04 	ldr.w	r3, [r1], #4
  402db4:	f840 3b04 	str.w	r3, [r0], #4
  402db8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dbc:	f840 3b04 	str.w	r3, [r0], #4
  402dc0:	3a10      	subs	r2, #16
  402dc2:	d2ed      	bcs.n	402da0 <memcpy+0x98>
  402dc4:	320c      	adds	r2, #12
  402dc6:	d305      	bcc.n	402dd4 <memcpy+0xcc>
  402dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402dcc:	f840 3b04 	str.w	r3, [r0], #4
  402dd0:	3a04      	subs	r2, #4
  402dd2:	d2f9      	bcs.n	402dc8 <memcpy+0xc0>
  402dd4:	3204      	adds	r2, #4
  402dd6:	d008      	beq.n	402dea <memcpy+0xe2>
  402dd8:	07d2      	lsls	r2, r2, #31
  402dda:	bf1c      	itt	ne
  402ddc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402de0:	f800 3b01 	strbne.w	r3, [r0], #1
  402de4:	d301      	bcc.n	402dea <memcpy+0xe2>
  402de6:	880b      	ldrh	r3, [r1, #0]
  402de8:	8003      	strh	r3, [r0, #0]
  402dea:	4660      	mov	r0, ip
  402dec:	4770      	bx	lr
  402dee:	bf00      	nop
  402df0:	2a08      	cmp	r2, #8
  402df2:	d313      	bcc.n	402e1c <memcpy+0x114>
  402df4:	078b      	lsls	r3, r1, #30
  402df6:	d08d      	beq.n	402d14 <memcpy+0xc>
  402df8:	f010 0303 	ands.w	r3, r0, #3
  402dfc:	d08a      	beq.n	402d14 <memcpy+0xc>
  402dfe:	f1c3 0304 	rsb	r3, r3, #4
  402e02:	1ad2      	subs	r2, r2, r3
  402e04:	07db      	lsls	r3, r3, #31
  402e06:	bf1c      	itt	ne
  402e08:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402e0c:	f800 3b01 	strbne.w	r3, [r0], #1
  402e10:	d380      	bcc.n	402d14 <memcpy+0xc>
  402e12:	f831 3b02 	ldrh.w	r3, [r1], #2
  402e16:	f820 3b02 	strh.w	r3, [r0], #2
  402e1a:	e77b      	b.n	402d14 <memcpy+0xc>
  402e1c:	3a04      	subs	r2, #4
  402e1e:	d3d9      	bcc.n	402dd4 <memcpy+0xcc>
  402e20:	3a01      	subs	r2, #1
  402e22:	f811 3b01 	ldrb.w	r3, [r1], #1
  402e26:	f800 3b01 	strb.w	r3, [r0], #1
  402e2a:	d2f9      	bcs.n	402e20 <memcpy+0x118>
  402e2c:	780b      	ldrb	r3, [r1, #0]
  402e2e:	7003      	strb	r3, [r0, #0]
  402e30:	784b      	ldrb	r3, [r1, #1]
  402e32:	7043      	strb	r3, [r0, #1]
  402e34:	788b      	ldrb	r3, [r1, #2]
  402e36:	7083      	strb	r3, [r0, #2]
  402e38:	4660      	mov	r0, ip
  402e3a:	4770      	bx	lr

00402e3c <memset>:
  402e3c:	b470      	push	{r4, r5, r6}
  402e3e:	0786      	lsls	r6, r0, #30
  402e40:	d046      	beq.n	402ed0 <memset+0x94>
  402e42:	1e54      	subs	r4, r2, #1
  402e44:	2a00      	cmp	r2, #0
  402e46:	d041      	beq.n	402ecc <memset+0x90>
  402e48:	b2ca      	uxtb	r2, r1
  402e4a:	4603      	mov	r3, r0
  402e4c:	e002      	b.n	402e54 <memset+0x18>
  402e4e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402e52:	d33b      	bcc.n	402ecc <memset+0x90>
  402e54:	f803 2b01 	strb.w	r2, [r3], #1
  402e58:	079d      	lsls	r5, r3, #30
  402e5a:	d1f8      	bne.n	402e4e <memset+0x12>
  402e5c:	2c03      	cmp	r4, #3
  402e5e:	d92e      	bls.n	402ebe <memset+0x82>
  402e60:	b2cd      	uxtb	r5, r1
  402e62:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402e66:	2c0f      	cmp	r4, #15
  402e68:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402e6c:	d919      	bls.n	402ea2 <memset+0x66>
  402e6e:	f103 0210 	add.w	r2, r3, #16
  402e72:	4626      	mov	r6, r4
  402e74:	3e10      	subs	r6, #16
  402e76:	2e0f      	cmp	r6, #15
  402e78:	f842 5c10 	str.w	r5, [r2, #-16]
  402e7c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402e80:	f842 5c08 	str.w	r5, [r2, #-8]
  402e84:	f842 5c04 	str.w	r5, [r2, #-4]
  402e88:	f102 0210 	add.w	r2, r2, #16
  402e8c:	d8f2      	bhi.n	402e74 <memset+0x38>
  402e8e:	f1a4 0210 	sub.w	r2, r4, #16
  402e92:	f022 020f 	bic.w	r2, r2, #15
  402e96:	f004 040f 	and.w	r4, r4, #15
  402e9a:	3210      	adds	r2, #16
  402e9c:	2c03      	cmp	r4, #3
  402e9e:	4413      	add	r3, r2
  402ea0:	d90d      	bls.n	402ebe <memset+0x82>
  402ea2:	461e      	mov	r6, r3
  402ea4:	4622      	mov	r2, r4
  402ea6:	3a04      	subs	r2, #4
  402ea8:	2a03      	cmp	r2, #3
  402eaa:	f846 5b04 	str.w	r5, [r6], #4
  402eae:	d8fa      	bhi.n	402ea6 <memset+0x6a>
  402eb0:	1f22      	subs	r2, r4, #4
  402eb2:	f022 0203 	bic.w	r2, r2, #3
  402eb6:	3204      	adds	r2, #4
  402eb8:	4413      	add	r3, r2
  402eba:	f004 0403 	and.w	r4, r4, #3
  402ebe:	b12c      	cbz	r4, 402ecc <memset+0x90>
  402ec0:	b2c9      	uxtb	r1, r1
  402ec2:	441c      	add	r4, r3
  402ec4:	f803 1b01 	strb.w	r1, [r3], #1
  402ec8:	429c      	cmp	r4, r3
  402eca:	d1fb      	bne.n	402ec4 <memset+0x88>
  402ecc:	bc70      	pop	{r4, r5, r6}
  402ece:	4770      	bx	lr
  402ed0:	4614      	mov	r4, r2
  402ed2:	4603      	mov	r3, r0
  402ed4:	e7c2      	b.n	402e5c <memset+0x20>
  402ed6:	bf00      	nop

00402ed8 <_puts_r>:
  402ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
  402eda:	4605      	mov	r5, r0
  402edc:	b089      	sub	sp, #36	; 0x24
  402ede:	4608      	mov	r0, r1
  402ee0:	460c      	mov	r4, r1
  402ee2:	f000 f92d 	bl	403140 <strlen>
  402ee6:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402ee8:	4f21      	ldr	r7, [pc, #132]	; (402f70 <_puts_r+0x98>)
  402eea:	9404      	str	r4, [sp, #16]
  402eec:	2601      	movs	r6, #1
  402eee:	1c44      	adds	r4, r0, #1
  402ef0:	a904      	add	r1, sp, #16
  402ef2:	2202      	movs	r2, #2
  402ef4:	9403      	str	r4, [sp, #12]
  402ef6:	9005      	str	r0, [sp, #20]
  402ef8:	68ac      	ldr	r4, [r5, #8]
  402efa:	9706      	str	r7, [sp, #24]
  402efc:	9607      	str	r6, [sp, #28]
  402efe:	9101      	str	r1, [sp, #4]
  402f00:	9202      	str	r2, [sp, #8]
  402f02:	b353      	cbz	r3, 402f5a <_puts_r+0x82>
  402f04:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f06:	f013 0f01 	tst.w	r3, #1
  402f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f0e:	b29a      	uxth	r2, r3
  402f10:	d101      	bne.n	402f16 <_puts_r+0x3e>
  402f12:	0590      	lsls	r0, r2, #22
  402f14:	d525      	bpl.n	402f62 <_puts_r+0x8a>
  402f16:	0491      	lsls	r1, r2, #18
  402f18:	d406      	bmi.n	402f28 <_puts_r+0x50>
  402f1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402f1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402f24:	81a3      	strh	r3, [r4, #12]
  402f26:	6662      	str	r2, [r4, #100]	; 0x64
  402f28:	4628      	mov	r0, r5
  402f2a:	aa01      	add	r2, sp, #4
  402f2c:	4621      	mov	r1, r4
  402f2e:	f000 fc05 	bl	40373c <__sfvwrite_r>
  402f32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f34:	2800      	cmp	r0, #0
  402f36:	bf0c      	ite	eq
  402f38:	250a      	moveq	r5, #10
  402f3a:	f04f 35ff 	movne.w	r5, #4294967295
  402f3e:	07da      	lsls	r2, r3, #31
  402f40:	d402      	bmi.n	402f48 <_puts_r+0x70>
  402f42:	89a3      	ldrh	r3, [r4, #12]
  402f44:	059b      	lsls	r3, r3, #22
  402f46:	d502      	bpl.n	402f4e <_puts_r+0x76>
  402f48:	4628      	mov	r0, r5
  402f4a:	b009      	add	sp, #36	; 0x24
  402f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402f50:	f000 fd9c 	bl	403a8c <__retarget_lock_release_recursive>
  402f54:	4628      	mov	r0, r5
  402f56:	b009      	add	sp, #36	; 0x24
  402f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f5a:	4628      	mov	r0, r5
  402f5c:	f000 fa66 	bl	40342c <__sinit>
  402f60:	e7d0      	b.n	402f04 <_puts_r+0x2c>
  402f62:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402f64:	f000 fd90 	bl	403a88 <__retarget_lock_acquire_recursive>
  402f68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f6c:	b29a      	uxth	r2, r3
  402f6e:	e7d2      	b.n	402f16 <_puts_r+0x3e>
  402f70:	00404a20 	.word	0x00404a20

00402f74 <puts>:
  402f74:	4b02      	ldr	r3, [pc, #8]	; (402f80 <puts+0xc>)
  402f76:	4601      	mov	r1, r0
  402f78:	6818      	ldr	r0, [r3, #0]
  402f7a:	f7ff bfad 	b.w	402ed8 <_puts_r>
  402f7e:	bf00      	nop
  402f80:	20400020 	.word	0x20400020

00402f84 <setbuf>:
  402f84:	2900      	cmp	r1, #0
  402f86:	bf0c      	ite	eq
  402f88:	2202      	moveq	r2, #2
  402f8a:	2200      	movne	r2, #0
  402f8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f90:	f000 b800 	b.w	402f94 <setvbuf>

00402f94 <setvbuf>:
  402f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402f98:	4c61      	ldr	r4, [pc, #388]	; (403120 <setvbuf+0x18c>)
  402f9a:	6825      	ldr	r5, [r4, #0]
  402f9c:	b083      	sub	sp, #12
  402f9e:	4604      	mov	r4, r0
  402fa0:	460f      	mov	r7, r1
  402fa2:	4690      	mov	r8, r2
  402fa4:	461e      	mov	r6, r3
  402fa6:	b115      	cbz	r5, 402fae <setvbuf+0x1a>
  402fa8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402faa:	2b00      	cmp	r3, #0
  402fac:	d064      	beq.n	403078 <setvbuf+0xe4>
  402fae:	f1b8 0f02 	cmp.w	r8, #2
  402fb2:	d006      	beq.n	402fc2 <setvbuf+0x2e>
  402fb4:	f1b8 0f01 	cmp.w	r8, #1
  402fb8:	f200 809f 	bhi.w	4030fa <setvbuf+0x166>
  402fbc:	2e00      	cmp	r6, #0
  402fbe:	f2c0 809c 	blt.w	4030fa <setvbuf+0x166>
  402fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402fc4:	07d8      	lsls	r0, r3, #31
  402fc6:	d534      	bpl.n	403032 <setvbuf+0x9e>
  402fc8:	4621      	mov	r1, r4
  402fca:	4628      	mov	r0, r5
  402fcc:	f000 f9d6 	bl	40337c <_fflush_r>
  402fd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402fd2:	b141      	cbz	r1, 402fe6 <setvbuf+0x52>
  402fd4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402fd8:	4299      	cmp	r1, r3
  402fda:	d002      	beq.n	402fe2 <setvbuf+0x4e>
  402fdc:	4628      	mov	r0, r5
  402fde:	f000 fac7 	bl	403570 <_free_r>
  402fe2:	2300      	movs	r3, #0
  402fe4:	6323      	str	r3, [r4, #48]	; 0x30
  402fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fea:	2200      	movs	r2, #0
  402fec:	61a2      	str	r2, [r4, #24]
  402fee:	6062      	str	r2, [r4, #4]
  402ff0:	061a      	lsls	r2, r3, #24
  402ff2:	d43a      	bmi.n	40306a <setvbuf+0xd6>
  402ff4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402ff8:	f023 0303 	bic.w	r3, r3, #3
  402ffc:	f1b8 0f02 	cmp.w	r8, #2
  403000:	81a3      	strh	r3, [r4, #12]
  403002:	d01d      	beq.n	403040 <setvbuf+0xac>
  403004:	ab01      	add	r3, sp, #4
  403006:	466a      	mov	r2, sp
  403008:	4621      	mov	r1, r4
  40300a:	4628      	mov	r0, r5
  40300c:	f000 fd40 	bl	403a90 <__swhatbuf_r>
  403010:	89a3      	ldrh	r3, [r4, #12]
  403012:	4318      	orrs	r0, r3
  403014:	81a0      	strh	r0, [r4, #12]
  403016:	2e00      	cmp	r6, #0
  403018:	d132      	bne.n	403080 <setvbuf+0xec>
  40301a:	9e00      	ldr	r6, [sp, #0]
  40301c:	4630      	mov	r0, r6
  40301e:	f000 fdaf 	bl	403b80 <malloc>
  403022:	4607      	mov	r7, r0
  403024:	2800      	cmp	r0, #0
  403026:	d06b      	beq.n	403100 <setvbuf+0x16c>
  403028:	89a3      	ldrh	r3, [r4, #12]
  40302a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40302e:	81a3      	strh	r3, [r4, #12]
  403030:	e028      	b.n	403084 <setvbuf+0xf0>
  403032:	89a3      	ldrh	r3, [r4, #12]
  403034:	0599      	lsls	r1, r3, #22
  403036:	d4c7      	bmi.n	402fc8 <setvbuf+0x34>
  403038:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40303a:	f000 fd25 	bl	403a88 <__retarget_lock_acquire_recursive>
  40303e:	e7c3      	b.n	402fc8 <setvbuf+0x34>
  403040:	2500      	movs	r5, #0
  403042:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403044:	2600      	movs	r6, #0
  403046:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40304a:	f043 0302 	orr.w	r3, r3, #2
  40304e:	2001      	movs	r0, #1
  403050:	60a6      	str	r6, [r4, #8]
  403052:	07ce      	lsls	r6, r1, #31
  403054:	81a3      	strh	r3, [r4, #12]
  403056:	6022      	str	r2, [r4, #0]
  403058:	6122      	str	r2, [r4, #16]
  40305a:	6160      	str	r0, [r4, #20]
  40305c:	d401      	bmi.n	403062 <setvbuf+0xce>
  40305e:	0598      	lsls	r0, r3, #22
  403060:	d53e      	bpl.n	4030e0 <setvbuf+0x14c>
  403062:	4628      	mov	r0, r5
  403064:	b003      	add	sp, #12
  403066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40306a:	6921      	ldr	r1, [r4, #16]
  40306c:	4628      	mov	r0, r5
  40306e:	f000 fa7f 	bl	403570 <_free_r>
  403072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403076:	e7bd      	b.n	402ff4 <setvbuf+0x60>
  403078:	4628      	mov	r0, r5
  40307a:	f000 f9d7 	bl	40342c <__sinit>
  40307e:	e796      	b.n	402fae <setvbuf+0x1a>
  403080:	2f00      	cmp	r7, #0
  403082:	d0cb      	beq.n	40301c <setvbuf+0x88>
  403084:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403086:	2b00      	cmp	r3, #0
  403088:	d033      	beq.n	4030f2 <setvbuf+0x15e>
  40308a:	9b00      	ldr	r3, [sp, #0]
  40308c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403090:	6027      	str	r7, [r4, #0]
  403092:	429e      	cmp	r6, r3
  403094:	bf1c      	itt	ne
  403096:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40309a:	81a2      	strhne	r2, [r4, #12]
  40309c:	f1b8 0f01 	cmp.w	r8, #1
  4030a0:	bf04      	itt	eq
  4030a2:	f042 0201 	orreq.w	r2, r2, #1
  4030a6:	81a2      	strheq	r2, [r4, #12]
  4030a8:	b292      	uxth	r2, r2
  4030aa:	f012 0308 	ands.w	r3, r2, #8
  4030ae:	6127      	str	r7, [r4, #16]
  4030b0:	6166      	str	r6, [r4, #20]
  4030b2:	d00e      	beq.n	4030d2 <setvbuf+0x13e>
  4030b4:	07d1      	lsls	r1, r2, #31
  4030b6:	d51a      	bpl.n	4030ee <setvbuf+0x15a>
  4030b8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4030ba:	4276      	negs	r6, r6
  4030bc:	2300      	movs	r3, #0
  4030be:	f015 0501 	ands.w	r5, r5, #1
  4030c2:	61a6      	str	r6, [r4, #24]
  4030c4:	60a3      	str	r3, [r4, #8]
  4030c6:	d009      	beq.n	4030dc <setvbuf+0x148>
  4030c8:	2500      	movs	r5, #0
  4030ca:	4628      	mov	r0, r5
  4030cc:	b003      	add	sp, #12
  4030ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4030d2:	60a3      	str	r3, [r4, #8]
  4030d4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4030d6:	f015 0501 	ands.w	r5, r5, #1
  4030da:	d1f5      	bne.n	4030c8 <setvbuf+0x134>
  4030dc:	0593      	lsls	r3, r2, #22
  4030de:	d4c0      	bmi.n	403062 <setvbuf+0xce>
  4030e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4030e2:	f000 fcd3 	bl	403a8c <__retarget_lock_release_recursive>
  4030e6:	4628      	mov	r0, r5
  4030e8:	b003      	add	sp, #12
  4030ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4030ee:	60a6      	str	r6, [r4, #8]
  4030f0:	e7f0      	b.n	4030d4 <setvbuf+0x140>
  4030f2:	4628      	mov	r0, r5
  4030f4:	f000 f99a 	bl	40342c <__sinit>
  4030f8:	e7c7      	b.n	40308a <setvbuf+0xf6>
  4030fa:	f04f 35ff 	mov.w	r5, #4294967295
  4030fe:	e7b0      	b.n	403062 <setvbuf+0xce>
  403100:	f8dd 9000 	ldr.w	r9, [sp]
  403104:	45b1      	cmp	r9, r6
  403106:	d004      	beq.n	403112 <setvbuf+0x17e>
  403108:	4648      	mov	r0, r9
  40310a:	f000 fd39 	bl	403b80 <malloc>
  40310e:	4607      	mov	r7, r0
  403110:	b920      	cbnz	r0, 40311c <setvbuf+0x188>
  403112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403116:	f04f 35ff 	mov.w	r5, #4294967295
  40311a:	e792      	b.n	403042 <setvbuf+0xae>
  40311c:	464e      	mov	r6, r9
  40311e:	e783      	b.n	403028 <setvbuf+0x94>
  403120:	20400020 	.word	0x20400020
	...

00403140 <strlen>:
  403140:	f890 f000 	pld	[r0]
  403144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403148:	f020 0107 	bic.w	r1, r0, #7
  40314c:	f06f 0c00 	mvn.w	ip, #0
  403150:	f010 0407 	ands.w	r4, r0, #7
  403154:	f891 f020 	pld	[r1, #32]
  403158:	f040 8049 	bne.w	4031ee <strlen+0xae>
  40315c:	f04f 0400 	mov.w	r4, #0
  403160:	f06f 0007 	mvn.w	r0, #7
  403164:	e9d1 2300 	ldrd	r2, r3, [r1]
  403168:	f891 f040 	pld	[r1, #64]	; 0x40
  40316c:	f100 0008 	add.w	r0, r0, #8
  403170:	fa82 f24c 	uadd8	r2, r2, ip
  403174:	faa4 f28c 	sel	r2, r4, ip
  403178:	fa83 f34c 	uadd8	r3, r3, ip
  40317c:	faa2 f38c 	sel	r3, r2, ip
  403180:	bb4b      	cbnz	r3, 4031d6 <strlen+0x96>
  403182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403186:	fa82 f24c 	uadd8	r2, r2, ip
  40318a:	f100 0008 	add.w	r0, r0, #8
  40318e:	faa4 f28c 	sel	r2, r4, ip
  403192:	fa83 f34c 	uadd8	r3, r3, ip
  403196:	faa2 f38c 	sel	r3, r2, ip
  40319a:	b9e3      	cbnz	r3, 4031d6 <strlen+0x96>
  40319c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4031a0:	fa82 f24c 	uadd8	r2, r2, ip
  4031a4:	f100 0008 	add.w	r0, r0, #8
  4031a8:	faa4 f28c 	sel	r2, r4, ip
  4031ac:	fa83 f34c 	uadd8	r3, r3, ip
  4031b0:	faa2 f38c 	sel	r3, r2, ip
  4031b4:	b97b      	cbnz	r3, 4031d6 <strlen+0x96>
  4031b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4031ba:	f101 0120 	add.w	r1, r1, #32
  4031be:	fa82 f24c 	uadd8	r2, r2, ip
  4031c2:	f100 0008 	add.w	r0, r0, #8
  4031c6:	faa4 f28c 	sel	r2, r4, ip
  4031ca:	fa83 f34c 	uadd8	r3, r3, ip
  4031ce:	faa2 f38c 	sel	r3, r2, ip
  4031d2:	2b00      	cmp	r3, #0
  4031d4:	d0c6      	beq.n	403164 <strlen+0x24>
  4031d6:	2a00      	cmp	r2, #0
  4031d8:	bf04      	itt	eq
  4031da:	3004      	addeq	r0, #4
  4031dc:	461a      	moveq	r2, r3
  4031de:	ba12      	rev	r2, r2
  4031e0:	fab2 f282 	clz	r2, r2
  4031e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4031e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4031ec:	4770      	bx	lr
  4031ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4031f2:	f004 0503 	and.w	r5, r4, #3
  4031f6:	f1c4 0000 	rsb	r0, r4, #0
  4031fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4031fe:	f014 0f04 	tst.w	r4, #4
  403202:	f891 f040 	pld	[r1, #64]	; 0x40
  403206:	fa0c f505 	lsl.w	r5, ip, r5
  40320a:	ea62 0205 	orn	r2, r2, r5
  40320e:	bf1c      	itt	ne
  403210:	ea63 0305 	ornne	r3, r3, r5
  403214:	4662      	movne	r2, ip
  403216:	f04f 0400 	mov.w	r4, #0
  40321a:	e7a9      	b.n	403170 <strlen+0x30>

0040321c <register_fini>:
  40321c:	4b02      	ldr	r3, [pc, #8]	; (403228 <register_fini+0xc>)
  40321e:	b113      	cbz	r3, 403226 <register_fini+0xa>
  403220:	4802      	ldr	r0, [pc, #8]	; (40322c <register_fini+0x10>)
  403222:	f000 b805 	b.w	403230 <atexit>
  403226:	4770      	bx	lr
  403228:	00000000 	.word	0x00000000
  40322c:	0040349d 	.word	0x0040349d

00403230 <atexit>:
  403230:	2300      	movs	r3, #0
  403232:	4601      	mov	r1, r0
  403234:	461a      	mov	r2, r3
  403236:	4618      	mov	r0, r3
  403238:	f001 ba90 	b.w	40475c <__register_exitproc>

0040323c <__sflush_r>:
  40323c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403240:	b29a      	uxth	r2, r3
  403242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403246:	460d      	mov	r5, r1
  403248:	0711      	lsls	r1, r2, #28
  40324a:	4680      	mov	r8, r0
  40324c:	d43a      	bmi.n	4032c4 <__sflush_r+0x88>
  40324e:	686a      	ldr	r2, [r5, #4]
  403250:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403254:	2a00      	cmp	r2, #0
  403256:	81ab      	strh	r3, [r5, #12]
  403258:	dd6f      	ble.n	40333a <__sflush_r+0xfe>
  40325a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40325c:	2c00      	cmp	r4, #0
  40325e:	d049      	beq.n	4032f4 <__sflush_r+0xb8>
  403260:	2200      	movs	r2, #0
  403262:	b29b      	uxth	r3, r3
  403264:	f8d8 6000 	ldr.w	r6, [r8]
  403268:	f8c8 2000 	str.w	r2, [r8]
  40326c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403270:	d067      	beq.n	403342 <__sflush_r+0x106>
  403272:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403274:	075f      	lsls	r7, r3, #29
  403276:	d505      	bpl.n	403284 <__sflush_r+0x48>
  403278:	6869      	ldr	r1, [r5, #4]
  40327a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40327c:	1a52      	subs	r2, r2, r1
  40327e:	b10b      	cbz	r3, 403284 <__sflush_r+0x48>
  403280:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403282:	1ad2      	subs	r2, r2, r3
  403284:	2300      	movs	r3, #0
  403286:	69e9      	ldr	r1, [r5, #28]
  403288:	4640      	mov	r0, r8
  40328a:	47a0      	blx	r4
  40328c:	1c44      	adds	r4, r0, #1
  40328e:	d03c      	beq.n	40330a <__sflush_r+0xce>
  403290:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403294:	692a      	ldr	r2, [r5, #16]
  403296:	602a      	str	r2, [r5, #0]
  403298:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40329c:	2200      	movs	r2, #0
  40329e:	81ab      	strh	r3, [r5, #12]
  4032a0:	04db      	lsls	r3, r3, #19
  4032a2:	606a      	str	r2, [r5, #4]
  4032a4:	d447      	bmi.n	403336 <__sflush_r+0xfa>
  4032a6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4032a8:	f8c8 6000 	str.w	r6, [r8]
  4032ac:	b311      	cbz	r1, 4032f4 <__sflush_r+0xb8>
  4032ae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4032b2:	4299      	cmp	r1, r3
  4032b4:	d002      	beq.n	4032bc <__sflush_r+0x80>
  4032b6:	4640      	mov	r0, r8
  4032b8:	f000 f95a 	bl	403570 <_free_r>
  4032bc:	2000      	movs	r0, #0
  4032be:	6328      	str	r0, [r5, #48]	; 0x30
  4032c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032c4:	692e      	ldr	r6, [r5, #16]
  4032c6:	b1ae      	cbz	r6, 4032f4 <__sflush_r+0xb8>
  4032c8:	682c      	ldr	r4, [r5, #0]
  4032ca:	602e      	str	r6, [r5, #0]
  4032cc:	0791      	lsls	r1, r2, #30
  4032ce:	bf0c      	ite	eq
  4032d0:	696b      	ldreq	r3, [r5, #20]
  4032d2:	2300      	movne	r3, #0
  4032d4:	1ba4      	subs	r4, r4, r6
  4032d6:	60ab      	str	r3, [r5, #8]
  4032d8:	e00a      	b.n	4032f0 <__sflush_r+0xb4>
  4032da:	4623      	mov	r3, r4
  4032dc:	4632      	mov	r2, r6
  4032de:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4032e0:	69e9      	ldr	r1, [r5, #28]
  4032e2:	4640      	mov	r0, r8
  4032e4:	47b8      	blx	r7
  4032e6:	2800      	cmp	r0, #0
  4032e8:	eba4 0400 	sub.w	r4, r4, r0
  4032ec:	4406      	add	r6, r0
  4032ee:	dd04      	ble.n	4032fa <__sflush_r+0xbe>
  4032f0:	2c00      	cmp	r4, #0
  4032f2:	dcf2      	bgt.n	4032da <__sflush_r+0x9e>
  4032f4:	2000      	movs	r0, #0
  4032f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032fa:	89ab      	ldrh	r3, [r5, #12]
  4032fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403300:	81ab      	strh	r3, [r5, #12]
  403302:	f04f 30ff 	mov.w	r0, #4294967295
  403306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40330a:	f8d8 4000 	ldr.w	r4, [r8]
  40330e:	2c1d      	cmp	r4, #29
  403310:	d8f3      	bhi.n	4032fa <__sflush_r+0xbe>
  403312:	4b19      	ldr	r3, [pc, #100]	; (403378 <__sflush_r+0x13c>)
  403314:	40e3      	lsrs	r3, r4
  403316:	43db      	mvns	r3, r3
  403318:	f013 0301 	ands.w	r3, r3, #1
  40331c:	d1ed      	bne.n	4032fa <__sflush_r+0xbe>
  40331e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403322:	606b      	str	r3, [r5, #4]
  403324:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403328:	6929      	ldr	r1, [r5, #16]
  40332a:	81ab      	strh	r3, [r5, #12]
  40332c:	04da      	lsls	r2, r3, #19
  40332e:	6029      	str	r1, [r5, #0]
  403330:	d5b9      	bpl.n	4032a6 <__sflush_r+0x6a>
  403332:	2c00      	cmp	r4, #0
  403334:	d1b7      	bne.n	4032a6 <__sflush_r+0x6a>
  403336:	6528      	str	r0, [r5, #80]	; 0x50
  403338:	e7b5      	b.n	4032a6 <__sflush_r+0x6a>
  40333a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40333c:	2a00      	cmp	r2, #0
  40333e:	dc8c      	bgt.n	40325a <__sflush_r+0x1e>
  403340:	e7d8      	b.n	4032f4 <__sflush_r+0xb8>
  403342:	2301      	movs	r3, #1
  403344:	69e9      	ldr	r1, [r5, #28]
  403346:	4640      	mov	r0, r8
  403348:	47a0      	blx	r4
  40334a:	1c43      	adds	r3, r0, #1
  40334c:	4602      	mov	r2, r0
  40334e:	d002      	beq.n	403356 <__sflush_r+0x11a>
  403350:	89ab      	ldrh	r3, [r5, #12]
  403352:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403354:	e78e      	b.n	403274 <__sflush_r+0x38>
  403356:	f8d8 3000 	ldr.w	r3, [r8]
  40335a:	2b00      	cmp	r3, #0
  40335c:	d0f8      	beq.n	403350 <__sflush_r+0x114>
  40335e:	2b1d      	cmp	r3, #29
  403360:	d001      	beq.n	403366 <__sflush_r+0x12a>
  403362:	2b16      	cmp	r3, #22
  403364:	d102      	bne.n	40336c <__sflush_r+0x130>
  403366:	f8c8 6000 	str.w	r6, [r8]
  40336a:	e7c3      	b.n	4032f4 <__sflush_r+0xb8>
  40336c:	89ab      	ldrh	r3, [r5, #12]
  40336e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403372:	81ab      	strh	r3, [r5, #12]
  403374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403378:	20400001 	.word	0x20400001

0040337c <_fflush_r>:
  40337c:	b538      	push	{r3, r4, r5, lr}
  40337e:	460d      	mov	r5, r1
  403380:	4604      	mov	r4, r0
  403382:	b108      	cbz	r0, 403388 <_fflush_r+0xc>
  403384:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403386:	b1bb      	cbz	r3, 4033b8 <_fflush_r+0x3c>
  403388:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40338c:	b188      	cbz	r0, 4033b2 <_fflush_r+0x36>
  40338e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403390:	07db      	lsls	r3, r3, #31
  403392:	d401      	bmi.n	403398 <_fflush_r+0x1c>
  403394:	0581      	lsls	r1, r0, #22
  403396:	d517      	bpl.n	4033c8 <_fflush_r+0x4c>
  403398:	4620      	mov	r0, r4
  40339a:	4629      	mov	r1, r5
  40339c:	f7ff ff4e 	bl	40323c <__sflush_r>
  4033a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4033a2:	07da      	lsls	r2, r3, #31
  4033a4:	4604      	mov	r4, r0
  4033a6:	d402      	bmi.n	4033ae <_fflush_r+0x32>
  4033a8:	89ab      	ldrh	r3, [r5, #12]
  4033aa:	059b      	lsls	r3, r3, #22
  4033ac:	d507      	bpl.n	4033be <_fflush_r+0x42>
  4033ae:	4620      	mov	r0, r4
  4033b0:	bd38      	pop	{r3, r4, r5, pc}
  4033b2:	4604      	mov	r4, r0
  4033b4:	4620      	mov	r0, r4
  4033b6:	bd38      	pop	{r3, r4, r5, pc}
  4033b8:	f000 f838 	bl	40342c <__sinit>
  4033bc:	e7e4      	b.n	403388 <_fflush_r+0xc>
  4033be:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4033c0:	f000 fb64 	bl	403a8c <__retarget_lock_release_recursive>
  4033c4:	4620      	mov	r0, r4
  4033c6:	bd38      	pop	{r3, r4, r5, pc}
  4033c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4033ca:	f000 fb5d 	bl	403a88 <__retarget_lock_acquire_recursive>
  4033ce:	e7e3      	b.n	403398 <_fflush_r+0x1c>

004033d0 <_cleanup_r>:
  4033d0:	4901      	ldr	r1, [pc, #4]	; (4033d8 <_cleanup_r+0x8>)
  4033d2:	f000 bb2b 	b.w	403a2c <_fwalk_reent>
  4033d6:	bf00      	nop
  4033d8:	00404845 	.word	0x00404845

004033dc <std.isra.0>:
  4033dc:	b510      	push	{r4, lr}
  4033de:	2300      	movs	r3, #0
  4033e0:	4604      	mov	r4, r0
  4033e2:	8181      	strh	r1, [r0, #12]
  4033e4:	81c2      	strh	r2, [r0, #14]
  4033e6:	6003      	str	r3, [r0, #0]
  4033e8:	6043      	str	r3, [r0, #4]
  4033ea:	6083      	str	r3, [r0, #8]
  4033ec:	6643      	str	r3, [r0, #100]	; 0x64
  4033ee:	6103      	str	r3, [r0, #16]
  4033f0:	6143      	str	r3, [r0, #20]
  4033f2:	6183      	str	r3, [r0, #24]
  4033f4:	4619      	mov	r1, r3
  4033f6:	2208      	movs	r2, #8
  4033f8:	305c      	adds	r0, #92	; 0x5c
  4033fa:	f7ff fd1f 	bl	402e3c <memset>
  4033fe:	4807      	ldr	r0, [pc, #28]	; (40341c <std.isra.0+0x40>)
  403400:	4907      	ldr	r1, [pc, #28]	; (403420 <std.isra.0+0x44>)
  403402:	4a08      	ldr	r2, [pc, #32]	; (403424 <std.isra.0+0x48>)
  403404:	4b08      	ldr	r3, [pc, #32]	; (403428 <std.isra.0+0x4c>)
  403406:	6220      	str	r0, [r4, #32]
  403408:	61e4      	str	r4, [r4, #28]
  40340a:	6261      	str	r1, [r4, #36]	; 0x24
  40340c:	62a2      	str	r2, [r4, #40]	; 0x28
  40340e:	62e3      	str	r3, [r4, #44]	; 0x2c
  403410:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403418:	f000 bb32 	b.w	403a80 <__retarget_lock_init_recursive>
  40341c:	004045e1 	.word	0x004045e1
  403420:	00404605 	.word	0x00404605
  403424:	00404641 	.word	0x00404641
  403428:	00404661 	.word	0x00404661

0040342c <__sinit>:
  40342c:	b510      	push	{r4, lr}
  40342e:	4604      	mov	r4, r0
  403430:	4812      	ldr	r0, [pc, #72]	; (40347c <__sinit+0x50>)
  403432:	f000 fb29 	bl	403a88 <__retarget_lock_acquire_recursive>
  403436:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403438:	b9d2      	cbnz	r2, 403470 <__sinit+0x44>
  40343a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40343e:	4810      	ldr	r0, [pc, #64]	; (403480 <__sinit+0x54>)
  403440:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403444:	2103      	movs	r1, #3
  403446:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40344a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40344c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403450:	6860      	ldr	r0, [r4, #4]
  403452:	2104      	movs	r1, #4
  403454:	f7ff ffc2 	bl	4033dc <std.isra.0>
  403458:	2201      	movs	r2, #1
  40345a:	2109      	movs	r1, #9
  40345c:	68a0      	ldr	r0, [r4, #8]
  40345e:	f7ff ffbd 	bl	4033dc <std.isra.0>
  403462:	2202      	movs	r2, #2
  403464:	2112      	movs	r1, #18
  403466:	68e0      	ldr	r0, [r4, #12]
  403468:	f7ff ffb8 	bl	4033dc <std.isra.0>
  40346c:	2301      	movs	r3, #1
  40346e:	63a3      	str	r3, [r4, #56]	; 0x38
  403470:	4802      	ldr	r0, [pc, #8]	; (40347c <__sinit+0x50>)
  403472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403476:	f000 bb09 	b.w	403a8c <__retarget_lock_release_recursive>
  40347a:	bf00      	nop
  40347c:	20406794 	.word	0x20406794
  403480:	004033d1 	.word	0x004033d1

00403484 <__sfp_lock_acquire>:
  403484:	4801      	ldr	r0, [pc, #4]	; (40348c <__sfp_lock_acquire+0x8>)
  403486:	f000 baff 	b.w	403a88 <__retarget_lock_acquire_recursive>
  40348a:	bf00      	nop
  40348c:	204067a8 	.word	0x204067a8

00403490 <__sfp_lock_release>:
  403490:	4801      	ldr	r0, [pc, #4]	; (403498 <__sfp_lock_release+0x8>)
  403492:	f000 bafb 	b.w	403a8c <__retarget_lock_release_recursive>
  403496:	bf00      	nop
  403498:	204067a8 	.word	0x204067a8

0040349c <__libc_fini_array>:
  40349c:	b538      	push	{r3, r4, r5, lr}
  40349e:	4c0a      	ldr	r4, [pc, #40]	; (4034c8 <__libc_fini_array+0x2c>)
  4034a0:	4d0a      	ldr	r5, [pc, #40]	; (4034cc <__libc_fini_array+0x30>)
  4034a2:	1b64      	subs	r4, r4, r5
  4034a4:	10a4      	asrs	r4, r4, #2
  4034a6:	d00a      	beq.n	4034be <__libc_fini_array+0x22>
  4034a8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4034ac:	3b01      	subs	r3, #1
  4034ae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4034b2:	3c01      	subs	r4, #1
  4034b4:	f855 3904 	ldr.w	r3, [r5], #-4
  4034b8:	4798      	blx	r3
  4034ba:	2c00      	cmp	r4, #0
  4034bc:	d1f9      	bne.n	4034b2 <__libc_fini_array+0x16>
  4034be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4034c2:	f001 bab9 	b.w	404a38 <_fini>
  4034c6:	bf00      	nop
  4034c8:	00404a48 	.word	0x00404a48
  4034cc:	00404a44 	.word	0x00404a44

004034d0 <_malloc_trim_r>:
  4034d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4034d2:	4f24      	ldr	r7, [pc, #144]	; (403564 <_malloc_trim_r+0x94>)
  4034d4:	460c      	mov	r4, r1
  4034d6:	4606      	mov	r6, r0
  4034d8:	f000 febe 	bl	404258 <__malloc_lock>
  4034dc:	68bb      	ldr	r3, [r7, #8]
  4034de:	685d      	ldr	r5, [r3, #4]
  4034e0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4034e4:	310f      	adds	r1, #15
  4034e6:	f025 0503 	bic.w	r5, r5, #3
  4034ea:	4429      	add	r1, r5
  4034ec:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4034f0:	f021 010f 	bic.w	r1, r1, #15
  4034f4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4034f8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4034fc:	db07      	blt.n	40350e <_malloc_trim_r+0x3e>
  4034fe:	2100      	movs	r1, #0
  403500:	4630      	mov	r0, r6
  403502:	f001 f85b 	bl	4045bc <_sbrk_r>
  403506:	68bb      	ldr	r3, [r7, #8]
  403508:	442b      	add	r3, r5
  40350a:	4298      	cmp	r0, r3
  40350c:	d004      	beq.n	403518 <_malloc_trim_r+0x48>
  40350e:	4630      	mov	r0, r6
  403510:	f000 fea8 	bl	404264 <__malloc_unlock>
  403514:	2000      	movs	r0, #0
  403516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403518:	4261      	negs	r1, r4
  40351a:	4630      	mov	r0, r6
  40351c:	f001 f84e 	bl	4045bc <_sbrk_r>
  403520:	3001      	adds	r0, #1
  403522:	d00d      	beq.n	403540 <_malloc_trim_r+0x70>
  403524:	4b10      	ldr	r3, [pc, #64]	; (403568 <_malloc_trim_r+0x98>)
  403526:	68ba      	ldr	r2, [r7, #8]
  403528:	6819      	ldr	r1, [r3, #0]
  40352a:	1b2d      	subs	r5, r5, r4
  40352c:	f045 0501 	orr.w	r5, r5, #1
  403530:	4630      	mov	r0, r6
  403532:	1b09      	subs	r1, r1, r4
  403534:	6055      	str	r5, [r2, #4]
  403536:	6019      	str	r1, [r3, #0]
  403538:	f000 fe94 	bl	404264 <__malloc_unlock>
  40353c:	2001      	movs	r0, #1
  40353e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403540:	2100      	movs	r1, #0
  403542:	4630      	mov	r0, r6
  403544:	f001 f83a 	bl	4045bc <_sbrk_r>
  403548:	68ba      	ldr	r2, [r7, #8]
  40354a:	1a83      	subs	r3, r0, r2
  40354c:	2b0f      	cmp	r3, #15
  40354e:	ddde      	ble.n	40350e <_malloc_trim_r+0x3e>
  403550:	4c06      	ldr	r4, [pc, #24]	; (40356c <_malloc_trim_r+0x9c>)
  403552:	4905      	ldr	r1, [pc, #20]	; (403568 <_malloc_trim_r+0x98>)
  403554:	6824      	ldr	r4, [r4, #0]
  403556:	f043 0301 	orr.w	r3, r3, #1
  40355a:	1b00      	subs	r0, r0, r4
  40355c:	6053      	str	r3, [r2, #4]
  40355e:	6008      	str	r0, [r1, #0]
  403560:	e7d5      	b.n	40350e <_malloc_trim_r+0x3e>
  403562:	bf00      	nop
  403564:	20400454 	.word	0x20400454
  403568:	204066c0 	.word	0x204066c0
  40356c:	2040085c 	.word	0x2040085c

00403570 <_free_r>:
  403570:	2900      	cmp	r1, #0
  403572:	d044      	beq.n	4035fe <_free_r+0x8e>
  403574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403578:	460d      	mov	r5, r1
  40357a:	4680      	mov	r8, r0
  40357c:	f000 fe6c 	bl	404258 <__malloc_lock>
  403580:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403584:	4969      	ldr	r1, [pc, #420]	; (40372c <_free_r+0x1bc>)
  403586:	f027 0301 	bic.w	r3, r7, #1
  40358a:	f1a5 0408 	sub.w	r4, r5, #8
  40358e:	18e2      	adds	r2, r4, r3
  403590:	688e      	ldr	r6, [r1, #8]
  403592:	6850      	ldr	r0, [r2, #4]
  403594:	42b2      	cmp	r2, r6
  403596:	f020 0003 	bic.w	r0, r0, #3
  40359a:	d05e      	beq.n	40365a <_free_r+0xea>
  40359c:	07fe      	lsls	r6, r7, #31
  40359e:	6050      	str	r0, [r2, #4]
  4035a0:	d40b      	bmi.n	4035ba <_free_r+0x4a>
  4035a2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4035a6:	1be4      	subs	r4, r4, r7
  4035a8:	f101 0e08 	add.w	lr, r1, #8
  4035ac:	68a5      	ldr	r5, [r4, #8]
  4035ae:	4575      	cmp	r5, lr
  4035b0:	443b      	add	r3, r7
  4035b2:	d06d      	beq.n	403690 <_free_r+0x120>
  4035b4:	68e7      	ldr	r7, [r4, #12]
  4035b6:	60ef      	str	r7, [r5, #12]
  4035b8:	60bd      	str	r5, [r7, #8]
  4035ba:	1815      	adds	r5, r2, r0
  4035bc:	686d      	ldr	r5, [r5, #4]
  4035be:	07ed      	lsls	r5, r5, #31
  4035c0:	d53e      	bpl.n	403640 <_free_r+0xd0>
  4035c2:	f043 0201 	orr.w	r2, r3, #1
  4035c6:	6062      	str	r2, [r4, #4]
  4035c8:	50e3      	str	r3, [r4, r3]
  4035ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4035ce:	d217      	bcs.n	403600 <_free_r+0x90>
  4035d0:	08db      	lsrs	r3, r3, #3
  4035d2:	1c58      	adds	r0, r3, #1
  4035d4:	109a      	asrs	r2, r3, #2
  4035d6:	684d      	ldr	r5, [r1, #4]
  4035d8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4035dc:	60a7      	str	r7, [r4, #8]
  4035de:	2301      	movs	r3, #1
  4035e0:	4093      	lsls	r3, r2
  4035e2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4035e6:	432b      	orrs	r3, r5
  4035e8:	3a08      	subs	r2, #8
  4035ea:	60e2      	str	r2, [r4, #12]
  4035ec:	604b      	str	r3, [r1, #4]
  4035ee:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4035f2:	60fc      	str	r4, [r7, #12]
  4035f4:	4640      	mov	r0, r8
  4035f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4035fa:	f000 be33 	b.w	404264 <__malloc_unlock>
  4035fe:	4770      	bx	lr
  403600:	0a5a      	lsrs	r2, r3, #9
  403602:	2a04      	cmp	r2, #4
  403604:	d852      	bhi.n	4036ac <_free_r+0x13c>
  403606:	099a      	lsrs	r2, r3, #6
  403608:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40360c:	00ff      	lsls	r7, r7, #3
  40360e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403612:	19c8      	adds	r0, r1, r7
  403614:	59ca      	ldr	r2, [r1, r7]
  403616:	3808      	subs	r0, #8
  403618:	4290      	cmp	r0, r2
  40361a:	d04f      	beq.n	4036bc <_free_r+0x14c>
  40361c:	6851      	ldr	r1, [r2, #4]
  40361e:	f021 0103 	bic.w	r1, r1, #3
  403622:	428b      	cmp	r3, r1
  403624:	d232      	bcs.n	40368c <_free_r+0x11c>
  403626:	6892      	ldr	r2, [r2, #8]
  403628:	4290      	cmp	r0, r2
  40362a:	d1f7      	bne.n	40361c <_free_r+0xac>
  40362c:	68c3      	ldr	r3, [r0, #12]
  40362e:	60a0      	str	r0, [r4, #8]
  403630:	60e3      	str	r3, [r4, #12]
  403632:	609c      	str	r4, [r3, #8]
  403634:	60c4      	str	r4, [r0, #12]
  403636:	4640      	mov	r0, r8
  403638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40363c:	f000 be12 	b.w	404264 <__malloc_unlock>
  403640:	6895      	ldr	r5, [r2, #8]
  403642:	4f3b      	ldr	r7, [pc, #236]	; (403730 <_free_r+0x1c0>)
  403644:	42bd      	cmp	r5, r7
  403646:	4403      	add	r3, r0
  403648:	d040      	beq.n	4036cc <_free_r+0x15c>
  40364a:	68d0      	ldr	r0, [r2, #12]
  40364c:	60e8      	str	r0, [r5, #12]
  40364e:	f043 0201 	orr.w	r2, r3, #1
  403652:	6085      	str	r5, [r0, #8]
  403654:	6062      	str	r2, [r4, #4]
  403656:	50e3      	str	r3, [r4, r3]
  403658:	e7b7      	b.n	4035ca <_free_r+0x5a>
  40365a:	07ff      	lsls	r7, r7, #31
  40365c:	4403      	add	r3, r0
  40365e:	d407      	bmi.n	403670 <_free_r+0x100>
  403660:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403664:	1aa4      	subs	r4, r4, r2
  403666:	4413      	add	r3, r2
  403668:	68a0      	ldr	r0, [r4, #8]
  40366a:	68e2      	ldr	r2, [r4, #12]
  40366c:	60c2      	str	r2, [r0, #12]
  40366e:	6090      	str	r0, [r2, #8]
  403670:	4a30      	ldr	r2, [pc, #192]	; (403734 <_free_r+0x1c4>)
  403672:	6812      	ldr	r2, [r2, #0]
  403674:	f043 0001 	orr.w	r0, r3, #1
  403678:	4293      	cmp	r3, r2
  40367a:	6060      	str	r0, [r4, #4]
  40367c:	608c      	str	r4, [r1, #8]
  40367e:	d3b9      	bcc.n	4035f4 <_free_r+0x84>
  403680:	4b2d      	ldr	r3, [pc, #180]	; (403738 <_free_r+0x1c8>)
  403682:	4640      	mov	r0, r8
  403684:	6819      	ldr	r1, [r3, #0]
  403686:	f7ff ff23 	bl	4034d0 <_malloc_trim_r>
  40368a:	e7b3      	b.n	4035f4 <_free_r+0x84>
  40368c:	4610      	mov	r0, r2
  40368e:	e7cd      	b.n	40362c <_free_r+0xbc>
  403690:	1811      	adds	r1, r2, r0
  403692:	6849      	ldr	r1, [r1, #4]
  403694:	07c9      	lsls	r1, r1, #31
  403696:	d444      	bmi.n	403722 <_free_r+0x1b2>
  403698:	6891      	ldr	r1, [r2, #8]
  40369a:	68d2      	ldr	r2, [r2, #12]
  40369c:	60ca      	str	r2, [r1, #12]
  40369e:	4403      	add	r3, r0
  4036a0:	f043 0001 	orr.w	r0, r3, #1
  4036a4:	6091      	str	r1, [r2, #8]
  4036a6:	6060      	str	r0, [r4, #4]
  4036a8:	50e3      	str	r3, [r4, r3]
  4036aa:	e7a3      	b.n	4035f4 <_free_r+0x84>
  4036ac:	2a14      	cmp	r2, #20
  4036ae:	d816      	bhi.n	4036de <_free_r+0x16e>
  4036b0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4036b4:	00ff      	lsls	r7, r7, #3
  4036b6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4036ba:	e7aa      	b.n	403612 <_free_r+0xa2>
  4036bc:	10aa      	asrs	r2, r5, #2
  4036be:	2301      	movs	r3, #1
  4036c0:	684d      	ldr	r5, [r1, #4]
  4036c2:	4093      	lsls	r3, r2
  4036c4:	432b      	orrs	r3, r5
  4036c6:	604b      	str	r3, [r1, #4]
  4036c8:	4603      	mov	r3, r0
  4036ca:	e7b0      	b.n	40362e <_free_r+0xbe>
  4036cc:	f043 0201 	orr.w	r2, r3, #1
  4036d0:	614c      	str	r4, [r1, #20]
  4036d2:	610c      	str	r4, [r1, #16]
  4036d4:	60e5      	str	r5, [r4, #12]
  4036d6:	60a5      	str	r5, [r4, #8]
  4036d8:	6062      	str	r2, [r4, #4]
  4036da:	50e3      	str	r3, [r4, r3]
  4036dc:	e78a      	b.n	4035f4 <_free_r+0x84>
  4036de:	2a54      	cmp	r2, #84	; 0x54
  4036e0:	d806      	bhi.n	4036f0 <_free_r+0x180>
  4036e2:	0b1a      	lsrs	r2, r3, #12
  4036e4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4036e8:	00ff      	lsls	r7, r7, #3
  4036ea:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4036ee:	e790      	b.n	403612 <_free_r+0xa2>
  4036f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4036f4:	d806      	bhi.n	403704 <_free_r+0x194>
  4036f6:	0bda      	lsrs	r2, r3, #15
  4036f8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4036fc:	00ff      	lsls	r7, r7, #3
  4036fe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403702:	e786      	b.n	403612 <_free_r+0xa2>
  403704:	f240 5054 	movw	r0, #1364	; 0x554
  403708:	4282      	cmp	r2, r0
  40370a:	d806      	bhi.n	40371a <_free_r+0x1aa>
  40370c:	0c9a      	lsrs	r2, r3, #18
  40370e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403712:	00ff      	lsls	r7, r7, #3
  403714:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403718:	e77b      	b.n	403612 <_free_r+0xa2>
  40371a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40371e:	257e      	movs	r5, #126	; 0x7e
  403720:	e777      	b.n	403612 <_free_r+0xa2>
  403722:	f043 0101 	orr.w	r1, r3, #1
  403726:	6061      	str	r1, [r4, #4]
  403728:	6013      	str	r3, [r2, #0]
  40372a:	e763      	b.n	4035f4 <_free_r+0x84>
  40372c:	20400454 	.word	0x20400454
  403730:	2040045c 	.word	0x2040045c
  403734:	20400860 	.word	0x20400860
  403738:	204066f0 	.word	0x204066f0

0040373c <__sfvwrite_r>:
  40373c:	6893      	ldr	r3, [r2, #8]
  40373e:	2b00      	cmp	r3, #0
  403740:	d073      	beq.n	40382a <__sfvwrite_r+0xee>
  403742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403746:	898b      	ldrh	r3, [r1, #12]
  403748:	b083      	sub	sp, #12
  40374a:	460c      	mov	r4, r1
  40374c:	0719      	lsls	r1, r3, #28
  40374e:	9000      	str	r0, [sp, #0]
  403750:	4616      	mov	r6, r2
  403752:	d526      	bpl.n	4037a2 <__sfvwrite_r+0x66>
  403754:	6922      	ldr	r2, [r4, #16]
  403756:	b322      	cbz	r2, 4037a2 <__sfvwrite_r+0x66>
  403758:	f013 0002 	ands.w	r0, r3, #2
  40375c:	6835      	ldr	r5, [r6, #0]
  40375e:	d02c      	beq.n	4037ba <__sfvwrite_r+0x7e>
  403760:	f04f 0900 	mov.w	r9, #0
  403764:	4fb0      	ldr	r7, [pc, #704]	; (403a28 <__sfvwrite_r+0x2ec>)
  403766:	46c8      	mov	r8, r9
  403768:	46b2      	mov	sl, r6
  40376a:	45b8      	cmp	r8, r7
  40376c:	4643      	mov	r3, r8
  40376e:	464a      	mov	r2, r9
  403770:	bf28      	it	cs
  403772:	463b      	movcs	r3, r7
  403774:	9800      	ldr	r0, [sp, #0]
  403776:	f1b8 0f00 	cmp.w	r8, #0
  40377a:	d050      	beq.n	40381e <__sfvwrite_r+0xe2>
  40377c:	69e1      	ldr	r1, [r4, #28]
  40377e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403780:	47b0      	blx	r6
  403782:	2800      	cmp	r0, #0
  403784:	dd58      	ble.n	403838 <__sfvwrite_r+0xfc>
  403786:	f8da 3008 	ldr.w	r3, [sl, #8]
  40378a:	1a1b      	subs	r3, r3, r0
  40378c:	4481      	add	r9, r0
  40378e:	eba8 0800 	sub.w	r8, r8, r0
  403792:	f8ca 3008 	str.w	r3, [sl, #8]
  403796:	2b00      	cmp	r3, #0
  403798:	d1e7      	bne.n	40376a <__sfvwrite_r+0x2e>
  40379a:	2000      	movs	r0, #0
  40379c:	b003      	add	sp, #12
  40379e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037a2:	4621      	mov	r1, r4
  4037a4:	9800      	ldr	r0, [sp, #0]
  4037a6:	f000 ff75 	bl	404694 <__swsetup_r>
  4037aa:	2800      	cmp	r0, #0
  4037ac:	f040 8133 	bne.w	403a16 <__sfvwrite_r+0x2da>
  4037b0:	89a3      	ldrh	r3, [r4, #12]
  4037b2:	6835      	ldr	r5, [r6, #0]
  4037b4:	f013 0002 	ands.w	r0, r3, #2
  4037b8:	d1d2      	bne.n	403760 <__sfvwrite_r+0x24>
  4037ba:	f013 0901 	ands.w	r9, r3, #1
  4037be:	d145      	bne.n	40384c <__sfvwrite_r+0x110>
  4037c0:	464f      	mov	r7, r9
  4037c2:	9601      	str	r6, [sp, #4]
  4037c4:	b337      	cbz	r7, 403814 <__sfvwrite_r+0xd8>
  4037c6:	059a      	lsls	r2, r3, #22
  4037c8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4037cc:	f140 8083 	bpl.w	4038d6 <__sfvwrite_r+0x19a>
  4037d0:	4547      	cmp	r7, r8
  4037d2:	46c3      	mov	fp, r8
  4037d4:	f0c0 80ab 	bcc.w	40392e <__sfvwrite_r+0x1f2>
  4037d8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4037dc:	f040 80ac 	bne.w	403938 <__sfvwrite_r+0x1fc>
  4037e0:	6820      	ldr	r0, [r4, #0]
  4037e2:	46ba      	mov	sl, r7
  4037e4:	465a      	mov	r2, fp
  4037e6:	4649      	mov	r1, r9
  4037e8:	f000 fcd2 	bl	404190 <memmove>
  4037ec:	68a2      	ldr	r2, [r4, #8]
  4037ee:	6823      	ldr	r3, [r4, #0]
  4037f0:	eba2 0208 	sub.w	r2, r2, r8
  4037f4:	445b      	add	r3, fp
  4037f6:	60a2      	str	r2, [r4, #8]
  4037f8:	6023      	str	r3, [r4, #0]
  4037fa:	9a01      	ldr	r2, [sp, #4]
  4037fc:	6893      	ldr	r3, [r2, #8]
  4037fe:	eba3 030a 	sub.w	r3, r3, sl
  403802:	44d1      	add	r9, sl
  403804:	eba7 070a 	sub.w	r7, r7, sl
  403808:	6093      	str	r3, [r2, #8]
  40380a:	2b00      	cmp	r3, #0
  40380c:	d0c5      	beq.n	40379a <__sfvwrite_r+0x5e>
  40380e:	89a3      	ldrh	r3, [r4, #12]
  403810:	2f00      	cmp	r7, #0
  403812:	d1d8      	bne.n	4037c6 <__sfvwrite_r+0x8a>
  403814:	f8d5 9000 	ldr.w	r9, [r5]
  403818:	686f      	ldr	r7, [r5, #4]
  40381a:	3508      	adds	r5, #8
  40381c:	e7d2      	b.n	4037c4 <__sfvwrite_r+0x88>
  40381e:	f8d5 9000 	ldr.w	r9, [r5]
  403822:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403826:	3508      	adds	r5, #8
  403828:	e79f      	b.n	40376a <__sfvwrite_r+0x2e>
  40382a:	2000      	movs	r0, #0
  40382c:	4770      	bx	lr
  40382e:	4621      	mov	r1, r4
  403830:	9800      	ldr	r0, [sp, #0]
  403832:	f7ff fda3 	bl	40337c <_fflush_r>
  403836:	b370      	cbz	r0, 403896 <__sfvwrite_r+0x15a>
  403838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40383c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403840:	f04f 30ff 	mov.w	r0, #4294967295
  403844:	81a3      	strh	r3, [r4, #12]
  403846:	b003      	add	sp, #12
  403848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40384c:	4681      	mov	r9, r0
  40384e:	4633      	mov	r3, r6
  403850:	464e      	mov	r6, r9
  403852:	46a8      	mov	r8, r5
  403854:	469a      	mov	sl, r3
  403856:	464d      	mov	r5, r9
  403858:	b34e      	cbz	r6, 4038ae <__sfvwrite_r+0x172>
  40385a:	b380      	cbz	r0, 4038be <__sfvwrite_r+0x182>
  40385c:	6820      	ldr	r0, [r4, #0]
  40385e:	6923      	ldr	r3, [r4, #16]
  403860:	6962      	ldr	r2, [r4, #20]
  403862:	45b1      	cmp	r9, r6
  403864:	46cb      	mov	fp, r9
  403866:	bf28      	it	cs
  403868:	46b3      	movcs	fp, r6
  40386a:	4298      	cmp	r0, r3
  40386c:	465f      	mov	r7, fp
  40386e:	d904      	bls.n	40387a <__sfvwrite_r+0x13e>
  403870:	68a3      	ldr	r3, [r4, #8]
  403872:	4413      	add	r3, r2
  403874:	459b      	cmp	fp, r3
  403876:	f300 80a6 	bgt.w	4039c6 <__sfvwrite_r+0x28a>
  40387a:	4593      	cmp	fp, r2
  40387c:	db4b      	blt.n	403916 <__sfvwrite_r+0x1da>
  40387e:	4613      	mov	r3, r2
  403880:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403882:	69e1      	ldr	r1, [r4, #28]
  403884:	9800      	ldr	r0, [sp, #0]
  403886:	462a      	mov	r2, r5
  403888:	47b8      	blx	r7
  40388a:	1e07      	subs	r7, r0, #0
  40388c:	ddd4      	ble.n	403838 <__sfvwrite_r+0xfc>
  40388e:	ebb9 0907 	subs.w	r9, r9, r7
  403892:	d0cc      	beq.n	40382e <__sfvwrite_r+0xf2>
  403894:	2001      	movs	r0, #1
  403896:	f8da 3008 	ldr.w	r3, [sl, #8]
  40389a:	1bdb      	subs	r3, r3, r7
  40389c:	443d      	add	r5, r7
  40389e:	1bf6      	subs	r6, r6, r7
  4038a0:	f8ca 3008 	str.w	r3, [sl, #8]
  4038a4:	2b00      	cmp	r3, #0
  4038a6:	f43f af78 	beq.w	40379a <__sfvwrite_r+0x5e>
  4038aa:	2e00      	cmp	r6, #0
  4038ac:	d1d5      	bne.n	40385a <__sfvwrite_r+0x11e>
  4038ae:	f108 0308 	add.w	r3, r8, #8
  4038b2:	e913 0060 	ldmdb	r3, {r5, r6}
  4038b6:	4698      	mov	r8, r3
  4038b8:	3308      	adds	r3, #8
  4038ba:	2e00      	cmp	r6, #0
  4038bc:	d0f9      	beq.n	4038b2 <__sfvwrite_r+0x176>
  4038be:	4632      	mov	r2, r6
  4038c0:	210a      	movs	r1, #10
  4038c2:	4628      	mov	r0, r5
  4038c4:	f000 fc14 	bl	4040f0 <memchr>
  4038c8:	2800      	cmp	r0, #0
  4038ca:	f000 80a1 	beq.w	403a10 <__sfvwrite_r+0x2d4>
  4038ce:	3001      	adds	r0, #1
  4038d0:	eba0 0905 	sub.w	r9, r0, r5
  4038d4:	e7c2      	b.n	40385c <__sfvwrite_r+0x120>
  4038d6:	6820      	ldr	r0, [r4, #0]
  4038d8:	6923      	ldr	r3, [r4, #16]
  4038da:	4298      	cmp	r0, r3
  4038dc:	d802      	bhi.n	4038e4 <__sfvwrite_r+0x1a8>
  4038de:	6963      	ldr	r3, [r4, #20]
  4038e0:	429f      	cmp	r7, r3
  4038e2:	d25d      	bcs.n	4039a0 <__sfvwrite_r+0x264>
  4038e4:	45b8      	cmp	r8, r7
  4038e6:	bf28      	it	cs
  4038e8:	46b8      	movcs	r8, r7
  4038ea:	4642      	mov	r2, r8
  4038ec:	4649      	mov	r1, r9
  4038ee:	f000 fc4f 	bl	404190 <memmove>
  4038f2:	68a3      	ldr	r3, [r4, #8]
  4038f4:	6822      	ldr	r2, [r4, #0]
  4038f6:	eba3 0308 	sub.w	r3, r3, r8
  4038fa:	4442      	add	r2, r8
  4038fc:	60a3      	str	r3, [r4, #8]
  4038fe:	6022      	str	r2, [r4, #0]
  403900:	b10b      	cbz	r3, 403906 <__sfvwrite_r+0x1ca>
  403902:	46c2      	mov	sl, r8
  403904:	e779      	b.n	4037fa <__sfvwrite_r+0xbe>
  403906:	4621      	mov	r1, r4
  403908:	9800      	ldr	r0, [sp, #0]
  40390a:	f7ff fd37 	bl	40337c <_fflush_r>
  40390e:	2800      	cmp	r0, #0
  403910:	d192      	bne.n	403838 <__sfvwrite_r+0xfc>
  403912:	46c2      	mov	sl, r8
  403914:	e771      	b.n	4037fa <__sfvwrite_r+0xbe>
  403916:	465a      	mov	r2, fp
  403918:	4629      	mov	r1, r5
  40391a:	f000 fc39 	bl	404190 <memmove>
  40391e:	68a2      	ldr	r2, [r4, #8]
  403920:	6823      	ldr	r3, [r4, #0]
  403922:	eba2 020b 	sub.w	r2, r2, fp
  403926:	445b      	add	r3, fp
  403928:	60a2      	str	r2, [r4, #8]
  40392a:	6023      	str	r3, [r4, #0]
  40392c:	e7af      	b.n	40388e <__sfvwrite_r+0x152>
  40392e:	6820      	ldr	r0, [r4, #0]
  403930:	46b8      	mov	r8, r7
  403932:	46ba      	mov	sl, r7
  403934:	46bb      	mov	fp, r7
  403936:	e755      	b.n	4037e4 <__sfvwrite_r+0xa8>
  403938:	6962      	ldr	r2, [r4, #20]
  40393a:	6820      	ldr	r0, [r4, #0]
  40393c:	6921      	ldr	r1, [r4, #16]
  40393e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403942:	eba0 0a01 	sub.w	sl, r0, r1
  403946:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40394a:	f10a 0001 	add.w	r0, sl, #1
  40394e:	ea4f 0868 	mov.w	r8, r8, asr #1
  403952:	4438      	add	r0, r7
  403954:	4540      	cmp	r0, r8
  403956:	4642      	mov	r2, r8
  403958:	bf84      	itt	hi
  40395a:	4680      	movhi	r8, r0
  40395c:	4642      	movhi	r2, r8
  40395e:	055b      	lsls	r3, r3, #21
  403960:	d544      	bpl.n	4039ec <__sfvwrite_r+0x2b0>
  403962:	4611      	mov	r1, r2
  403964:	9800      	ldr	r0, [sp, #0]
  403966:	f000 f913 	bl	403b90 <_malloc_r>
  40396a:	4683      	mov	fp, r0
  40396c:	2800      	cmp	r0, #0
  40396e:	d055      	beq.n	403a1c <__sfvwrite_r+0x2e0>
  403970:	4652      	mov	r2, sl
  403972:	6921      	ldr	r1, [r4, #16]
  403974:	f7ff f9c8 	bl	402d08 <memcpy>
  403978:	89a3      	ldrh	r3, [r4, #12]
  40397a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40397e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403982:	81a3      	strh	r3, [r4, #12]
  403984:	eb0b 000a 	add.w	r0, fp, sl
  403988:	eba8 030a 	sub.w	r3, r8, sl
  40398c:	f8c4 b010 	str.w	fp, [r4, #16]
  403990:	f8c4 8014 	str.w	r8, [r4, #20]
  403994:	6020      	str	r0, [r4, #0]
  403996:	60a3      	str	r3, [r4, #8]
  403998:	46b8      	mov	r8, r7
  40399a:	46ba      	mov	sl, r7
  40399c:	46bb      	mov	fp, r7
  40399e:	e721      	b.n	4037e4 <__sfvwrite_r+0xa8>
  4039a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4039a4:	42b9      	cmp	r1, r7
  4039a6:	bf28      	it	cs
  4039a8:	4639      	movcs	r1, r7
  4039aa:	464a      	mov	r2, r9
  4039ac:	fb91 f1f3 	sdiv	r1, r1, r3
  4039b0:	9800      	ldr	r0, [sp, #0]
  4039b2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4039b4:	fb03 f301 	mul.w	r3, r3, r1
  4039b8:	69e1      	ldr	r1, [r4, #28]
  4039ba:	47b0      	blx	r6
  4039bc:	f1b0 0a00 	subs.w	sl, r0, #0
  4039c0:	f73f af1b 	bgt.w	4037fa <__sfvwrite_r+0xbe>
  4039c4:	e738      	b.n	403838 <__sfvwrite_r+0xfc>
  4039c6:	461a      	mov	r2, r3
  4039c8:	4629      	mov	r1, r5
  4039ca:	9301      	str	r3, [sp, #4]
  4039cc:	f000 fbe0 	bl	404190 <memmove>
  4039d0:	6822      	ldr	r2, [r4, #0]
  4039d2:	9b01      	ldr	r3, [sp, #4]
  4039d4:	9800      	ldr	r0, [sp, #0]
  4039d6:	441a      	add	r2, r3
  4039d8:	6022      	str	r2, [r4, #0]
  4039da:	4621      	mov	r1, r4
  4039dc:	f7ff fcce 	bl	40337c <_fflush_r>
  4039e0:	9b01      	ldr	r3, [sp, #4]
  4039e2:	2800      	cmp	r0, #0
  4039e4:	f47f af28 	bne.w	403838 <__sfvwrite_r+0xfc>
  4039e8:	461f      	mov	r7, r3
  4039ea:	e750      	b.n	40388e <__sfvwrite_r+0x152>
  4039ec:	9800      	ldr	r0, [sp, #0]
  4039ee:	f000 fc3f 	bl	404270 <_realloc_r>
  4039f2:	4683      	mov	fp, r0
  4039f4:	2800      	cmp	r0, #0
  4039f6:	d1c5      	bne.n	403984 <__sfvwrite_r+0x248>
  4039f8:	9d00      	ldr	r5, [sp, #0]
  4039fa:	6921      	ldr	r1, [r4, #16]
  4039fc:	4628      	mov	r0, r5
  4039fe:	f7ff fdb7 	bl	403570 <_free_r>
  403a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a06:	220c      	movs	r2, #12
  403a08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403a0c:	602a      	str	r2, [r5, #0]
  403a0e:	e715      	b.n	40383c <__sfvwrite_r+0x100>
  403a10:	f106 0901 	add.w	r9, r6, #1
  403a14:	e722      	b.n	40385c <__sfvwrite_r+0x120>
  403a16:	f04f 30ff 	mov.w	r0, #4294967295
  403a1a:	e6bf      	b.n	40379c <__sfvwrite_r+0x60>
  403a1c:	9a00      	ldr	r2, [sp, #0]
  403a1e:	230c      	movs	r3, #12
  403a20:	6013      	str	r3, [r2, #0]
  403a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a26:	e709      	b.n	40383c <__sfvwrite_r+0x100>
  403a28:	7ffffc00 	.word	0x7ffffc00

00403a2c <_fwalk_reent>:
  403a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403a30:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403a34:	d01f      	beq.n	403a76 <_fwalk_reent+0x4a>
  403a36:	4688      	mov	r8, r1
  403a38:	4606      	mov	r6, r0
  403a3a:	f04f 0900 	mov.w	r9, #0
  403a3e:	687d      	ldr	r5, [r7, #4]
  403a40:	68bc      	ldr	r4, [r7, #8]
  403a42:	3d01      	subs	r5, #1
  403a44:	d411      	bmi.n	403a6a <_fwalk_reent+0x3e>
  403a46:	89a3      	ldrh	r3, [r4, #12]
  403a48:	2b01      	cmp	r3, #1
  403a4a:	f105 35ff 	add.w	r5, r5, #4294967295
  403a4e:	d908      	bls.n	403a62 <_fwalk_reent+0x36>
  403a50:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403a54:	3301      	adds	r3, #1
  403a56:	4621      	mov	r1, r4
  403a58:	4630      	mov	r0, r6
  403a5a:	d002      	beq.n	403a62 <_fwalk_reent+0x36>
  403a5c:	47c0      	blx	r8
  403a5e:	ea49 0900 	orr.w	r9, r9, r0
  403a62:	1c6b      	adds	r3, r5, #1
  403a64:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403a68:	d1ed      	bne.n	403a46 <_fwalk_reent+0x1a>
  403a6a:	683f      	ldr	r7, [r7, #0]
  403a6c:	2f00      	cmp	r7, #0
  403a6e:	d1e6      	bne.n	403a3e <_fwalk_reent+0x12>
  403a70:	4648      	mov	r0, r9
  403a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403a76:	46b9      	mov	r9, r7
  403a78:	4648      	mov	r0, r9
  403a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403a7e:	bf00      	nop

00403a80 <__retarget_lock_init_recursive>:
  403a80:	4770      	bx	lr
  403a82:	bf00      	nop

00403a84 <__retarget_lock_close_recursive>:
  403a84:	4770      	bx	lr
  403a86:	bf00      	nop

00403a88 <__retarget_lock_acquire_recursive>:
  403a88:	4770      	bx	lr
  403a8a:	bf00      	nop

00403a8c <__retarget_lock_release_recursive>:
  403a8c:	4770      	bx	lr
  403a8e:	bf00      	nop

00403a90 <__swhatbuf_r>:
  403a90:	b570      	push	{r4, r5, r6, lr}
  403a92:	460c      	mov	r4, r1
  403a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a98:	2900      	cmp	r1, #0
  403a9a:	b090      	sub	sp, #64	; 0x40
  403a9c:	4615      	mov	r5, r2
  403a9e:	461e      	mov	r6, r3
  403aa0:	db14      	blt.n	403acc <__swhatbuf_r+0x3c>
  403aa2:	aa01      	add	r2, sp, #4
  403aa4:	f000 ff30 	bl	404908 <_fstat_r>
  403aa8:	2800      	cmp	r0, #0
  403aaa:	db0f      	blt.n	403acc <__swhatbuf_r+0x3c>
  403aac:	9a02      	ldr	r2, [sp, #8]
  403aae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403ab2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403ab6:	fab2 f282 	clz	r2, r2
  403aba:	0952      	lsrs	r2, r2, #5
  403abc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403ac0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403ac4:	6032      	str	r2, [r6, #0]
  403ac6:	602b      	str	r3, [r5, #0]
  403ac8:	b010      	add	sp, #64	; 0x40
  403aca:	bd70      	pop	{r4, r5, r6, pc}
  403acc:	89a2      	ldrh	r2, [r4, #12]
  403ace:	2300      	movs	r3, #0
  403ad0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403ad4:	6033      	str	r3, [r6, #0]
  403ad6:	d004      	beq.n	403ae2 <__swhatbuf_r+0x52>
  403ad8:	2240      	movs	r2, #64	; 0x40
  403ada:	4618      	mov	r0, r3
  403adc:	602a      	str	r2, [r5, #0]
  403ade:	b010      	add	sp, #64	; 0x40
  403ae0:	bd70      	pop	{r4, r5, r6, pc}
  403ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403ae6:	602b      	str	r3, [r5, #0]
  403ae8:	b010      	add	sp, #64	; 0x40
  403aea:	bd70      	pop	{r4, r5, r6, pc}

00403aec <__smakebuf_r>:
  403aec:	898a      	ldrh	r2, [r1, #12]
  403aee:	0792      	lsls	r2, r2, #30
  403af0:	460b      	mov	r3, r1
  403af2:	d506      	bpl.n	403b02 <__smakebuf_r+0x16>
  403af4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403af8:	2101      	movs	r1, #1
  403afa:	601a      	str	r2, [r3, #0]
  403afc:	611a      	str	r2, [r3, #16]
  403afe:	6159      	str	r1, [r3, #20]
  403b00:	4770      	bx	lr
  403b02:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b04:	b083      	sub	sp, #12
  403b06:	ab01      	add	r3, sp, #4
  403b08:	466a      	mov	r2, sp
  403b0a:	460c      	mov	r4, r1
  403b0c:	4606      	mov	r6, r0
  403b0e:	f7ff ffbf 	bl	403a90 <__swhatbuf_r>
  403b12:	9900      	ldr	r1, [sp, #0]
  403b14:	4605      	mov	r5, r0
  403b16:	4630      	mov	r0, r6
  403b18:	f000 f83a 	bl	403b90 <_malloc_r>
  403b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b20:	b1d8      	cbz	r0, 403b5a <__smakebuf_r+0x6e>
  403b22:	9a01      	ldr	r2, [sp, #4]
  403b24:	4f15      	ldr	r7, [pc, #84]	; (403b7c <__smakebuf_r+0x90>)
  403b26:	9900      	ldr	r1, [sp, #0]
  403b28:	63f7      	str	r7, [r6, #60]	; 0x3c
  403b2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403b2e:	81a3      	strh	r3, [r4, #12]
  403b30:	6020      	str	r0, [r4, #0]
  403b32:	6120      	str	r0, [r4, #16]
  403b34:	6161      	str	r1, [r4, #20]
  403b36:	b91a      	cbnz	r2, 403b40 <__smakebuf_r+0x54>
  403b38:	432b      	orrs	r3, r5
  403b3a:	81a3      	strh	r3, [r4, #12]
  403b3c:	b003      	add	sp, #12
  403b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b40:	4630      	mov	r0, r6
  403b42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b46:	f000 fef3 	bl	404930 <_isatty_r>
  403b4a:	b1a0      	cbz	r0, 403b76 <__smakebuf_r+0x8a>
  403b4c:	89a3      	ldrh	r3, [r4, #12]
  403b4e:	f023 0303 	bic.w	r3, r3, #3
  403b52:	f043 0301 	orr.w	r3, r3, #1
  403b56:	b21b      	sxth	r3, r3
  403b58:	e7ee      	b.n	403b38 <__smakebuf_r+0x4c>
  403b5a:	059a      	lsls	r2, r3, #22
  403b5c:	d4ee      	bmi.n	403b3c <__smakebuf_r+0x50>
  403b5e:	f023 0303 	bic.w	r3, r3, #3
  403b62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403b66:	f043 0302 	orr.w	r3, r3, #2
  403b6a:	2101      	movs	r1, #1
  403b6c:	81a3      	strh	r3, [r4, #12]
  403b6e:	6022      	str	r2, [r4, #0]
  403b70:	6122      	str	r2, [r4, #16]
  403b72:	6161      	str	r1, [r4, #20]
  403b74:	e7e2      	b.n	403b3c <__smakebuf_r+0x50>
  403b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b7a:	e7dd      	b.n	403b38 <__smakebuf_r+0x4c>
  403b7c:	004033d1 	.word	0x004033d1

00403b80 <malloc>:
  403b80:	4b02      	ldr	r3, [pc, #8]	; (403b8c <malloc+0xc>)
  403b82:	4601      	mov	r1, r0
  403b84:	6818      	ldr	r0, [r3, #0]
  403b86:	f000 b803 	b.w	403b90 <_malloc_r>
  403b8a:	bf00      	nop
  403b8c:	20400020 	.word	0x20400020

00403b90 <_malloc_r>:
  403b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b94:	f101 060b 	add.w	r6, r1, #11
  403b98:	2e16      	cmp	r6, #22
  403b9a:	b083      	sub	sp, #12
  403b9c:	4605      	mov	r5, r0
  403b9e:	f240 809e 	bls.w	403cde <_malloc_r+0x14e>
  403ba2:	f036 0607 	bics.w	r6, r6, #7
  403ba6:	f100 80bd 	bmi.w	403d24 <_malloc_r+0x194>
  403baa:	42b1      	cmp	r1, r6
  403bac:	f200 80ba 	bhi.w	403d24 <_malloc_r+0x194>
  403bb0:	f000 fb52 	bl	404258 <__malloc_lock>
  403bb4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403bb8:	f0c0 8293 	bcc.w	4040e2 <_malloc_r+0x552>
  403bbc:	0a73      	lsrs	r3, r6, #9
  403bbe:	f000 80b8 	beq.w	403d32 <_malloc_r+0x1a2>
  403bc2:	2b04      	cmp	r3, #4
  403bc4:	f200 8179 	bhi.w	403eba <_malloc_r+0x32a>
  403bc8:	09b3      	lsrs	r3, r6, #6
  403bca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403bce:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403bd2:	00c3      	lsls	r3, r0, #3
  403bd4:	4fbf      	ldr	r7, [pc, #764]	; (403ed4 <_malloc_r+0x344>)
  403bd6:	443b      	add	r3, r7
  403bd8:	f1a3 0108 	sub.w	r1, r3, #8
  403bdc:	685c      	ldr	r4, [r3, #4]
  403bde:	42a1      	cmp	r1, r4
  403be0:	d106      	bne.n	403bf0 <_malloc_r+0x60>
  403be2:	e00c      	b.n	403bfe <_malloc_r+0x6e>
  403be4:	2a00      	cmp	r2, #0
  403be6:	f280 80aa 	bge.w	403d3e <_malloc_r+0x1ae>
  403bea:	68e4      	ldr	r4, [r4, #12]
  403bec:	42a1      	cmp	r1, r4
  403bee:	d006      	beq.n	403bfe <_malloc_r+0x6e>
  403bf0:	6863      	ldr	r3, [r4, #4]
  403bf2:	f023 0303 	bic.w	r3, r3, #3
  403bf6:	1b9a      	subs	r2, r3, r6
  403bf8:	2a0f      	cmp	r2, #15
  403bfa:	ddf3      	ble.n	403be4 <_malloc_r+0x54>
  403bfc:	4670      	mov	r0, lr
  403bfe:	693c      	ldr	r4, [r7, #16]
  403c00:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403ee8 <_malloc_r+0x358>
  403c04:	4574      	cmp	r4, lr
  403c06:	f000 81ab 	beq.w	403f60 <_malloc_r+0x3d0>
  403c0a:	6863      	ldr	r3, [r4, #4]
  403c0c:	f023 0303 	bic.w	r3, r3, #3
  403c10:	1b9a      	subs	r2, r3, r6
  403c12:	2a0f      	cmp	r2, #15
  403c14:	f300 8190 	bgt.w	403f38 <_malloc_r+0x3a8>
  403c18:	2a00      	cmp	r2, #0
  403c1a:	f8c7 e014 	str.w	lr, [r7, #20]
  403c1e:	f8c7 e010 	str.w	lr, [r7, #16]
  403c22:	f280 809d 	bge.w	403d60 <_malloc_r+0x1d0>
  403c26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403c2a:	f080 8161 	bcs.w	403ef0 <_malloc_r+0x360>
  403c2e:	08db      	lsrs	r3, r3, #3
  403c30:	f103 0c01 	add.w	ip, r3, #1
  403c34:	1099      	asrs	r1, r3, #2
  403c36:	687a      	ldr	r2, [r7, #4]
  403c38:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403c3c:	f8c4 8008 	str.w	r8, [r4, #8]
  403c40:	2301      	movs	r3, #1
  403c42:	408b      	lsls	r3, r1
  403c44:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403c48:	4313      	orrs	r3, r2
  403c4a:	3908      	subs	r1, #8
  403c4c:	60e1      	str	r1, [r4, #12]
  403c4e:	607b      	str	r3, [r7, #4]
  403c50:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403c54:	f8c8 400c 	str.w	r4, [r8, #12]
  403c58:	1082      	asrs	r2, r0, #2
  403c5a:	2401      	movs	r4, #1
  403c5c:	4094      	lsls	r4, r2
  403c5e:	429c      	cmp	r4, r3
  403c60:	f200 808b 	bhi.w	403d7a <_malloc_r+0x1ea>
  403c64:	421c      	tst	r4, r3
  403c66:	d106      	bne.n	403c76 <_malloc_r+0xe6>
  403c68:	f020 0003 	bic.w	r0, r0, #3
  403c6c:	0064      	lsls	r4, r4, #1
  403c6e:	421c      	tst	r4, r3
  403c70:	f100 0004 	add.w	r0, r0, #4
  403c74:	d0fa      	beq.n	403c6c <_malloc_r+0xdc>
  403c76:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403c7a:	46cc      	mov	ip, r9
  403c7c:	4680      	mov	r8, r0
  403c7e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403c82:	459c      	cmp	ip, r3
  403c84:	d107      	bne.n	403c96 <_malloc_r+0x106>
  403c86:	e16d      	b.n	403f64 <_malloc_r+0x3d4>
  403c88:	2a00      	cmp	r2, #0
  403c8a:	f280 817b 	bge.w	403f84 <_malloc_r+0x3f4>
  403c8e:	68db      	ldr	r3, [r3, #12]
  403c90:	459c      	cmp	ip, r3
  403c92:	f000 8167 	beq.w	403f64 <_malloc_r+0x3d4>
  403c96:	6859      	ldr	r1, [r3, #4]
  403c98:	f021 0103 	bic.w	r1, r1, #3
  403c9c:	1b8a      	subs	r2, r1, r6
  403c9e:	2a0f      	cmp	r2, #15
  403ca0:	ddf2      	ble.n	403c88 <_malloc_r+0xf8>
  403ca2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403ca6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403caa:	9300      	str	r3, [sp, #0]
  403cac:	199c      	adds	r4, r3, r6
  403cae:	4628      	mov	r0, r5
  403cb0:	f046 0601 	orr.w	r6, r6, #1
  403cb4:	f042 0501 	orr.w	r5, r2, #1
  403cb8:	605e      	str	r6, [r3, #4]
  403cba:	f8c8 c00c 	str.w	ip, [r8, #12]
  403cbe:	f8cc 8008 	str.w	r8, [ip, #8]
  403cc2:	617c      	str	r4, [r7, #20]
  403cc4:	613c      	str	r4, [r7, #16]
  403cc6:	f8c4 e00c 	str.w	lr, [r4, #12]
  403cca:	f8c4 e008 	str.w	lr, [r4, #8]
  403cce:	6065      	str	r5, [r4, #4]
  403cd0:	505a      	str	r2, [r3, r1]
  403cd2:	f000 fac7 	bl	404264 <__malloc_unlock>
  403cd6:	9b00      	ldr	r3, [sp, #0]
  403cd8:	f103 0408 	add.w	r4, r3, #8
  403cdc:	e01e      	b.n	403d1c <_malloc_r+0x18c>
  403cde:	2910      	cmp	r1, #16
  403ce0:	d820      	bhi.n	403d24 <_malloc_r+0x194>
  403ce2:	f000 fab9 	bl	404258 <__malloc_lock>
  403ce6:	2610      	movs	r6, #16
  403ce8:	2318      	movs	r3, #24
  403cea:	2002      	movs	r0, #2
  403cec:	4f79      	ldr	r7, [pc, #484]	; (403ed4 <_malloc_r+0x344>)
  403cee:	443b      	add	r3, r7
  403cf0:	f1a3 0208 	sub.w	r2, r3, #8
  403cf4:	685c      	ldr	r4, [r3, #4]
  403cf6:	4294      	cmp	r4, r2
  403cf8:	f000 813d 	beq.w	403f76 <_malloc_r+0x3e6>
  403cfc:	6863      	ldr	r3, [r4, #4]
  403cfe:	68e1      	ldr	r1, [r4, #12]
  403d00:	68a6      	ldr	r6, [r4, #8]
  403d02:	f023 0303 	bic.w	r3, r3, #3
  403d06:	4423      	add	r3, r4
  403d08:	4628      	mov	r0, r5
  403d0a:	685a      	ldr	r2, [r3, #4]
  403d0c:	60f1      	str	r1, [r6, #12]
  403d0e:	f042 0201 	orr.w	r2, r2, #1
  403d12:	608e      	str	r6, [r1, #8]
  403d14:	605a      	str	r2, [r3, #4]
  403d16:	f000 faa5 	bl	404264 <__malloc_unlock>
  403d1a:	3408      	adds	r4, #8
  403d1c:	4620      	mov	r0, r4
  403d1e:	b003      	add	sp, #12
  403d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d24:	2400      	movs	r4, #0
  403d26:	230c      	movs	r3, #12
  403d28:	4620      	mov	r0, r4
  403d2a:	602b      	str	r3, [r5, #0]
  403d2c:	b003      	add	sp, #12
  403d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d32:	2040      	movs	r0, #64	; 0x40
  403d34:	f44f 7300 	mov.w	r3, #512	; 0x200
  403d38:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403d3c:	e74a      	b.n	403bd4 <_malloc_r+0x44>
  403d3e:	4423      	add	r3, r4
  403d40:	68e1      	ldr	r1, [r4, #12]
  403d42:	685a      	ldr	r2, [r3, #4]
  403d44:	68a6      	ldr	r6, [r4, #8]
  403d46:	f042 0201 	orr.w	r2, r2, #1
  403d4a:	60f1      	str	r1, [r6, #12]
  403d4c:	4628      	mov	r0, r5
  403d4e:	608e      	str	r6, [r1, #8]
  403d50:	605a      	str	r2, [r3, #4]
  403d52:	f000 fa87 	bl	404264 <__malloc_unlock>
  403d56:	3408      	adds	r4, #8
  403d58:	4620      	mov	r0, r4
  403d5a:	b003      	add	sp, #12
  403d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d60:	4423      	add	r3, r4
  403d62:	4628      	mov	r0, r5
  403d64:	685a      	ldr	r2, [r3, #4]
  403d66:	f042 0201 	orr.w	r2, r2, #1
  403d6a:	605a      	str	r2, [r3, #4]
  403d6c:	f000 fa7a 	bl	404264 <__malloc_unlock>
  403d70:	3408      	adds	r4, #8
  403d72:	4620      	mov	r0, r4
  403d74:	b003      	add	sp, #12
  403d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d7a:	68bc      	ldr	r4, [r7, #8]
  403d7c:	6863      	ldr	r3, [r4, #4]
  403d7e:	f023 0803 	bic.w	r8, r3, #3
  403d82:	45b0      	cmp	r8, r6
  403d84:	d304      	bcc.n	403d90 <_malloc_r+0x200>
  403d86:	eba8 0306 	sub.w	r3, r8, r6
  403d8a:	2b0f      	cmp	r3, #15
  403d8c:	f300 8085 	bgt.w	403e9a <_malloc_r+0x30a>
  403d90:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403eec <_malloc_r+0x35c>
  403d94:	4b50      	ldr	r3, [pc, #320]	; (403ed8 <_malloc_r+0x348>)
  403d96:	f8d9 2000 	ldr.w	r2, [r9]
  403d9a:	681b      	ldr	r3, [r3, #0]
  403d9c:	3201      	adds	r2, #1
  403d9e:	4433      	add	r3, r6
  403da0:	eb04 0a08 	add.w	sl, r4, r8
  403da4:	f000 8155 	beq.w	404052 <_malloc_r+0x4c2>
  403da8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403dac:	330f      	adds	r3, #15
  403dae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403db2:	f02b 0b0f 	bic.w	fp, fp, #15
  403db6:	4659      	mov	r1, fp
  403db8:	4628      	mov	r0, r5
  403dba:	f000 fbff 	bl	4045bc <_sbrk_r>
  403dbe:	1c41      	adds	r1, r0, #1
  403dc0:	4602      	mov	r2, r0
  403dc2:	f000 80fc 	beq.w	403fbe <_malloc_r+0x42e>
  403dc6:	4582      	cmp	sl, r0
  403dc8:	f200 80f7 	bhi.w	403fba <_malloc_r+0x42a>
  403dcc:	4b43      	ldr	r3, [pc, #268]	; (403edc <_malloc_r+0x34c>)
  403dce:	6819      	ldr	r1, [r3, #0]
  403dd0:	4459      	add	r1, fp
  403dd2:	6019      	str	r1, [r3, #0]
  403dd4:	f000 814d 	beq.w	404072 <_malloc_r+0x4e2>
  403dd8:	f8d9 0000 	ldr.w	r0, [r9]
  403ddc:	3001      	adds	r0, #1
  403dde:	bf1b      	ittet	ne
  403de0:	eba2 0a0a 	subne.w	sl, r2, sl
  403de4:	4451      	addne	r1, sl
  403de6:	f8c9 2000 	streq.w	r2, [r9]
  403dea:	6019      	strne	r1, [r3, #0]
  403dec:	f012 0107 	ands.w	r1, r2, #7
  403df0:	f000 8115 	beq.w	40401e <_malloc_r+0x48e>
  403df4:	f1c1 0008 	rsb	r0, r1, #8
  403df8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403dfc:	4402      	add	r2, r0
  403dfe:	3108      	adds	r1, #8
  403e00:	eb02 090b 	add.w	r9, r2, fp
  403e04:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403e08:	eba1 0909 	sub.w	r9, r1, r9
  403e0c:	4649      	mov	r1, r9
  403e0e:	4628      	mov	r0, r5
  403e10:	9301      	str	r3, [sp, #4]
  403e12:	9200      	str	r2, [sp, #0]
  403e14:	f000 fbd2 	bl	4045bc <_sbrk_r>
  403e18:	1c43      	adds	r3, r0, #1
  403e1a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403e1e:	f000 8143 	beq.w	4040a8 <_malloc_r+0x518>
  403e22:	1a80      	subs	r0, r0, r2
  403e24:	4448      	add	r0, r9
  403e26:	f040 0001 	orr.w	r0, r0, #1
  403e2a:	6819      	ldr	r1, [r3, #0]
  403e2c:	60ba      	str	r2, [r7, #8]
  403e2e:	4449      	add	r1, r9
  403e30:	42bc      	cmp	r4, r7
  403e32:	6050      	str	r0, [r2, #4]
  403e34:	6019      	str	r1, [r3, #0]
  403e36:	d017      	beq.n	403e68 <_malloc_r+0x2d8>
  403e38:	f1b8 0f0f 	cmp.w	r8, #15
  403e3c:	f240 80fb 	bls.w	404036 <_malloc_r+0x4a6>
  403e40:	6860      	ldr	r0, [r4, #4]
  403e42:	f1a8 020c 	sub.w	r2, r8, #12
  403e46:	f022 0207 	bic.w	r2, r2, #7
  403e4a:	eb04 0e02 	add.w	lr, r4, r2
  403e4e:	f000 0001 	and.w	r0, r0, #1
  403e52:	f04f 0c05 	mov.w	ip, #5
  403e56:	4310      	orrs	r0, r2
  403e58:	2a0f      	cmp	r2, #15
  403e5a:	6060      	str	r0, [r4, #4]
  403e5c:	f8ce c004 	str.w	ip, [lr, #4]
  403e60:	f8ce c008 	str.w	ip, [lr, #8]
  403e64:	f200 8117 	bhi.w	404096 <_malloc_r+0x506>
  403e68:	4b1d      	ldr	r3, [pc, #116]	; (403ee0 <_malloc_r+0x350>)
  403e6a:	68bc      	ldr	r4, [r7, #8]
  403e6c:	681a      	ldr	r2, [r3, #0]
  403e6e:	4291      	cmp	r1, r2
  403e70:	bf88      	it	hi
  403e72:	6019      	strhi	r1, [r3, #0]
  403e74:	4b1b      	ldr	r3, [pc, #108]	; (403ee4 <_malloc_r+0x354>)
  403e76:	681a      	ldr	r2, [r3, #0]
  403e78:	4291      	cmp	r1, r2
  403e7a:	6862      	ldr	r2, [r4, #4]
  403e7c:	bf88      	it	hi
  403e7e:	6019      	strhi	r1, [r3, #0]
  403e80:	f022 0203 	bic.w	r2, r2, #3
  403e84:	4296      	cmp	r6, r2
  403e86:	eba2 0306 	sub.w	r3, r2, r6
  403e8a:	d801      	bhi.n	403e90 <_malloc_r+0x300>
  403e8c:	2b0f      	cmp	r3, #15
  403e8e:	dc04      	bgt.n	403e9a <_malloc_r+0x30a>
  403e90:	4628      	mov	r0, r5
  403e92:	f000 f9e7 	bl	404264 <__malloc_unlock>
  403e96:	2400      	movs	r4, #0
  403e98:	e740      	b.n	403d1c <_malloc_r+0x18c>
  403e9a:	19a2      	adds	r2, r4, r6
  403e9c:	f043 0301 	orr.w	r3, r3, #1
  403ea0:	f046 0601 	orr.w	r6, r6, #1
  403ea4:	6066      	str	r6, [r4, #4]
  403ea6:	4628      	mov	r0, r5
  403ea8:	60ba      	str	r2, [r7, #8]
  403eaa:	6053      	str	r3, [r2, #4]
  403eac:	f000 f9da 	bl	404264 <__malloc_unlock>
  403eb0:	3408      	adds	r4, #8
  403eb2:	4620      	mov	r0, r4
  403eb4:	b003      	add	sp, #12
  403eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eba:	2b14      	cmp	r3, #20
  403ebc:	d971      	bls.n	403fa2 <_malloc_r+0x412>
  403ebe:	2b54      	cmp	r3, #84	; 0x54
  403ec0:	f200 80a3 	bhi.w	40400a <_malloc_r+0x47a>
  403ec4:	0b33      	lsrs	r3, r6, #12
  403ec6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403eca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403ece:	00c3      	lsls	r3, r0, #3
  403ed0:	e680      	b.n	403bd4 <_malloc_r+0x44>
  403ed2:	bf00      	nop
  403ed4:	20400454 	.word	0x20400454
  403ed8:	204066f0 	.word	0x204066f0
  403edc:	204066c0 	.word	0x204066c0
  403ee0:	204066e8 	.word	0x204066e8
  403ee4:	204066ec 	.word	0x204066ec
  403ee8:	2040045c 	.word	0x2040045c
  403eec:	2040085c 	.word	0x2040085c
  403ef0:	0a5a      	lsrs	r2, r3, #9
  403ef2:	2a04      	cmp	r2, #4
  403ef4:	d95b      	bls.n	403fae <_malloc_r+0x41e>
  403ef6:	2a14      	cmp	r2, #20
  403ef8:	f200 80ae 	bhi.w	404058 <_malloc_r+0x4c8>
  403efc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f00:	00c9      	lsls	r1, r1, #3
  403f02:	325b      	adds	r2, #91	; 0x5b
  403f04:	eb07 0c01 	add.w	ip, r7, r1
  403f08:	5879      	ldr	r1, [r7, r1]
  403f0a:	f1ac 0c08 	sub.w	ip, ip, #8
  403f0e:	458c      	cmp	ip, r1
  403f10:	f000 8088 	beq.w	404024 <_malloc_r+0x494>
  403f14:	684a      	ldr	r2, [r1, #4]
  403f16:	f022 0203 	bic.w	r2, r2, #3
  403f1a:	4293      	cmp	r3, r2
  403f1c:	d273      	bcs.n	404006 <_malloc_r+0x476>
  403f1e:	6889      	ldr	r1, [r1, #8]
  403f20:	458c      	cmp	ip, r1
  403f22:	d1f7      	bne.n	403f14 <_malloc_r+0x384>
  403f24:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403f28:	687b      	ldr	r3, [r7, #4]
  403f2a:	60e2      	str	r2, [r4, #12]
  403f2c:	f8c4 c008 	str.w	ip, [r4, #8]
  403f30:	6094      	str	r4, [r2, #8]
  403f32:	f8cc 400c 	str.w	r4, [ip, #12]
  403f36:	e68f      	b.n	403c58 <_malloc_r+0xc8>
  403f38:	19a1      	adds	r1, r4, r6
  403f3a:	f046 0c01 	orr.w	ip, r6, #1
  403f3e:	f042 0601 	orr.w	r6, r2, #1
  403f42:	f8c4 c004 	str.w	ip, [r4, #4]
  403f46:	4628      	mov	r0, r5
  403f48:	6179      	str	r1, [r7, #20]
  403f4a:	6139      	str	r1, [r7, #16]
  403f4c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403f50:	f8c1 e008 	str.w	lr, [r1, #8]
  403f54:	604e      	str	r6, [r1, #4]
  403f56:	50e2      	str	r2, [r4, r3]
  403f58:	f000 f984 	bl	404264 <__malloc_unlock>
  403f5c:	3408      	adds	r4, #8
  403f5e:	e6dd      	b.n	403d1c <_malloc_r+0x18c>
  403f60:	687b      	ldr	r3, [r7, #4]
  403f62:	e679      	b.n	403c58 <_malloc_r+0xc8>
  403f64:	f108 0801 	add.w	r8, r8, #1
  403f68:	f018 0f03 	tst.w	r8, #3
  403f6c:	f10c 0c08 	add.w	ip, ip, #8
  403f70:	f47f ae85 	bne.w	403c7e <_malloc_r+0xee>
  403f74:	e02d      	b.n	403fd2 <_malloc_r+0x442>
  403f76:	68dc      	ldr	r4, [r3, #12]
  403f78:	42a3      	cmp	r3, r4
  403f7a:	bf08      	it	eq
  403f7c:	3002      	addeq	r0, #2
  403f7e:	f43f ae3e 	beq.w	403bfe <_malloc_r+0x6e>
  403f82:	e6bb      	b.n	403cfc <_malloc_r+0x16c>
  403f84:	4419      	add	r1, r3
  403f86:	461c      	mov	r4, r3
  403f88:	684a      	ldr	r2, [r1, #4]
  403f8a:	68db      	ldr	r3, [r3, #12]
  403f8c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403f90:	f042 0201 	orr.w	r2, r2, #1
  403f94:	604a      	str	r2, [r1, #4]
  403f96:	4628      	mov	r0, r5
  403f98:	60f3      	str	r3, [r6, #12]
  403f9a:	609e      	str	r6, [r3, #8]
  403f9c:	f000 f962 	bl	404264 <__malloc_unlock>
  403fa0:	e6bc      	b.n	403d1c <_malloc_r+0x18c>
  403fa2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403fa6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403faa:	00c3      	lsls	r3, r0, #3
  403fac:	e612      	b.n	403bd4 <_malloc_r+0x44>
  403fae:	099a      	lsrs	r2, r3, #6
  403fb0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403fb4:	00c9      	lsls	r1, r1, #3
  403fb6:	3238      	adds	r2, #56	; 0x38
  403fb8:	e7a4      	b.n	403f04 <_malloc_r+0x374>
  403fba:	42bc      	cmp	r4, r7
  403fbc:	d054      	beq.n	404068 <_malloc_r+0x4d8>
  403fbe:	68bc      	ldr	r4, [r7, #8]
  403fc0:	6862      	ldr	r2, [r4, #4]
  403fc2:	f022 0203 	bic.w	r2, r2, #3
  403fc6:	e75d      	b.n	403e84 <_malloc_r+0x2f4>
  403fc8:	f859 3908 	ldr.w	r3, [r9], #-8
  403fcc:	4599      	cmp	r9, r3
  403fce:	f040 8086 	bne.w	4040de <_malloc_r+0x54e>
  403fd2:	f010 0f03 	tst.w	r0, #3
  403fd6:	f100 30ff 	add.w	r0, r0, #4294967295
  403fda:	d1f5      	bne.n	403fc8 <_malloc_r+0x438>
  403fdc:	687b      	ldr	r3, [r7, #4]
  403fde:	ea23 0304 	bic.w	r3, r3, r4
  403fe2:	607b      	str	r3, [r7, #4]
  403fe4:	0064      	lsls	r4, r4, #1
  403fe6:	429c      	cmp	r4, r3
  403fe8:	f63f aec7 	bhi.w	403d7a <_malloc_r+0x1ea>
  403fec:	2c00      	cmp	r4, #0
  403fee:	f43f aec4 	beq.w	403d7a <_malloc_r+0x1ea>
  403ff2:	421c      	tst	r4, r3
  403ff4:	4640      	mov	r0, r8
  403ff6:	f47f ae3e 	bne.w	403c76 <_malloc_r+0xe6>
  403ffa:	0064      	lsls	r4, r4, #1
  403ffc:	421c      	tst	r4, r3
  403ffe:	f100 0004 	add.w	r0, r0, #4
  404002:	d0fa      	beq.n	403ffa <_malloc_r+0x46a>
  404004:	e637      	b.n	403c76 <_malloc_r+0xe6>
  404006:	468c      	mov	ip, r1
  404008:	e78c      	b.n	403f24 <_malloc_r+0x394>
  40400a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40400e:	d815      	bhi.n	40403c <_malloc_r+0x4ac>
  404010:	0bf3      	lsrs	r3, r6, #15
  404012:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404016:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40401a:	00c3      	lsls	r3, r0, #3
  40401c:	e5da      	b.n	403bd4 <_malloc_r+0x44>
  40401e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404022:	e6ed      	b.n	403e00 <_malloc_r+0x270>
  404024:	687b      	ldr	r3, [r7, #4]
  404026:	1092      	asrs	r2, r2, #2
  404028:	2101      	movs	r1, #1
  40402a:	fa01 f202 	lsl.w	r2, r1, r2
  40402e:	4313      	orrs	r3, r2
  404030:	607b      	str	r3, [r7, #4]
  404032:	4662      	mov	r2, ip
  404034:	e779      	b.n	403f2a <_malloc_r+0x39a>
  404036:	2301      	movs	r3, #1
  404038:	6053      	str	r3, [r2, #4]
  40403a:	e729      	b.n	403e90 <_malloc_r+0x300>
  40403c:	f240 5254 	movw	r2, #1364	; 0x554
  404040:	4293      	cmp	r3, r2
  404042:	d822      	bhi.n	40408a <_malloc_r+0x4fa>
  404044:	0cb3      	lsrs	r3, r6, #18
  404046:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40404a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40404e:	00c3      	lsls	r3, r0, #3
  404050:	e5c0      	b.n	403bd4 <_malloc_r+0x44>
  404052:	f103 0b10 	add.w	fp, r3, #16
  404056:	e6ae      	b.n	403db6 <_malloc_r+0x226>
  404058:	2a54      	cmp	r2, #84	; 0x54
  40405a:	d829      	bhi.n	4040b0 <_malloc_r+0x520>
  40405c:	0b1a      	lsrs	r2, r3, #12
  40405e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404062:	00c9      	lsls	r1, r1, #3
  404064:	326e      	adds	r2, #110	; 0x6e
  404066:	e74d      	b.n	403f04 <_malloc_r+0x374>
  404068:	4b20      	ldr	r3, [pc, #128]	; (4040ec <_malloc_r+0x55c>)
  40406a:	6819      	ldr	r1, [r3, #0]
  40406c:	4459      	add	r1, fp
  40406e:	6019      	str	r1, [r3, #0]
  404070:	e6b2      	b.n	403dd8 <_malloc_r+0x248>
  404072:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404076:	2800      	cmp	r0, #0
  404078:	f47f aeae 	bne.w	403dd8 <_malloc_r+0x248>
  40407c:	eb08 030b 	add.w	r3, r8, fp
  404080:	68ba      	ldr	r2, [r7, #8]
  404082:	f043 0301 	orr.w	r3, r3, #1
  404086:	6053      	str	r3, [r2, #4]
  404088:	e6ee      	b.n	403e68 <_malloc_r+0x2d8>
  40408a:	207f      	movs	r0, #127	; 0x7f
  40408c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404090:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404094:	e59e      	b.n	403bd4 <_malloc_r+0x44>
  404096:	f104 0108 	add.w	r1, r4, #8
  40409a:	4628      	mov	r0, r5
  40409c:	9300      	str	r3, [sp, #0]
  40409e:	f7ff fa67 	bl	403570 <_free_r>
  4040a2:	9b00      	ldr	r3, [sp, #0]
  4040a4:	6819      	ldr	r1, [r3, #0]
  4040a6:	e6df      	b.n	403e68 <_malloc_r+0x2d8>
  4040a8:	2001      	movs	r0, #1
  4040aa:	f04f 0900 	mov.w	r9, #0
  4040ae:	e6bc      	b.n	403e2a <_malloc_r+0x29a>
  4040b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4040b4:	d805      	bhi.n	4040c2 <_malloc_r+0x532>
  4040b6:	0bda      	lsrs	r2, r3, #15
  4040b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4040bc:	00c9      	lsls	r1, r1, #3
  4040be:	3277      	adds	r2, #119	; 0x77
  4040c0:	e720      	b.n	403f04 <_malloc_r+0x374>
  4040c2:	f240 5154 	movw	r1, #1364	; 0x554
  4040c6:	428a      	cmp	r2, r1
  4040c8:	d805      	bhi.n	4040d6 <_malloc_r+0x546>
  4040ca:	0c9a      	lsrs	r2, r3, #18
  4040cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4040d0:	00c9      	lsls	r1, r1, #3
  4040d2:	327c      	adds	r2, #124	; 0x7c
  4040d4:	e716      	b.n	403f04 <_malloc_r+0x374>
  4040d6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4040da:	227e      	movs	r2, #126	; 0x7e
  4040dc:	e712      	b.n	403f04 <_malloc_r+0x374>
  4040de:	687b      	ldr	r3, [r7, #4]
  4040e0:	e780      	b.n	403fe4 <_malloc_r+0x454>
  4040e2:	08f0      	lsrs	r0, r6, #3
  4040e4:	f106 0308 	add.w	r3, r6, #8
  4040e8:	e600      	b.n	403cec <_malloc_r+0x15c>
  4040ea:	bf00      	nop
  4040ec:	204066c0 	.word	0x204066c0

004040f0 <memchr>:
  4040f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4040f4:	2a10      	cmp	r2, #16
  4040f6:	db2b      	blt.n	404150 <memchr+0x60>
  4040f8:	f010 0f07 	tst.w	r0, #7
  4040fc:	d008      	beq.n	404110 <memchr+0x20>
  4040fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404102:	3a01      	subs	r2, #1
  404104:	428b      	cmp	r3, r1
  404106:	d02d      	beq.n	404164 <memchr+0x74>
  404108:	f010 0f07 	tst.w	r0, #7
  40410c:	b342      	cbz	r2, 404160 <memchr+0x70>
  40410e:	d1f6      	bne.n	4040fe <memchr+0xe>
  404110:	b4f0      	push	{r4, r5, r6, r7}
  404112:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404116:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40411a:	f022 0407 	bic.w	r4, r2, #7
  40411e:	f07f 0700 	mvns.w	r7, #0
  404122:	2300      	movs	r3, #0
  404124:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404128:	3c08      	subs	r4, #8
  40412a:	ea85 0501 	eor.w	r5, r5, r1
  40412e:	ea86 0601 	eor.w	r6, r6, r1
  404132:	fa85 f547 	uadd8	r5, r5, r7
  404136:	faa3 f587 	sel	r5, r3, r7
  40413a:	fa86 f647 	uadd8	r6, r6, r7
  40413e:	faa5 f687 	sel	r6, r5, r7
  404142:	b98e      	cbnz	r6, 404168 <memchr+0x78>
  404144:	d1ee      	bne.n	404124 <memchr+0x34>
  404146:	bcf0      	pop	{r4, r5, r6, r7}
  404148:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40414c:	f002 0207 	and.w	r2, r2, #7
  404150:	b132      	cbz	r2, 404160 <memchr+0x70>
  404152:	f810 3b01 	ldrb.w	r3, [r0], #1
  404156:	3a01      	subs	r2, #1
  404158:	ea83 0301 	eor.w	r3, r3, r1
  40415c:	b113      	cbz	r3, 404164 <memchr+0x74>
  40415e:	d1f8      	bne.n	404152 <memchr+0x62>
  404160:	2000      	movs	r0, #0
  404162:	4770      	bx	lr
  404164:	3801      	subs	r0, #1
  404166:	4770      	bx	lr
  404168:	2d00      	cmp	r5, #0
  40416a:	bf06      	itte	eq
  40416c:	4635      	moveq	r5, r6
  40416e:	3803      	subeq	r0, #3
  404170:	3807      	subne	r0, #7
  404172:	f015 0f01 	tst.w	r5, #1
  404176:	d107      	bne.n	404188 <memchr+0x98>
  404178:	3001      	adds	r0, #1
  40417a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40417e:	bf02      	ittt	eq
  404180:	3001      	addeq	r0, #1
  404182:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404186:	3001      	addeq	r0, #1
  404188:	bcf0      	pop	{r4, r5, r6, r7}
  40418a:	3801      	subs	r0, #1
  40418c:	4770      	bx	lr
  40418e:	bf00      	nop

00404190 <memmove>:
  404190:	4288      	cmp	r0, r1
  404192:	b5f0      	push	{r4, r5, r6, r7, lr}
  404194:	d90d      	bls.n	4041b2 <memmove+0x22>
  404196:	188b      	adds	r3, r1, r2
  404198:	4298      	cmp	r0, r3
  40419a:	d20a      	bcs.n	4041b2 <memmove+0x22>
  40419c:	1884      	adds	r4, r0, r2
  40419e:	2a00      	cmp	r2, #0
  4041a0:	d051      	beq.n	404246 <memmove+0xb6>
  4041a2:	4622      	mov	r2, r4
  4041a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4041a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4041ac:	4299      	cmp	r1, r3
  4041ae:	d1f9      	bne.n	4041a4 <memmove+0x14>
  4041b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4041b2:	2a0f      	cmp	r2, #15
  4041b4:	d948      	bls.n	404248 <memmove+0xb8>
  4041b6:	ea41 0300 	orr.w	r3, r1, r0
  4041ba:	079b      	lsls	r3, r3, #30
  4041bc:	d146      	bne.n	40424c <memmove+0xbc>
  4041be:	f100 0410 	add.w	r4, r0, #16
  4041c2:	f101 0310 	add.w	r3, r1, #16
  4041c6:	4615      	mov	r5, r2
  4041c8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4041cc:	f844 6c10 	str.w	r6, [r4, #-16]
  4041d0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4041d4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4041d8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4041dc:	f844 6c08 	str.w	r6, [r4, #-8]
  4041e0:	3d10      	subs	r5, #16
  4041e2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4041e6:	f844 6c04 	str.w	r6, [r4, #-4]
  4041ea:	2d0f      	cmp	r5, #15
  4041ec:	f103 0310 	add.w	r3, r3, #16
  4041f0:	f104 0410 	add.w	r4, r4, #16
  4041f4:	d8e8      	bhi.n	4041c8 <memmove+0x38>
  4041f6:	f1a2 0310 	sub.w	r3, r2, #16
  4041fa:	f023 030f 	bic.w	r3, r3, #15
  4041fe:	f002 0e0f 	and.w	lr, r2, #15
  404202:	3310      	adds	r3, #16
  404204:	f1be 0f03 	cmp.w	lr, #3
  404208:	4419      	add	r1, r3
  40420a:	4403      	add	r3, r0
  40420c:	d921      	bls.n	404252 <memmove+0xc2>
  40420e:	1f1e      	subs	r6, r3, #4
  404210:	460d      	mov	r5, r1
  404212:	4674      	mov	r4, lr
  404214:	3c04      	subs	r4, #4
  404216:	f855 7b04 	ldr.w	r7, [r5], #4
  40421a:	f846 7f04 	str.w	r7, [r6, #4]!
  40421e:	2c03      	cmp	r4, #3
  404220:	d8f8      	bhi.n	404214 <memmove+0x84>
  404222:	f1ae 0404 	sub.w	r4, lr, #4
  404226:	f024 0403 	bic.w	r4, r4, #3
  40422a:	3404      	adds	r4, #4
  40422c:	4421      	add	r1, r4
  40422e:	4423      	add	r3, r4
  404230:	f002 0203 	and.w	r2, r2, #3
  404234:	b162      	cbz	r2, 404250 <memmove+0xc0>
  404236:	3b01      	subs	r3, #1
  404238:	440a      	add	r2, r1
  40423a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40423e:	f803 4f01 	strb.w	r4, [r3, #1]!
  404242:	428a      	cmp	r2, r1
  404244:	d1f9      	bne.n	40423a <memmove+0xaa>
  404246:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404248:	4603      	mov	r3, r0
  40424a:	e7f3      	b.n	404234 <memmove+0xa4>
  40424c:	4603      	mov	r3, r0
  40424e:	e7f2      	b.n	404236 <memmove+0xa6>
  404250:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404252:	4672      	mov	r2, lr
  404254:	e7ee      	b.n	404234 <memmove+0xa4>
  404256:	bf00      	nop

00404258 <__malloc_lock>:
  404258:	4801      	ldr	r0, [pc, #4]	; (404260 <__malloc_lock+0x8>)
  40425a:	f7ff bc15 	b.w	403a88 <__retarget_lock_acquire_recursive>
  40425e:	bf00      	nop
  404260:	20406798 	.word	0x20406798

00404264 <__malloc_unlock>:
  404264:	4801      	ldr	r0, [pc, #4]	; (40426c <__malloc_unlock+0x8>)
  404266:	f7ff bc11 	b.w	403a8c <__retarget_lock_release_recursive>
  40426a:	bf00      	nop
  40426c:	20406798 	.word	0x20406798

00404270 <_realloc_r>:
  404270:	2900      	cmp	r1, #0
  404272:	f000 8095 	beq.w	4043a0 <_realloc_r+0x130>
  404276:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40427a:	460d      	mov	r5, r1
  40427c:	4616      	mov	r6, r2
  40427e:	b083      	sub	sp, #12
  404280:	4680      	mov	r8, r0
  404282:	f106 070b 	add.w	r7, r6, #11
  404286:	f7ff ffe7 	bl	404258 <__malloc_lock>
  40428a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40428e:	2f16      	cmp	r7, #22
  404290:	f02e 0403 	bic.w	r4, lr, #3
  404294:	f1a5 0908 	sub.w	r9, r5, #8
  404298:	d83c      	bhi.n	404314 <_realloc_r+0xa4>
  40429a:	2210      	movs	r2, #16
  40429c:	4617      	mov	r7, r2
  40429e:	42be      	cmp	r6, r7
  4042a0:	d83d      	bhi.n	40431e <_realloc_r+0xae>
  4042a2:	4294      	cmp	r4, r2
  4042a4:	da43      	bge.n	40432e <_realloc_r+0xbe>
  4042a6:	4bc4      	ldr	r3, [pc, #784]	; (4045b8 <_realloc_r+0x348>)
  4042a8:	6899      	ldr	r1, [r3, #8]
  4042aa:	eb09 0004 	add.w	r0, r9, r4
  4042ae:	4288      	cmp	r0, r1
  4042b0:	f000 80b4 	beq.w	40441c <_realloc_r+0x1ac>
  4042b4:	6843      	ldr	r3, [r0, #4]
  4042b6:	f023 0101 	bic.w	r1, r3, #1
  4042ba:	4401      	add	r1, r0
  4042bc:	6849      	ldr	r1, [r1, #4]
  4042be:	07c9      	lsls	r1, r1, #31
  4042c0:	d54c      	bpl.n	40435c <_realloc_r+0xec>
  4042c2:	f01e 0f01 	tst.w	lr, #1
  4042c6:	f000 809b 	beq.w	404400 <_realloc_r+0x190>
  4042ca:	4631      	mov	r1, r6
  4042cc:	4640      	mov	r0, r8
  4042ce:	f7ff fc5f 	bl	403b90 <_malloc_r>
  4042d2:	4606      	mov	r6, r0
  4042d4:	2800      	cmp	r0, #0
  4042d6:	d03a      	beq.n	40434e <_realloc_r+0xde>
  4042d8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4042dc:	f023 0301 	bic.w	r3, r3, #1
  4042e0:	444b      	add	r3, r9
  4042e2:	f1a0 0208 	sub.w	r2, r0, #8
  4042e6:	429a      	cmp	r2, r3
  4042e8:	f000 8121 	beq.w	40452e <_realloc_r+0x2be>
  4042ec:	1f22      	subs	r2, r4, #4
  4042ee:	2a24      	cmp	r2, #36	; 0x24
  4042f0:	f200 8107 	bhi.w	404502 <_realloc_r+0x292>
  4042f4:	2a13      	cmp	r2, #19
  4042f6:	f200 80db 	bhi.w	4044b0 <_realloc_r+0x240>
  4042fa:	4603      	mov	r3, r0
  4042fc:	462a      	mov	r2, r5
  4042fe:	6811      	ldr	r1, [r2, #0]
  404300:	6019      	str	r1, [r3, #0]
  404302:	6851      	ldr	r1, [r2, #4]
  404304:	6059      	str	r1, [r3, #4]
  404306:	6892      	ldr	r2, [r2, #8]
  404308:	609a      	str	r2, [r3, #8]
  40430a:	4629      	mov	r1, r5
  40430c:	4640      	mov	r0, r8
  40430e:	f7ff f92f 	bl	403570 <_free_r>
  404312:	e01c      	b.n	40434e <_realloc_r+0xde>
  404314:	f027 0707 	bic.w	r7, r7, #7
  404318:	2f00      	cmp	r7, #0
  40431a:	463a      	mov	r2, r7
  40431c:	dabf      	bge.n	40429e <_realloc_r+0x2e>
  40431e:	2600      	movs	r6, #0
  404320:	230c      	movs	r3, #12
  404322:	4630      	mov	r0, r6
  404324:	f8c8 3000 	str.w	r3, [r8]
  404328:	b003      	add	sp, #12
  40432a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40432e:	462e      	mov	r6, r5
  404330:	1be3      	subs	r3, r4, r7
  404332:	2b0f      	cmp	r3, #15
  404334:	d81e      	bhi.n	404374 <_realloc_r+0x104>
  404336:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40433a:	f003 0301 	and.w	r3, r3, #1
  40433e:	4323      	orrs	r3, r4
  404340:	444c      	add	r4, r9
  404342:	f8c9 3004 	str.w	r3, [r9, #4]
  404346:	6863      	ldr	r3, [r4, #4]
  404348:	f043 0301 	orr.w	r3, r3, #1
  40434c:	6063      	str	r3, [r4, #4]
  40434e:	4640      	mov	r0, r8
  404350:	f7ff ff88 	bl	404264 <__malloc_unlock>
  404354:	4630      	mov	r0, r6
  404356:	b003      	add	sp, #12
  404358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40435c:	f023 0303 	bic.w	r3, r3, #3
  404360:	18e1      	adds	r1, r4, r3
  404362:	4291      	cmp	r1, r2
  404364:	db1f      	blt.n	4043a6 <_realloc_r+0x136>
  404366:	68c3      	ldr	r3, [r0, #12]
  404368:	6882      	ldr	r2, [r0, #8]
  40436a:	462e      	mov	r6, r5
  40436c:	60d3      	str	r3, [r2, #12]
  40436e:	460c      	mov	r4, r1
  404370:	609a      	str	r2, [r3, #8]
  404372:	e7dd      	b.n	404330 <_realloc_r+0xc0>
  404374:	f8d9 2004 	ldr.w	r2, [r9, #4]
  404378:	eb09 0107 	add.w	r1, r9, r7
  40437c:	f002 0201 	and.w	r2, r2, #1
  404380:	444c      	add	r4, r9
  404382:	f043 0301 	orr.w	r3, r3, #1
  404386:	4317      	orrs	r7, r2
  404388:	f8c9 7004 	str.w	r7, [r9, #4]
  40438c:	604b      	str	r3, [r1, #4]
  40438e:	6863      	ldr	r3, [r4, #4]
  404390:	f043 0301 	orr.w	r3, r3, #1
  404394:	3108      	adds	r1, #8
  404396:	6063      	str	r3, [r4, #4]
  404398:	4640      	mov	r0, r8
  40439a:	f7ff f8e9 	bl	403570 <_free_r>
  40439e:	e7d6      	b.n	40434e <_realloc_r+0xde>
  4043a0:	4611      	mov	r1, r2
  4043a2:	f7ff bbf5 	b.w	403b90 <_malloc_r>
  4043a6:	f01e 0f01 	tst.w	lr, #1
  4043aa:	d18e      	bne.n	4042ca <_realloc_r+0x5a>
  4043ac:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4043b0:	eba9 0a01 	sub.w	sl, r9, r1
  4043b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4043b8:	f021 0103 	bic.w	r1, r1, #3
  4043bc:	440b      	add	r3, r1
  4043be:	4423      	add	r3, r4
  4043c0:	4293      	cmp	r3, r2
  4043c2:	db25      	blt.n	404410 <_realloc_r+0x1a0>
  4043c4:	68c2      	ldr	r2, [r0, #12]
  4043c6:	6881      	ldr	r1, [r0, #8]
  4043c8:	4656      	mov	r6, sl
  4043ca:	60ca      	str	r2, [r1, #12]
  4043cc:	6091      	str	r1, [r2, #8]
  4043ce:	f8da 100c 	ldr.w	r1, [sl, #12]
  4043d2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4043d6:	1f22      	subs	r2, r4, #4
  4043d8:	2a24      	cmp	r2, #36	; 0x24
  4043da:	60c1      	str	r1, [r0, #12]
  4043dc:	6088      	str	r0, [r1, #8]
  4043de:	f200 8094 	bhi.w	40450a <_realloc_r+0x29a>
  4043e2:	2a13      	cmp	r2, #19
  4043e4:	d96f      	bls.n	4044c6 <_realloc_r+0x256>
  4043e6:	6829      	ldr	r1, [r5, #0]
  4043e8:	f8ca 1008 	str.w	r1, [sl, #8]
  4043ec:	6869      	ldr	r1, [r5, #4]
  4043ee:	f8ca 100c 	str.w	r1, [sl, #12]
  4043f2:	2a1b      	cmp	r2, #27
  4043f4:	f200 80a2 	bhi.w	40453c <_realloc_r+0x2cc>
  4043f8:	3508      	adds	r5, #8
  4043fa:	f10a 0210 	add.w	r2, sl, #16
  4043fe:	e063      	b.n	4044c8 <_realloc_r+0x258>
  404400:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404404:	eba9 0a03 	sub.w	sl, r9, r3
  404408:	f8da 1004 	ldr.w	r1, [sl, #4]
  40440c:	f021 0103 	bic.w	r1, r1, #3
  404410:	1863      	adds	r3, r4, r1
  404412:	4293      	cmp	r3, r2
  404414:	f6ff af59 	blt.w	4042ca <_realloc_r+0x5a>
  404418:	4656      	mov	r6, sl
  40441a:	e7d8      	b.n	4043ce <_realloc_r+0x15e>
  40441c:	6841      	ldr	r1, [r0, #4]
  40441e:	f021 0b03 	bic.w	fp, r1, #3
  404422:	44a3      	add	fp, r4
  404424:	f107 0010 	add.w	r0, r7, #16
  404428:	4583      	cmp	fp, r0
  40442a:	da56      	bge.n	4044da <_realloc_r+0x26a>
  40442c:	f01e 0f01 	tst.w	lr, #1
  404430:	f47f af4b 	bne.w	4042ca <_realloc_r+0x5a>
  404434:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404438:	eba9 0a01 	sub.w	sl, r9, r1
  40443c:	f8da 1004 	ldr.w	r1, [sl, #4]
  404440:	f021 0103 	bic.w	r1, r1, #3
  404444:	448b      	add	fp, r1
  404446:	4558      	cmp	r0, fp
  404448:	dce2      	bgt.n	404410 <_realloc_r+0x1a0>
  40444a:	4656      	mov	r6, sl
  40444c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404450:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404454:	1f22      	subs	r2, r4, #4
  404456:	2a24      	cmp	r2, #36	; 0x24
  404458:	60c1      	str	r1, [r0, #12]
  40445a:	6088      	str	r0, [r1, #8]
  40445c:	f200 808f 	bhi.w	40457e <_realloc_r+0x30e>
  404460:	2a13      	cmp	r2, #19
  404462:	f240 808a 	bls.w	40457a <_realloc_r+0x30a>
  404466:	6829      	ldr	r1, [r5, #0]
  404468:	f8ca 1008 	str.w	r1, [sl, #8]
  40446c:	6869      	ldr	r1, [r5, #4]
  40446e:	f8ca 100c 	str.w	r1, [sl, #12]
  404472:	2a1b      	cmp	r2, #27
  404474:	f200 808a 	bhi.w	40458c <_realloc_r+0x31c>
  404478:	3508      	adds	r5, #8
  40447a:	f10a 0210 	add.w	r2, sl, #16
  40447e:	6829      	ldr	r1, [r5, #0]
  404480:	6011      	str	r1, [r2, #0]
  404482:	6869      	ldr	r1, [r5, #4]
  404484:	6051      	str	r1, [r2, #4]
  404486:	68a9      	ldr	r1, [r5, #8]
  404488:	6091      	str	r1, [r2, #8]
  40448a:	eb0a 0107 	add.w	r1, sl, r7
  40448e:	ebab 0207 	sub.w	r2, fp, r7
  404492:	f042 0201 	orr.w	r2, r2, #1
  404496:	6099      	str	r1, [r3, #8]
  404498:	604a      	str	r2, [r1, #4]
  40449a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40449e:	f003 0301 	and.w	r3, r3, #1
  4044a2:	431f      	orrs	r7, r3
  4044a4:	4640      	mov	r0, r8
  4044a6:	f8ca 7004 	str.w	r7, [sl, #4]
  4044aa:	f7ff fedb 	bl	404264 <__malloc_unlock>
  4044ae:	e751      	b.n	404354 <_realloc_r+0xe4>
  4044b0:	682b      	ldr	r3, [r5, #0]
  4044b2:	6003      	str	r3, [r0, #0]
  4044b4:	686b      	ldr	r3, [r5, #4]
  4044b6:	6043      	str	r3, [r0, #4]
  4044b8:	2a1b      	cmp	r2, #27
  4044ba:	d82d      	bhi.n	404518 <_realloc_r+0x2a8>
  4044bc:	f100 0308 	add.w	r3, r0, #8
  4044c0:	f105 0208 	add.w	r2, r5, #8
  4044c4:	e71b      	b.n	4042fe <_realloc_r+0x8e>
  4044c6:	4632      	mov	r2, r6
  4044c8:	6829      	ldr	r1, [r5, #0]
  4044ca:	6011      	str	r1, [r2, #0]
  4044cc:	6869      	ldr	r1, [r5, #4]
  4044ce:	6051      	str	r1, [r2, #4]
  4044d0:	68a9      	ldr	r1, [r5, #8]
  4044d2:	6091      	str	r1, [r2, #8]
  4044d4:	461c      	mov	r4, r3
  4044d6:	46d1      	mov	r9, sl
  4044d8:	e72a      	b.n	404330 <_realloc_r+0xc0>
  4044da:	eb09 0107 	add.w	r1, r9, r7
  4044de:	ebab 0b07 	sub.w	fp, fp, r7
  4044e2:	f04b 0201 	orr.w	r2, fp, #1
  4044e6:	6099      	str	r1, [r3, #8]
  4044e8:	604a      	str	r2, [r1, #4]
  4044ea:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4044ee:	f003 0301 	and.w	r3, r3, #1
  4044f2:	431f      	orrs	r7, r3
  4044f4:	4640      	mov	r0, r8
  4044f6:	f845 7c04 	str.w	r7, [r5, #-4]
  4044fa:	f7ff feb3 	bl	404264 <__malloc_unlock>
  4044fe:	462e      	mov	r6, r5
  404500:	e728      	b.n	404354 <_realloc_r+0xe4>
  404502:	4629      	mov	r1, r5
  404504:	f7ff fe44 	bl	404190 <memmove>
  404508:	e6ff      	b.n	40430a <_realloc_r+0x9a>
  40450a:	4629      	mov	r1, r5
  40450c:	4630      	mov	r0, r6
  40450e:	461c      	mov	r4, r3
  404510:	46d1      	mov	r9, sl
  404512:	f7ff fe3d 	bl	404190 <memmove>
  404516:	e70b      	b.n	404330 <_realloc_r+0xc0>
  404518:	68ab      	ldr	r3, [r5, #8]
  40451a:	6083      	str	r3, [r0, #8]
  40451c:	68eb      	ldr	r3, [r5, #12]
  40451e:	60c3      	str	r3, [r0, #12]
  404520:	2a24      	cmp	r2, #36	; 0x24
  404522:	d017      	beq.n	404554 <_realloc_r+0x2e4>
  404524:	f100 0310 	add.w	r3, r0, #16
  404528:	f105 0210 	add.w	r2, r5, #16
  40452c:	e6e7      	b.n	4042fe <_realloc_r+0x8e>
  40452e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404532:	f023 0303 	bic.w	r3, r3, #3
  404536:	441c      	add	r4, r3
  404538:	462e      	mov	r6, r5
  40453a:	e6f9      	b.n	404330 <_realloc_r+0xc0>
  40453c:	68a9      	ldr	r1, [r5, #8]
  40453e:	f8ca 1010 	str.w	r1, [sl, #16]
  404542:	68e9      	ldr	r1, [r5, #12]
  404544:	f8ca 1014 	str.w	r1, [sl, #20]
  404548:	2a24      	cmp	r2, #36	; 0x24
  40454a:	d00c      	beq.n	404566 <_realloc_r+0x2f6>
  40454c:	3510      	adds	r5, #16
  40454e:	f10a 0218 	add.w	r2, sl, #24
  404552:	e7b9      	b.n	4044c8 <_realloc_r+0x258>
  404554:	692b      	ldr	r3, [r5, #16]
  404556:	6103      	str	r3, [r0, #16]
  404558:	696b      	ldr	r3, [r5, #20]
  40455a:	6143      	str	r3, [r0, #20]
  40455c:	f105 0218 	add.w	r2, r5, #24
  404560:	f100 0318 	add.w	r3, r0, #24
  404564:	e6cb      	b.n	4042fe <_realloc_r+0x8e>
  404566:	692a      	ldr	r2, [r5, #16]
  404568:	f8ca 2018 	str.w	r2, [sl, #24]
  40456c:	696a      	ldr	r2, [r5, #20]
  40456e:	f8ca 201c 	str.w	r2, [sl, #28]
  404572:	3518      	adds	r5, #24
  404574:	f10a 0220 	add.w	r2, sl, #32
  404578:	e7a6      	b.n	4044c8 <_realloc_r+0x258>
  40457a:	4632      	mov	r2, r6
  40457c:	e77f      	b.n	40447e <_realloc_r+0x20e>
  40457e:	4629      	mov	r1, r5
  404580:	4630      	mov	r0, r6
  404582:	9301      	str	r3, [sp, #4]
  404584:	f7ff fe04 	bl	404190 <memmove>
  404588:	9b01      	ldr	r3, [sp, #4]
  40458a:	e77e      	b.n	40448a <_realloc_r+0x21a>
  40458c:	68a9      	ldr	r1, [r5, #8]
  40458e:	f8ca 1010 	str.w	r1, [sl, #16]
  404592:	68e9      	ldr	r1, [r5, #12]
  404594:	f8ca 1014 	str.w	r1, [sl, #20]
  404598:	2a24      	cmp	r2, #36	; 0x24
  40459a:	d003      	beq.n	4045a4 <_realloc_r+0x334>
  40459c:	3510      	adds	r5, #16
  40459e:	f10a 0218 	add.w	r2, sl, #24
  4045a2:	e76c      	b.n	40447e <_realloc_r+0x20e>
  4045a4:	692a      	ldr	r2, [r5, #16]
  4045a6:	f8ca 2018 	str.w	r2, [sl, #24]
  4045aa:	696a      	ldr	r2, [r5, #20]
  4045ac:	f8ca 201c 	str.w	r2, [sl, #28]
  4045b0:	3518      	adds	r5, #24
  4045b2:	f10a 0220 	add.w	r2, sl, #32
  4045b6:	e762      	b.n	40447e <_realloc_r+0x20e>
  4045b8:	20400454 	.word	0x20400454

004045bc <_sbrk_r>:
  4045bc:	b538      	push	{r3, r4, r5, lr}
  4045be:	4c07      	ldr	r4, [pc, #28]	; (4045dc <_sbrk_r+0x20>)
  4045c0:	2300      	movs	r3, #0
  4045c2:	4605      	mov	r5, r0
  4045c4:	4608      	mov	r0, r1
  4045c6:	6023      	str	r3, [r4, #0]
  4045c8:	f7fe fb16 	bl	402bf8 <_sbrk>
  4045cc:	1c43      	adds	r3, r0, #1
  4045ce:	d000      	beq.n	4045d2 <_sbrk_r+0x16>
  4045d0:	bd38      	pop	{r3, r4, r5, pc}
  4045d2:	6823      	ldr	r3, [r4, #0]
  4045d4:	2b00      	cmp	r3, #0
  4045d6:	d0fb      	beq.n	4045d0 <_sbrk_r+0x14>
  4045d8:	602b      	str	r3, [r5, #0]
  4045da:	bd38      	pop	{r3, r4, r5, pc}
  4045dc:	204067ac 	.word	0x204067ac

004045e0 <__sread>:
  4045e0:	b510      	push	{r4, lr}
  4045e2:	460c      	mov	r4, r1
  4045e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4045e8:	f000 f9ca 	bl	404980 <_read_r>
  4045ec:	2800      	cmp	r0, #0
  4045ee:	db03      	blt.n	4045f8 <__sread+0x18>
  4045f0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4045f2:	4403      	add	r3, r0
  4045f4:	6523      	str	r3, [r4, #80]	; 0x50
  4045f6:	bd10      	pop	{r4, pc}
  4045f8:	89a3      	ldrh	r3, [r4, #12]
  4045fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4045fe:	81a3      	strh	r3, [r4, #12]
  404600:	bd10      	pop	{r4, pc}
  404602:	bf00      	nop

00404604 <__swrite>:
  404604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404608:	4616      	mov	r6, r2
  40460a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40460e:	461f      	mov	r7, r3
  404610:	05d3      	lsls	r3, r2, #23
  404612:	460c      	mov	r4, r1
  404614:	4605      	mov	r5, r0
  404616:	d507      	bpl.n	404628 <__swrite+0x24>
  404618:	2200      	movs	r2, #0
  40461a:	2302      	movs	r3, #2
  40461c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404620:	f000 f998 	bl	404954 <_lseek_r>
  404624:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404628:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40462c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404630:	81a2      	strh	r2, [r4, #12]
  404632:	463b      	mov	r3, r7
  404634:	4632      	mov	r2, r6
  404636:	4628      	mov	r0, r5
  404638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40463c:	f000 b814 	b.w	404668 <_write_r>

00404640 <__sseek>:
  404640:	b510      	push	{r4, lr}
  404642:	460c      	mov	r4, r1
  404644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404648:	f000 f984 	bl	404954 <_lseek_r>
  40464c:	89a3      	ldrh	r3, [r4, #12]
  40464e:	1c42      	adds	r2, r0, #1
  404650:	bf0e      	itee	eq
  404652:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404656:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40465a:	6520      	strne	r0, [r4, #80]	; 0x50
  40465c:	81a3      	strh	r3, [r4, #12]
  40465e:	bd10      	pop	{r4, pc}

00404660 <__sclose>:
  404660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404664:	f000 b8dc 	b.w	404820 <_close_r>

00404668 <_write_r>:
  404668:	b570      	push	{r4, r5, r6, lr}
  40466a:	460d      	mov	r5, r1
  40466c:	4c08      	ldr	r4, [pc, #32]	; (404690 <_write_r+0x28>)
  40466e:	4611      	mov	r1, r2
  404670:	4606      	mov	r6, r0
  404672:	461a      	mov	r2, r3
  404674:	4628      	mov	r0, r5
  404676:	2300      	movs	r3, #0
  404678:	6023      	str	r3, [r4, #0]
  40467a:	f7fc fdd7 	bl	40122c <_write>
  40467e:	1c43      	adds	r3, r0, #1
  404680:	d000      	beq.n	404684 <_write_r+0x1c>
  404682:	bd70      	pop	{r4, r5, r6, pc}
  404684:	6823      	ldr	r3, [r4, #0]
  404686:	2b00      	cmp	r3, #0
  404688:	d0fb      	beq.n	404682 <_write_r+0x1a>
  40468a:	6033      	str	r3, [r6, #0]
  40468c:	bd70      	pop	{r4, r5, r6, pc}
  40468e:	bf00      	nop
  404690:	204067ac 	.word	0x204067ac

00404694 <__swsetup_r>:
  404694:	b538      	push	{r3, r4, r5, lr}
  404696:	4b30      	ldr	r3, [pc, #192]	; (404758 <__swsetup_r+0xc4>)
  404698:	681b      	ldr	r3, [r3, #0]
  40469a:	4605      	mov	r5, r0
  40469c:	460c      	mov	r4, r1
  40469e:	b113      	cbz	r3, 4046a6 <__swsetup_r+0x12>
  4046a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4046a2:	2a00      	cmp	r2, #0
  4046a4:	d038      	beq.n	404718 <__swsetup_r+0x84>
  4046a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4046aa:	b293      	uxth	r3, r2
  4046ac:	0718      	lsls	r0, r3, #28
  4046ae:	d50c      	bpl.n	4046ca <__swsetup_r+0x36>
  4046b0:	6920      	ldr	r0, [r4, #16]
  4046b2:	b1a8      	cbz	r0, 4046e0 <__swsetup_r+0x4c>
  4046b4:	f013 0201 	ands.w	r2, r3, #1
  4046b8:	d01e      	beq.n	4046f8 <__swsetup_r+0x64>
  4046ba:	6963      	ldr	r3, [r4, #20]
  4046bc:	2200      	movs	r2, #0
  4046be:	425b      	negs	r3, r3
  4046c0:	61a3      	str	r3, [r4, #24]
  4046c2:	60a2      	str	r2, [r4, #8]
  4046c4:	b1f0      	cbz	r0, 404704 <__swsetup_r+0x70>
  4046c6:	2000      	movs	r0, #0
  4046c8:	bd38      	pop	{r3, r4, r5, pc}
  4046ca:	06d9      	lsls	r1, r3, #27
  4046cc:	d53c      	bpl.n	404748 <__swsetup_r+0xb4>
  4046ce:	0758      	lsls	r0, r3, #29
  4046d0:	d426      	bmi.n	404720 <__swsetup_r+0x8c>
  4046d2:	6920      	ldr	r0, [r4, #16]
  4046d4:	f042 0308 	orr.w	r3, r2, #8
  4046d8:	81a3      	strh	r3, [r4, #12]
  4046da:	b29b      	uxth	r3, r3
  4046dc:	2800      	cmp	r0, #0
  4046de:	d1e9      	bne.n	4046b4 <__swsetup_r+0x20>
  4046e0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4046e4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4046e8:	d0e4      	beq.n	4046b4 <__swsetup_r+0x20>
  4046ea:	4628      	mov	r0, r5
  4046ec:	4621      	mov	r1, r4
  4046ee:	f7ff f9fd 	bl	403aec <__smakebuf_r>
  4046f2:	89a3      	ldrh	r3, [r4, #12]
  4046f4:	6920      	ldr	r0, [r4, #16]
  4046f6:	e7dd      	b.n	4046b4 <__swsetup_r+0x20>
  4046f8:	0799      	lsls	r1, r3, #30
  4046fa:	bf58      	it	pl
  4046fc:	6962      	ldrpl	r2, [r4, #20]
  4046fe:	60a2      	str	r2, [r4, #8]
  404700:	2800      	cmp	r0, #0
  404702:	d1e0      	bne.n	4046c6 <__swsetup_r+0x32>
  404704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404708:	061a      	lsls	r2, r3, #24
  40470a:	d5dd      	bpl.n	4046c8 <__swsetup_r+0x34>
  40470c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404710:	81a3      	strh	r3, [r4, #12]
  404712:	f04f 30ff 	mov.w	r0, #4294967295
  404716:	bd38      	pop	{r3, r4, r5, pc}
  404718:	4618      	mov	r0, r3
  40471a:	f7fe fe87 	bl	40342c <__sinit>
  40471e:	e7c2      	b.n	4046a6 <__swsetup_r+0x12>
  404720:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404722:	b151      	cbz	r1, 40473a <__swsetup_r+0xa6>
  404724:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404728:	4299      	cmp	r1, r3
  40472a:	d004      	beq.n	404736 <__swsetup_r+0xa2>
  40472c:	4628      	mov	r0, r5
  40472e:	f7fe ff1f 	bl	403570 <_free_r>
  404732:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404736:	2300      	movs	r3, #0
  404738:	6323      	str	r3, [r4, #48]	; 0x30
  40473a:	2300      	movs	r3, #0
  40473c:	6920      	ldr	r0, [r4, #16]
  40473e:	6063      	str	r3, [r4, #4]
  404740:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404744:	6020      	str	r0, [r4, #0]
  404746:	e7c5      	b.n	4046d4 <__swsetup_r+0x40>
  404748:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40474c:	2309      	movs	r3, #9
  40474e:	602b      	str	r3, [r5, #0]
  404750:	f04f 30ff 	mov.w	r0, #4294967295
  404754:	81a2      	strh	r2, [r4, #12]
  404756:	bd38      	pop	{r3, r4, r5, pc}
  404758:	20400020 	.word	0x20400020

0040475c <__register_exitproc>:
  40475c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404760:	4d2c      	ldr	r5, [pc, #176]	; (404814 <__register_exitproc+0xb8>)
  404762:	4606      	mov	r6, r0
  404764:	6828      	ldr	r0, [r5, #0]
  404766:	4698      	mov	r8, r3
  404768:	460f      	mov	r7, r1
  40476a:	4691      	mov	r9, r2
  40476c:	f7ff f98c 	bl	403a88 <__retarget_lock_acquire_recursive>
  404770:	4b29      	ldr	r3, [pc, #164]	; (404818 <__register_exitproc+0xbc>)
  404772:	681c      	ldr	r4, [r3, #0]
  404774:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404778:	2b00      	cmp	r3, #0
  40477a:	d03e      	beq.n	4047fa <__register_exitproc+0x9e>
  40477c:	685a      	ldr	r2, [r3, #4]
  40477e:	2a1f      	cmp	r2, #31
  404780:	dc1c      	bgt.n	4047bc <__register_exitproc+0x60>
  404782:	f102 0e01 	add.w	lr, r2, #1
  404786:	b176      	cbz	r6, 4047a6 <__register_exitproc+0x4a>
  404788:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40478c:	2401      	movs	r4, #1
  40478e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404792:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404796:	4094      	lsls	r4, r2
  404798:	4320      	orrs	r0, r4
  40479a:	2e02      	cmp	r6, #2
  40479c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4047a0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4047a4:	d023      	beq.n	4047ee <__register_exitproc+0x92>
  4047a6:	3202      	adds	r2, #2
  4047a8:	f8c3 e004 	str.w	lr, [r3, #4]
  4047ac:	6828      	ldr	r0, [r5, #0]
  4047ae:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4047b2:	f7ff f96b 	bl	403a8c <__retarget_lock_release_recursive>
  4047b6:	2000      	movs	r0, #0
  4047b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047bc:	4b17      	ldr	r3, [pc, #92]	; (40481c <__register_exitproc+0xc0>)
  4047be:	b30b      	cbz	r3, 404804 <__register_exitproc+0xa8>
  4047c0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4047c4:	f7ff f9dc 	bl	403b80 <malloc>
  4047c8:	4603      	mov	r3, r0
  4047ca:	b1d8      	cbz	r0, 404804 <__register_exitproc+0xa8>
  4047cc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4047d0:	6002      	str	r2, [r0, #0]
  4047d2:	2100      	movs	r1, #0
  4047d4:	6041      	str	r1, [r0, #4]
  4047d6:	460a      	mov	r2, r1
  4047d8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4047dc:	f04f 0e01 	mov.w	lr, #1
  4047e0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4047e4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4047e8:	2e00      	cmp	r6, #0
  4047ea:	d0dc      	beq.n	4047a6 <__register_exitproc+0x4a>
  4047ec:	e7cc      	b.n	404788 <__register_exitproc+0x2c>
  4047ee:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4047f2:	430c      	orrs	r4, r1
  4047f4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4047f8:	e7d5      	b.n	4047a6 <__register_exitproc+0x4a>
  4047fa:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4047fe:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404802:	e7bb      	b.n	40477c <__register_exitproc+0x20>
  404804:	6828      	ldr	r0, [r5, #0]
  404806:	f7ff f941 	bl	403a8c <__retarget_lock_release_recursive>
  40480a:	f04f 30ff 	mov.w	r0, #4294967295
  40480e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404812:	bf00      	nop
  404814:	20400450 	.word	0x20400450
  404818:	00404a1c 	.word	0x00404a1c
  40481c:	00403b81 	.word	0x00403b81

00404820 <_close_r>:
  404820:	b538      	push	{r3, r4, r5, lr}
  404822:	4c07      	ldr	r4, [pc, #28]	; (404840 <_close_r+0x20>)
  404824:	2300      	movs	r3, #0
  404826:	4605      	mov	r5, r0
  404828:	4608      	mov	r0, r1
  40482a:	6023      	str	r3, [r4, #0]
  40482c:	f7fe fa10 	bl	402c50 <_close>
  404830:	1c43      	adds	r3, r0, #1
  404832:	d000      	beq.n	404836 <_close_r+0x16>
  404834:	bd38      	pop	{r3, r4, r5, pc}
  404836:	6823      	ldr	r3, [r4, #0]
  404838:	2b00      	cmp	r3, #0
  40483a:	d0fb      	beq.n	404834 <_close_r+0x14>
  40483c:	602b      	str	r3, [r5, #0]
  40483e:	bd38      	pop	{r3, r4, r5, pc}
  404840:	204067ac 	.word	0x204067ac

00404844 <_fclose_r>:
  404844:	b570      	push	{r4, r5, r6, lr}
  404846:	b159      	cbz	r1, 404860 <_fclose_r+0x1c>
  404848:	4605      	mov	r5, r0
  40484a:	460c      	mov	r4, r1
  40484c:	b110      	cbz	r0, 404854 <_fclose_r+0x10>
  40484e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404850:	2b00      	cmp	r3, #0
  404852:	d03c      	beq.n	4048ce <_fclose_r+0x8a>
  404854:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404856:	07d8      	lsls	r0, r3, #31
  404858:	d505      	bpl.n	404866 <_fclose_r+0x22>
  40485a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40485e:	b92b      	cbnz	r3, 40486c <_fclose_r+0x28>
  404860:	2600      	movs	r6, #0
  404862:	4630      	mov	r0, r6
  404864:	bd70      	pop	{r4, r5, r6, pc}
  404866:	89a3      	ldrh	r3, [r4, #12]
  404868:	0599      	lsls	r1, r3, #22
  40486a:	d53c      	bpl.n	4048e6 <_fclose_r+0xa2>
  40486c:	4621      	mov	r1, r4
  40486e:	4628      	mov	r0, r5
  404870:	f7fe fce4 	bl	40323c <__sflush_r>
  404874:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404876:	4606      	mov	r6, r0
  404878:	b133      	cbz	r3, 404888 <_fclose_r+0x44>
  40487a:	69e1      	ldr	r1, [r4, #28]
  40487c:	4628      	mov	r0, r5
  40487e:	4798      	blx	r3
  404880:	2800      	cmp	r0, #0
  404882:	bfb8      	it	lt
  404884:	f04f 36ff 	movlt.w	r6, #4294967295
  404888:	89a3      	ldrh	r3, [r4, #12]
  40488a:	061a      	lsls	r2, r3, #24
  40488c:	d422      	bmi.n	4048d4 <_fclose_r+0x90>
  40488e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404890:	b141      	cbz	r1, 4048a4 <_fclose_r+0x60>
  404892:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404896:	4299      	cmp	r1, r3
  404898:	d002      	beq.n	4048a0 <_fclose_r+0x5c>
  40489a:	4628      	mov	r0, r5
  40489c:	f7fe fe68 	bl	403570 <_free_r>
  4048a0:	2300      	movs	r3, #0
  4048a2:	6323      	str	r3, [r4, #48]	; 0x30
  4048a4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4048a6:	b121      	cbz	r1, 4048b2 <_fclose_r+0x6e>
  4048a8:	4628      	mov	r0, r5
  4048aa:	f7fe fe61 	bl	403570 <_free_r>
  4048ae:	2300      	movs	r3, #0
  4048b0:	6463      	str	r3, [r4, #68]	; 0x44
  4048b2:	f7fe fde7 	bl	403484 <__sfp_lock_acquire>
  4048b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4048b8:	2200      	movs	r2, #0
  4048ba:	07db      	lsls	r3, r3, #31
  4048bc:	81a2      	strh	r2, [r4, #12]
  4048be:	d50e      	bpl.n	4048de <_fclose_r+0x9a>
  4048c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4048c2:	f7ff f8df 	bl	403a84 <__retarget_lock_close_recursive>
  4048c6:	f7fe fde3 	bl	403490 <__sfp_lock_release>
  4048ca:	4630      	mov	r0, r6
  4048cc:	bd70      	pop	{r4, r5, r6, pc}
  4048ce:	f7fe fdad 	bl	40342c <__sinit>
  4048d2:	e7bf      	b.n	404854 <_fclose_r+0x10>
  4048d4:	6921      	ldr	r1, [r4, #16]
  4048d6:	4628      	mov	r0, r5
  4048d8:	f7fe fe4a 	bl	403570 <_free_r>
  4048dc:	e7d7      	b.n	40488e <_fclose_r+0x4a>
  4048de:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4048e0:	f7ff f8d4 	bl	403a8c <__retarget_lock_release_recursive>
  4048e4:	e7ec      	b.n	4048c0 <_fclose_r+0x7c>
  4048e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4048e8:	f7ff f8ce 	bl	403a88 <__retarget_lock_acquire_recursive>
  4048ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048f0:	2b00      	cmp	r3, #0
  4048f2:	d1bb      	bne.n	40486c <_fclose_r+0x28>
  4048f4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4048f6:	f016 0601 	ands.w	r6, r6, #1
  4048fa:	d1b1      	bne.n	404860 <_fclose_r+0x1c>
  4048fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4048fe:	f7ff f8c5 	bl	403a8c <__retarget_lock_release_recursive>
  404902:	4630      	mov	r0, r6
  404904:	bd70      	pop	{r4, r5, r6, pc}
  404906:	bf00      	nop

00404908 <_fstat_r>:
  404908:	b538      	push	{r3, r4, r5, lr}
  40490a:	460b      	mov	r3, r1
  40490c:	4c07      	ldr	r4, [pc, #28]	; (40492c <_fstat_r+0x24>)
  40490e:	4605      	mov	r5, r0
  404910:	4611      	mov	r1, r2
  404912:	4618      	mov	r0, r3
  404914:	2300      	movs	r3, #0
  404916:	6023      	str	r3, [r4, #0]
  404918:	f7fe f9a6 	bl	402c68 <_fstat>
  40491c:	1c43      	adds	r3, r0, #1
  40491e:	d000      	beq.n	404922 <_fstat_r+0x1a>
  404920:	bd38      	pop	{r3, r4, r5, pc}
  404922:	6823      	ldr	r3, [r4, #0]
  404924:	2b00      	cmp	r3, #0
  404926:	d0fb      	beq.n	404920 <_fstat_r+0x18>
  404928:	602b      	str	r3, [r5, #0]
  40492a:	bd38      	pop	{r3, r4, r5, pc}
  40492c:	204067ac 	.word	0x204067ac

00404930 <_isatty_r>:
  404930:	b538      	push	{r3, r4, r5, lr}
  404932:	4c07      	ldr	r4, [pc, #28]	; (404950 <_isatty_r+0x20>)
  404934:	2300      	movs	r3, #0
  404936:	4605      	mov	r5, r0
  404938:	4608      	mov	r0, r1
  40493a:	6023      	str	r3, [r4, #0]
  40493c:	f7fe f9a4 	bl	402c88 <_isatty>
  404940:	1c43      	adds	r3, r0, #1
  404942:	d000      	beq.n	404946 <_isatty_r+0x16>
  404944:	bd38      	pop	{r3, r4, r5, pc}
  404946:	6823      	ldr	r3, [r4, #0]
  404948:	2b00      	cmp	r3, #0
  40494a:	d0fb      	beq.n	404944 <_isatty_r+0x14>
  40494c:	602b      	str	r3, [r5, #0]
  40494e:	bd38      	pop	{r3, r4, r5, pc}
  404950:	204067ac 	.word	0x204067ac

00404954 <_lseek_r>:
  404954:	b570      	push	{r4, r5, r6, lr}
  404956:	460d      	mov	r5, r1
  404958:	4c08      	ldr	r4, [pc, #32]	; (40497c <_lseek_r+0x28>)
  40495a:	4611      	mov	r1, r2
  40495c:	4606      	mov	r6, r0
  40495e:	461a      	mov	r2, r3
  404960:	4628      	mov	r0, r5
  404962:	2300      	movs	r3, #0
  404964:	6023      	str	r3, [r4, #0]
  404966:	f7fe f99a 	bl	402c9e <_lseek>
  40496a:	1c43      	adds	r3, r0, #1
  40496c:	d000      	beq.n	404970 <_lseek_r+0x1c>
  40496e:	bd70      	pop	{r4, r5, r6, pc}
  404970:	6823      	ldr	r3, [r4, #0]
  404972:	2b00      	cmp	r3, #0
  404974:	d0fb      	beq.n	40496e <_lseek_r+0x1a>
  404976:	6033      	str	r3, [r6, #0]
  404978:	bd70      	pop	{r4, r5, r6, pc}
  40497a:	bf00      	nop
  40497c:	204067ac 	.word	0x204067ac

00404980 <_read_r>:
  404980:	b570      	push	{r4, r5, r6, lr}
  404982:	460d      	mov	r5, r1
  404984:	4c08      	ldr	r4, [pc, #32]	; (4049a8 <_read_r+0x28>)
  404986:	4611      	mov	r1, r2
  404988:	4606      	mov	r6, r0
  40498a:	461a      	mov	r2, r3
  40498c:	4628      	mov	r0, r5
  40498e:	2300      	movs	r3, #0
  404990:	6023      	str	r3, [r4, #0]
  404992:	f7fc fc21 	bl	4011d8 <_read>
  404996:	1c43      	adds	r3, r0, #1
  404998:	d000      	beq.n	40499c <_read_r+0x1c>
  40499a:	bd70      	pop	{r4, r5, r6, pc}
  40499c:	6823      	ldr	r3, [r4, #0]
  40499e:	2b00      	cmp	r3, #0
  4049a0:	d0fb      	beq.n	40499a <_read_r+0x1a>
  4049a2:	6033      	str	r3, [r6, #0]
  4049a4:	bd70      	pop	{r4, r5, r6, pc}
  4049a6:	bf00      	nop
  4049a8:	204067ac 	.word	0x204067ac
  4049ac:	0001c200 	.word	0x0001c200
  4049b0:	000000c0 	.word	0x000000c0
  4049b4:	00000800 	.word	0x00000800
  4049b8:	00000000 	.word	0x00000000
  4049bc:	41202d2d 	.word	0x41202d2d
  4049c0:	20434546 	.word	0x20434546
  4049c4:	706d6554 	.word	0x706d6554
  4049c8:	74617265 	.word	0x74617265
  4049cc:	20657275 	.word	0x20657275
  4049d0:	736e6553 	.word	0x736e6553
  4049d4:	4520726f 	.word	0x4520726f
  4049d8:	706d6178 	.word	0x706d6178
  4049dc:	2d20656c 	.word	0x2d20656c
  4049e0:	2d0a0d2d 	.word	0x2d0a0d2d
  4049e4:	4153202d 	.word	0x4153202d
  4049e8:	3037454d 	.word	0x3037454d
  4049ec:	4c50582d 	.word	0x4c50582d
  4049f0:	2d2d2044 	.word	0x2d2d2044
  4049f4:	2d2d0a0d 	.word	0x2d2d0a0d
  4049f8:	6d6f4320 	.word	0x6d6f4320
  4049fc:	656c6970 	.word	0x656c6970
  404a00:	4a203a64 	.word	0x4a203a64
  404a04:	20206e75 	.word	0x20206e75
  404a08:	30322039 	.word	0x30322039
  404a0c:	31203831 	.word	0x31203831
  404a10:	36353a37 	.word	0x36353a37
  404a14:	2039323a 	.word	0x2039323a
  404a18:	000d2d2d 	.word	0x000d2d2d

00404a1c <_global_impure_ptr>:
  404a1c:	20400028 0000000a                       (.@ ....

00404a24 <_init>:
  404a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a26:	bf00      	nop
  404a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404a2a:	bc08      	pop	{r3}
  404a2c:	469e      	mov	lr, r3
  404a2e:	4770      	bx	lr

00404a30 <__init_array_start>:
  404a30:	0040321d 	.word	0x0040321d

00404a34 <__frame_dummy_init_array_entry>:
  404a34:	00400165                                e.@.

00404a38 <_fini>:
  404a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a3a:	bf00      	nop
  404a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404a3e:	bc08      	pop	{r3}
  404a40:	469e      	mov	lr, r3
  404a42:	4770      	bx	lr

00404a44 <__fini_array_start>:
  404a44:	00400141 	.word	0x00400141
