{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489370111399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489370111405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 22:55:10 2017 " "Processing started: Sun Mar 12 22:55:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489370111405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489370111405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache -c cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache -c cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489370111406 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489370114242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cache.v(82) " "Verilog HDL syntax error at cache.v(82) near text \"else\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114676 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" cache.v(98) " "Verilog HDL syntax error at cache.v(98) near text \"endmodule\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114677 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" cache.v(105) " "Verilog HDL syntax error at cache.v(105) near text \"input\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114678 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" cache.v(115) " "Verilog HDL syntax error at cache.v(115) near text \"wire\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 115 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114678 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" cache.v(116) " "Verilog HDL syntax error at cache.v(116) near text \"wire\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114678 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" cache.v(117) " "Verilog HDL syntax error at cache.v(117) near text \"wire\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114679 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \"end\" cache.v(118) " "Verilog HDL syntax error at cache.v(118) near text \"wire\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114679 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"MCache1\";  expecting \"<=\", or \"=\" cache.v(122) " "Verilog HDL syntax error at cache.v(122) near text \"MCache1\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114679 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispAddress1\";  expecting \"<=\", or \"=\" cache.v(125) " "Verilog HDL syntax error at cache.v(125) near text \"dispAddress1\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114680 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispAddress0\";  expecting \"<=\", or \"=\" cache.v(126) " "Verilog HDL syntax error at cache.v(126) near text \"dispAddress0\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 126 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114681 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataIn1\";  expecting \"<=\", or \"=\" cache.v(129) " "Verilog HDL syntax error at cache.v(129) near text \"dispDataIn1\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 129 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114681 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataIn0\";  expecting \"<=\", or \"=\" cache.v(130) " "Verilog HDL syntax error at cache.v(130) near text \"dispDataIn0\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 130 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114682 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataOut1\";  expecting \"<=\", or \"=\" cache.v(133) " "Verilog HDL syntax error at cache.v(133) near text \"dispDataOut1\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114682 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dispDataOut0\";  expecting \"<=\", or \"=\" cache.v(134) " "Verilog HDL syntax error at cache.v(134) near text \"dispDataOut0\";  expecting \"<=\", or \"=\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114682 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" cache.v(135) " "Verilog HDL syntax error at cache.v(135) near text \"endmodule\";  expecting \"end\"" {  } { { "cache.v" "" { Text "C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/parte3/teste/cache.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489370114683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 0 0 " "Found 0 design units, including 0 entities, in source file cache.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489370114685 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489370115483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 22:55:15 2017 " "Processing ended: Sun Mar 12 22:55:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489370115483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489370115483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489370115483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489370115483 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus II Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489370116563 ""}
