<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="update_n" language="c" vlnv="xilinx.com:hls:update_n:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_STABLE_PARA" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INPUT01" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_INPUT00" mode="master" range="0xFFFFFFFF" dataWidth="128" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUTPUT0_S" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUTPUT1_S" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="num" addressQualifier="0" id="0" port="S_AXI_CTRL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="stable_para_offset" addressQualifier="1" id="1" port="M_AXI_STABLE_PARA" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input00_V" addressQualifier="1" id="2" port="M_AXI_INPUT01" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="input01_V" addressQualifier="1" id="3" port="M_AXI_INPUT00" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="[]"/>
      <arg name="output0_offset" addressQualifier="1" id="4" port="M_AXI_OUTPUT0_S" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output1_offset" addressQualifier="0" id="5" port="S_AXI_CTRL_BUS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output2_s" addressQualifier="1" id="6" port="M_AXI_OUTPUT1_S" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="output3_s" addressQualifier="1" id="7" port="M_AXI_OUTPUT1_S" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
