D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\synwork\testeISP_comp.srs  -top  testeISP  -hdllog  D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\synlog\testeISP_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\  -I D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib   -sysv  -devicelib  D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\hdl\led_blink.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\testeISP_sb.v -lib work D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v  -jobname  "compiler" 
relcom:..\..\..\..\..\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\testeISP_comp.srs -top testeISP -hdllog ..\synlog\testeISP_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ..\ -I ..\..\..\..\..\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\led_blink.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v -lib work ..\..\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v -lib work ..\..\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v -lib work ..\..\component\work\testeISP_sb\testeISP_sb.v -lib work ..\..\component\work\testeISP\testeISP.v -jobname "compiler"
rc:0 success:1 runtime:7
file:..\synwork\testeisp_comp.srs|io:o|time:1742496383|size:67468|exec:0|csum:
file:..\synlog\testeisp_compiler.srr|io:o|time:1742496383|size:35922|exec:0|csum:
file:..\..\..\..\..\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:..\..\hdl\led_blink.v|io:i|time:1742413534|size:2080|exec:0|csum:95C6CC7157D91C1F68956D0ED388DBB6
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v|io:i|time:1718199720|size:8822|exec:0|csum:57E473B7EFB406F9A215FD657D257341
file:..\..\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v|io:i|time:1718199720|size:65628|exec:0|csum:BD4FA2E8A1E20A1A844548995EB5EC24
file:..\..\component\work\testeisp_sb\ccc_0\testeisp_sb_ccc_0_fccc.v|io:i|time:1742494942|size:1725|exec:0|csum:5C36D4A7E7D443E456159308EA9B26D0
file:..\..\component\actel\sgcore\osc\2.0.101\osc_comps.v|io:i|time:1718199721|size:924|exec:0|csum:96EB0FE10D5CD792BE1E4F31403C1EFA
file:..\..\component\work\testeisp_sb\fabosc_0\testeisp_sb_fabosc_0_osc.v|io:i|time:1742494944|size:795|exec:0|csum:C3FA1F3E37C0AA494C7A520B86CDEB73
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss_syn.v|io:i|time:1742494939|size:51816|exec:0|csum:E1FC8A65E6CA086F0445073A7768F107
file:..\..\component\work\testeisp_sb_mss\testeisp_sb_mss.v|io:i|time:1742494939|size:52151|exec:0|csum:BBBE3C15A22EDEEF4990CD9888AC1497
file:..\..\component\work\testeisp_sb\testeisp_sb.v|io:i|time:1742494944|size:13249|exec:0|csum:4CA3C2902B6C22E1EAF68E6F0F45F747
file:..\..\component\work\testeisp\testeisp.v|io:i|time:1742496371|size:4144|exec:0|csum:94425D34FB7438F26BDCA368F087AF6E
file:..\..\..\..\..\synplifypro\bin64\c_hdl.exe|io:i|time:1704384984|size:7448576|exec:1|csum:76E3C5E55C912E189842A3CDFCBC6254
