{
  "Top": "blockmatmul",
  "RtlTop": "blockmatmul",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline blockmatmul\/loadB ",
      "set_directive_pipeline blockmatmul\/writeoutput ",
      "set_directive_array_reshape blockmatmul ",
      "set_directive_pipeline blockmatmul\/loadA "
    ],
    "DirectiveInfo": [
      "pipeline blockmatmul\/loadB {} {}",
      "pipeline blockmatmul\/writeoutput {} {}",
      "array_reshape blockmatmul {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredAB} {complete positionBoolean0type} {dim 2}} {}",
      "pipeline blockmatmul\/loadA {} {}"
    ]
  },
  "Args": {
    "Arows": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "blockvec",
        "structImpl": "flat-interface",
        "fields": {"a": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "int",
            "arraySizes": ["4"]
          }}
      }
    },
    "Bcols": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "blockvec",
        "structImpl": "flat-interface",
        "fields": {"a": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "int",
            "arraySizes": ["4"]
          }}
      }
    },
    "ABpartial": {
      "index": "2",
      "type": {
        "kinds": ["struct"],
        "dataType": "blockmat",
        "structImpl": "flat-interface",
        "fields": {"out": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "int",
            "dataWidth": "32",
            "arraySizes": [
              "4",
              "4"
            ],
            "multiInterfaceRef": [
              "ABpartial_out_address0",
              "ABpartial_out_address1",
              "ABpartial_out_d0",
              "ABpartial_out_d1",
              "ABpartial_out_q0",
              "ABpartial_out_q1"
            ],
            "structImpl": "interface"
          }}
      }
    },
    "it": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "it"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "98",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "blockmatmul",
    "Version": "1.0",
    "DisplayName": "Blockmatmul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/BlockMatrix_design.cpp"],
    "Vhdl": [
      "impl\/vhdl\/blockmatmul_AB.vhd",
      "impl\/vhdl\/blockmatmul_AB_memcore.vhd",
      "impl\/vhdl\/Loop_memset_AB_prbkb.vhd",
      "impl\/vhdl\/Loop_memset_AB_proc1.vhd",
      "impl\/vhdl\/Loop_writeoutput_pro.vhd",
      "impl\/vhdl\/blockmatmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/blockmatmul_AB.v",
      "impl\/verilog\/blockmatmul_AB_memcore.v",
      "impl\/verilog\/Loop_memset_AB_prbkb.v",
      "impl\/verilog\/Loop_memset_AB_prbkb_ram.dat",
      "impl\/verilog\/Loop_memset_AB_proc1.v",
      "impl\/verilog\/Loop_writeoutput_pro.v",
      "impl\/verilog\/blockmatmul.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/kevin\/Desktop\/Vivado\/2020.1\/Matrix_Multiplication\/script\/BlockMatrix_multiplication\/solution3\/.autopilot\/db\/blockmatmul.design.xml",
    "DebugDir": "C:\/Users\/kevin\/Desktop\/Vivado\/2020.1\/Matrix_Multiplication\/script\/BlockMatrix_multiplication\/solution3\/.debug",
    "ProtoInst": ["C:\/Users\/kevin\/Desktop\/Vivado\/2020.1\/Matrix_Multiplication\/script\/BlockMatrix_multiplication\/solution3\/.debug\/blockmatmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ABpartial_out_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "address0"
    },
    "ABpartial_out_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "address1"
    },
    "ABpartial_out_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "d0"
    },
    "ABpartial_out_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "d1"
    },
    "ABpartial_out_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "q0"
    },
    "ABpartial_out_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ABpartial_out",
      "bundle_role": "q1"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "Arows_V_a_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Arows_V_a_1": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Arows_V_a_2": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Arows_V_a_3": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Bcols_V_a_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Bcols_V_a_1": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Bcols_V_a_2": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Bcols_V_a_3": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "it": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "it",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "Arows_V_a_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "Arows_V_a_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_V_a_0_read": {
      "dir": "out",
      "width": "1"
    },
    "Arows_V_a_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "Arows_V_a_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_V_a_1_read": {
      "dir": "out",
      "width": "1"
    },
    "Arows_V_a_2_dout": {
      "dir": "in",
      "width": "32"
    },
    "Arows_V_a_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_V_a_2_read": {
      "dir": "out",
      "width": "1"
    },
    "Arows_V_a_3_dout": {
      "dir": "in",
      "width": "32"
    },
    "Arows_V_a_3_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Arows_V_a_3_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_V_a_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "Bcols_V_a_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_V_a_0_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_V_a_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "Bcols_V_a_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_V_a_1_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_V_a_2_dout": {
      "dir": "in",
      "width": "32"
    },
    "Bcols_V_a_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_V_a_2_read": {
      "dir": "out",
      "width": "1"
    },
    "Bcols_V_a_3_dout": {
      "dir": "in",
      "width": "32"
    },
    "Bcols_V_a_3_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Bcols_V_a_3_read": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_out_address0": {
      "dir": "out",
      "width": "4"
    },
    "ABpartial_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "ABpartial_out_q0": {
      "dir": "in",
      "width": "32"
    },
    "ABpartial_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_out_address1": {
      "dir": "out",
      "width": "4"
    },
    "ABpartial_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "ABpartial_out_d1": {
      "dir": "out",
      "width": "32"
    },
    "ABpartial_out_q1": {
      "dir": "in",
      "width": "32"
    },
    "ABpartial_out_we1": {
      "dir": "out",
      "width": "1"
    },
    "it": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "blockmatmul",
      "Instances": [
        {
          "ModuleName": "Loop_memset_AB_proc1",
          "InstanceName": "Loop_memset_AB_proc1_U0"
        },
        {
          "ModuleName": "Loop_writeoutput_pro",
          "InstanceName": "Loop_writeoutput_pro_U0"
        }
      ]
    },
    "Info": {
      "Loop_memset_AB_proc1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_writeoutput_pro": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blockmatmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_memset_AB_proc1": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "107",
          "LatencyWorst": "115",
          "PipelineIIMin": "98",
          "PipelineIIMax": "115",
          "PipelineII": "98 ~ 115",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [
          {
            "Name": "memset_AB",
            "TripCount": "4",
            "Latency": "23",
            "PipelineII": "",
            "PipelineDepth": "6",
            "Loops": [{
                "Name": "memset_AB",
                "TripCount": "4",
                "Latency": "3",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "loadA",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "2",
            "PipelineDepth": "3"
          },
          {
            "Name": "partialsum",
            "TripCount": "8",
            "Latency": "72",
            "PipelineII": "",
            "PipelineDepth": "9",
            "Loops": [{
                "Name": "ps_i",
                "TripCount": "4",
                "Latency": "6",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "12",
          "FF": "664",
          "LUT": "2281",
          "URAM": "0"
        }
      },
      "Loop_writeoutput_pro": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "writeoutput",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "81",
          "LUT": "163",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "blockmatmul": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "107",
          "LatencyWorst": "115",
          "PipelineIIMin": "99",
          "PipelineIIMax": "116",
          "PipelineII": "99 ~ 116",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "12",
          "FF": "745",
          "LUT": "2446",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "blockmatmul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-19 18:07:54 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
