// Seed: 399683976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always
    case (id_8)
      id_3: id_5 = id_7 == 1;
      !1: id_11 = 1'd0;
      default: id_6 = id_2;
    endcase
  wire id_12, id_13, id_14;
  wire id_15;
  always #0 begin
    id_9 = id_7;
  end
  module_0(
      id_1, id_12, id_4, id_4, id_9
  );
  wire id_16;
  wire id_17 = id_8;
endmodule
