
---------- Begin Simulation Statistics ----------
final_tick                                  394634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84837                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852204                       # Number of bytes of host memory used
host_op_rate                                    88189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.89                       # Real time elapsed on the host
host_tick_rate                               66955501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        519782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000395                       # Number of seconds simulated
sim_ticks                                   394634500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.662235                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34674                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35504                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1066                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             306                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              224                       # Number of indirect misses.
system.cpu.branchPred.lookups                   75243                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        11438                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         4278                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         8488                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         7228                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           62                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           18                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          234                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          319                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          751                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          274                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           38                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          137                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           58                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          222                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           81                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          154                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          239                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          133                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          369                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          373                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          220                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          769                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          653                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           37                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           87                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          101                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           10                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           36                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        10035                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          387                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          174                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          149                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          199                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           26                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          920                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           62                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          104                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11            8                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          132                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           59                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          154                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           80                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          240                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          100                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          370                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          829                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          778                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          308                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           94                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           29                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         4962                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           14                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           70                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   24684                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     38649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    38403                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               763                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      46517                       # Number of branches committed
system.cpu.commit.bw_lim_events                 32074                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          251381                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500214                       # Number of instructions committed
system.cpu.commit.committedOps                 519996                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       708256                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.734192                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       523244     73.88%     73.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        98580     13.92%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30877      4.36%     92.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5138      0.73%     92.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        10383      1.47%     94.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3423      0.48%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2750      0.39%     95.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1787      0.25%     95.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        32074      4.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       708256                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15117                       # Number of function calls committed.
system.cpu.commit.int_insts                    508795                       # Number of committed integer instructions.
system.cpu.commit.loads                         80724                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           264515     50.87%     50.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           76922     14.79%     65.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            29279      5.63%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.02%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.03%     71.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.03%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.02%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           80724     15.52%     86.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          68057     13.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            519996                       # Class of committed instruction
system.cpu.commit.refs                         148781                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500000                       # Number of Instructions Simulated
system.cpu.committedOps                        519782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.578540                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.578540                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                536534                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   305                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                34659                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 868569                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    70465                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    107286                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2662                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1033                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 24483                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       75243                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    108258                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        612404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1571                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         879551                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    5930                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.095332                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             126000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              59440                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.114385                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             741430                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.230815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.583832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   573209     77.31%     77.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12393      1.67%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27011      3.64%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9062      1.22%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13274      1.79%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17605      2.37%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14026      1.89%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5115      0.69%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69735      9.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               741430                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           47840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1768                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    67881                       # Number of branches executed
system.cpu.iew.exec_nop                           270                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.961391                       # Inst execution rate
system.cpu.iew.exec_refs                       236791                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      99636                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  162124                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                137767                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               444                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               114619                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              848825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                137155                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1761                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                758797                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8166                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 23395                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2662                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35772                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1777                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        57030                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        46546                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1548                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            220                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    798522                       # num instructions consuming a value
system.cpu.iew.wb_count                        726234                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.644928                       # average fanout of values written-back
system.cpu.iew.wb_producers                    514989                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.920134                       # insts written-back per cycle
system.cpu.iew.wb_sent                         757854                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1114660                       # number of integer regfile reads
system.cpu.int_regfile_writes                  626145                       # number of integer regfile writes
system.cpu.ipc                               0.633497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.633497                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                35      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                392594     51.62%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                97010     12.76%     64.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 33029      4.34%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   85      0.01%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  140      0.02%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  140      0.02%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.01%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               137603     18.09%     86.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99817     13.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 760560                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      569963                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.749399                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3745      0.66%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 296923     52.10%     52.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  259424     45.52%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5649      0.99%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4219      0.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1329286                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2842891                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       725144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1175947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     848341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    760560                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 214                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          328675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12740                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       252846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        741430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.025801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              439908     59.33%     59.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               98918     13.34%     72.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               88098     11.88%     84.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47640      6.43%     90.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22785      3.07%     94.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23188      3.13%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11492      1.55%     98.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8714      1.18%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 687      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          741430                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.963625                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1202                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2360                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1090                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1315                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2085                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              117                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               137767                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              114619                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  464473                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                           789270                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  225171                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                460424                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  46219                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    76105                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    125                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1358709                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 857035                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              750721                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    120646                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 253872                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2662                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                303814                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   290211                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1308001                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          13032                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                390                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    112277                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            223                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1492                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1423158                       # The number of ROB reads
system.cpu.rob.rob_writes                     1576040                       # The number of ROB writes
system.cpu.timesIdled                             502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1321                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     571                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        16163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5291                       # Transaction distribution
system.membus.trans_dist::CleanEvict               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7453                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           753                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       863680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  863680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8213                       # Request fanout histogram
system.membus.reqLayer0.occupancy            36986500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43105000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7452                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          143                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        22537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 24581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       954432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1033024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5337                       # Total snoops (count)
system.tol2bus.snoopTraffic                    338624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13731     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13757                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15811500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11396000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                      207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 203                       # number of overall hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::total                     207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7593                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8206                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               613                       # number of overall misses
system.l2.overall_misses::.cpu.data              7593                       # number of overall misses
system.l2.overall_misses::total                  8206                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    649532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        697453500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    649532000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       697453500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             7597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            7597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.751225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.751225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78175.367047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85543.526933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84993.114794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78175.367047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85543.526933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84993.114794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5291                       # number of writebacks
system.l2.writebacks::total                      5291                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8206                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8206                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    573622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    615413500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    573622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    615413500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975395                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75546.160938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74995.552035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75546.160938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74995.552035                       # average overall mshr miss latency
system.l2.replacements                           5337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              411                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          411                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7453                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    637472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     637472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85532.268885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85532.268885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    562962000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    562962000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75534.952368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75534.952368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.751225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78175.367047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78175.367047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.751225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68175.367047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68175.367047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12060000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86142.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86142.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.979021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76142.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76142.857143                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2372.997442                       # Cycle average of tags in use
system.l2.tags.total_refs                       16153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.968198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.441749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       557.053842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1814.501850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.072418                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087585                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    137503                       # Number of tag accesses
system.l2.tags.data_accesses                   137503                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         485952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             525184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       338624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          338624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          99413508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1231397660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1330811168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     99413508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         99413508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      858069936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            858069936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      858069936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         99413508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1231397660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2188881104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013500250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4941                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5291                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              330                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    117301250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               271163750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14294.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33044.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.130364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   420.174497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.399256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           99      5.38%      5.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          108      5.87%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      1.52%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           88      4.78%     17.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1490     80.93%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.43%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.16%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.22%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.924012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.272522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.535308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           328     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.330791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              328     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 525184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  337280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  525184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               338624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1330.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       854.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1330.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    858.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     394581500                       # Total gap between requests
system.mem_ctrls.avgGap                      29234.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       485952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       337280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99413507.942159131169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1231397660.366744518280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 854664252.618562221527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16555500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    254608250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6416270250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27007.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33531.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1212676.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6783000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3574890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            29552460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13765140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        169681020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          8650560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          262739070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.778258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     21115250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    360519250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6475980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3411705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29038380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13744260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        170917350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7609440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          261929115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        663.725840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18430750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    363203750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       107265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           107265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       107265                       # number of overall hits
system.cpu.icache.overall_hits::total          107265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62276498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62276498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62276498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62276498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       108258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       108258                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       108258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       108258                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62715.506546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62715.506546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62715.506546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62715.506546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          412                       # number of writebacks
system.cpu.icache.writebacks::total               412                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51375498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51375498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51375498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51375498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007538                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62960.169118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62960.169118                       # average overall mshr miss latency
system.cpu.icache.replacements                    412                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       107265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          107265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62276498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62276498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       108258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       108258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62715.506546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62715.506546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51375498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51375498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62960.169118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62960.169118                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.662594                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            132.452206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.662594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            217332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           217332                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       141391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           141391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       141442                       # number of overall hits
system.cpu.dcache.overall_hits::total          141442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        63096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        63101                       # number of overall misses
system.cpu.dcache.overall_misses::total         63101                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4799519236                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4799519236                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4799519236                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4799519236                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       204487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       204487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       204543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       204543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.308558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.308558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.308497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.308497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76066.933498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76066.933498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76060.906103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76060.906103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47848                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1793                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.686001                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7318                       # number of writebacks
system.cpu.dcache.writebacks::total              7318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55496                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55496                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7603                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    660691996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    660691996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    660926496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    660926496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86933.157368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86933.157368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86929.698277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86929.698277                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7331                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       136256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          136256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       136551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       136551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79157.627119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79157.627119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84978.417266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84978.417266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        62794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        62794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4775945238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4775945238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67929                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.924406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.924406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76057.350033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76057.350033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55340                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55340                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    648664498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    648664498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.109732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.109732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87022.336732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87022.336732                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.089286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.089286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       234500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       234500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       264000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       264000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005988                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005988                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           259.223775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.646409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   259.223775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.506296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.506296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.529297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            417306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           417306                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    394634500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    394634500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
