<!DOCTYPE html>
<html lang="en">

<head>
  <!-- ## for client-side less
  <link rel="stylesheet/less" type="text/css" href="http://moxielogic.github.io/blog/theme/css/style.less">
  <script src="http://cdnjs.cloudflare.com/ajax/libs/less.js/1.7.3/less.min.js" type="text/javascript"></script>
  -->
  <link rel="stylesheet" type="text/css" href="http://moxielogic.github.io/blog/theme/css/style.css">
  <link rel="stylesheet" type="text/css" href="http://moxielogic.github.io/blog/theme/css/pygments.css">
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=PT+Sans|PT+Serif|PT+Mono">

  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="author" content="Anthony Green">
  <meta name="description" content="Posts and writings by Anthony Green">



  <title>
    The Moxie Blog
&ndash; Tag: verilog  </title>

</head>

<body>
  <aside>
    <div id="user_meta">
      <a href="http://moxielogic.github.io/blog">
        <img src="http://moxielogic.github.io/images/ml.png" alt="logo">
      </a>
      <h2><a href="http://moxielogic.github.io/blog">The Moxie Blog</a></h2>
      <p>A development blog for the <b>moxie processor</b>, an open source embedded soft-core processor.</p>
      <ul>
      </ul>
    </div>
  </aside>

  <main>
    <header>
      <p>
      <a href="http://moxielogic.github.io/blog">Index</a> &brvbar; <a href="http://moxielogic.github.io/blog/archives.html">Archives</a>
&gt; Tag: verilog
      </p>
    </header>

<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/multiported-registers-microcode-and-register-forwarding.html">Multiported Registers, Microcode and Register Forwarding</a></h3>
  </div>
  <div class="article_text">
    <p>When I last wrote about tackling the 'pop' instruction I noted that I
needed the ability to write to multiple registers before retiring that
one instruction - something that would require extra instruction cycles
or loads more logic. I recently came across some work by Charles Eric
LaForest on <a href="http://www.eecg.utoronto.ca/~laforest/multiport/index.html" title="Efficient Multi-Ported Memories for FPGAs">Efficient Multi-Ported ...</a></p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/branch-delays.html">Branch delays</a></h3>
  </div>
  <div class="article_text">
    <p>I've coded up logic for more arithmetic instructions, register moves, as
well as direct and indirect jumps. For jumps, I simply pass a branch
signal from the execute stage back to the fetch stage, as well as the
computed target address. Here's some code that works now:</p>
<div class="highlight"><pre><span class="na">.text ...</span></pre></div>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/a-simulation-milestone-for-the-muskoka-soc.html">A simulation milestone for the Muskoka SoC!</a></h3>
  </div>
  <div class="article_text">
    <p>A moxie-based SoC had it's first successful simulation run today....</p>
<p><center>
<img alt="gtkwave display of first code run" src="http://moxielogic.org/blog/wp-content/uploads/2011/09/gtkwave20110927-300x204.png" />
</center></p>
<p>Pretty exciting! So, here's what's happening...</p>
<p>The SoC, code named "Muskoka", has three main components: the moxie
core, a wishbone switch and a ROM device. The switch was easy to
implement, as I just have a single ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/pipeline-hazards.html">Pipeline hazards</a></h3>
  </div>
  <div class="article_text">
    <p>I've coded up a first go at four pipeline stages so far: <a href="http://github.com/atgreen/moxiedev/blob/master/moxie/rtl/verilog/cpu_fetch.v">Fetch</a>,
<a href="http://github.com/atgreen/moxiedev/blob/master/moxie/rtl/verilog/cpu_decode.v">Decode</a>, <a href="http://github.com/atgreen/moxiedev/blob/master/moxie/rtl/verilog/cpu_execute.v">Execute</a>, and Write. After the relative complexity of the
<a href="http://moxielogic.org/blog/?p=444">Fetch implementation</a>, the rest has been pretty straight forward, and
I've started running the first bit of compiled code through the pipline.
Here's that ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/fetching-instructions.html">Fetching instructions</a></h3>
  </div>
  <div class="article_text">
    <p>Moxie requires some interesting instruction fetch logic.</p>
<p>For my initial implementation I'm assuming a 32-bit path to instruction
memory. But moxie has both 16- and 48-bit instructions, so it's not like
simple RISC cores that can feed the pipeline on every cycle. My solution
is to feed 32-bit ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/summer-is-over-so-put-away-the-white-pants-and-start-submitting-patches.html">Summer is over, so put away the white pants and start submitting patches!</a></h3>
  </div>
  <div class="article_text">
    <p>It's been a while since my last update. What can I say... summer was
nice.</p>
<p>But now, back to business! I've just committed some long overdue patches
to the upstream GNU tools:</p>
<ul>
<li><a href="http://sourceware.org/ml/gdb-patches/2009-09/msg00289.html">Add a device tree blob to the gdb simulator</a>. This lets us
    describe the gdb sim ...</li></ul>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/loading-programs-into-the-verilog-simulation.html">Loading programs into the verilog simulation</a></h3>
  </div>
  <div class="article_text">
    <p>The moxie newlib port was <a href="http://sourceware.org/ml/newlib/2009/msg00520.html">just accepted</a>. The GCC port will take a
little longer to review, but I hope that it will get accepted early next
week. Already there has been some useful feedback resulting in a few
improvements. For instance, the moxie libgcc.a now provides the soft-fp ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/a-verilogical-place-to-start.html">A Verilogical Place To Start *</a></h3>
  </div>
  <div class="article_text">
    <p>I've written my first bit of <a href="http://en.wikipedia.org/wiki/Verilog">verilog</a> tonight. It's not much, really,
but it's a start. I'm using <a href="http://www.icarus.com/eda/verilog/">Icarus Verilog</a> (iverlog) to compile and
simulate the code. I also plan on using <a href="http://www.gpleda.org/tools/gtkwave/index.html">GTKWave</a> to examine timing
dumps from the iverilog simulator. Both of these tools are ...</p>
  </div>
</article>
<hr />
<article>
  <div class="article_title">
    <h3><a href="http://moxielogic.github.io/blog/a-tiny-computer.html">A Tiny Computer</a></h3>
  </div>
  <div class="article_text">
    <p><a href="http://lambda-the-ultimate.org/">Lambda the Ultimate</a> today posted a interesting blog entry on <a href="http://lambda-the-ultimate.org/node/3232">A Tiny
Computer</a>. It refers to 2007 paper by Chuck Thacker at Microsoft
Research describing a tiny 32-bit processor. Appendix A of the paper
includes the entire synthesizeable verilog implementation in just a page
and a half of code! Here ...</p>
  </div>
</article>

<footer>
<div id="paginator">

</div>
</footer>

    <div id="ending_message">
      <p>&copy; Anthony Green. Built using <a href="http://getpelican.com" target="_blank">Pelican</a>. Theme by Giulio Fidente on <a href="https://github.com/gfidente/pelican-svbhack" target="_blank">github</a>. .</p>
    </div>
  </main>
</body>
</html>