Summary
Top-level Name,multi_clocks

Clocks
Enabled,,\design_clk_0,I/O,inf
Enabled,,\design_clk_1,I/O,inf
Enabled,,\design_clk_10,I/O,inf
Enabled,,\design_clk_11,I/O,inf
Enabled,,\design_clk_12,I/O,inf
Enabled,,\design_clk_13,I/O,inf
Enabled,,\design_clk_14,I/O,inf
Enabled,,\design_clk_15,I/O,inf
Enabled,,\design_clk_2,I/O,inf
Enabled,,\design_clk_3,I/O,inf
Enabled,,\design_clk_4,I/O,inf
Enabled,,\design_clk_5,I/O,inf
Enabled,,\design_clk_6,I/O,inf
Enabled,,\design_clk_7,I/O,inf
Enabled,,\design_clk_8,I/O,inf
Enabled,,\design_clk_9,I/O,inf

Fabric Logic Element
Enabled,2,,\design_clk_0,0.125,Very_High
Enabled,7,,\design_clk_0,0.125,Typical
Enabled,2,,\design_clk_1,0.125,Very_High
Enabled,7,,\design_clk_1,0.125,Typical
Enabled,2,,\design_clk_10,0.125,Very_High
Enabled,7,,\design_clk_10,0.125,Typical
Enabled,2,,\design_clk_11,0.125,Very_High
Enabled,7,,\design_clk_11,0.125,Typical
Enabled,2,,\design_clk_12,0.125,Very_High
Enabled,7,,\design_clk_12,0.125,Typical
Enabled,2,,\design_clk_13,0.125,Very_High
Enabled,7,,\design_clk_13,0.125,Typical
Enabled,2,,\design_clk_14,0.125,Very_High
Enabled,7,,\design_clk_14,0.125,Typical
Enabled,2,,\design_clk_15,0.125,Very_High
Enabled,7,,\design_clk_15,0.125,Typical
Enabled,2,,\design_clk_2,0.125,Very_High
Enabled,7,,\design_clk_2,0.125,Typical
Enabled,2,,\design_clk_3,0.125,Very_High
Enabled,7,,\design_clk_3,0.125,Typical
Enabled,2,,\design_clk_4,0.125,Very_High
Enabled,7,,\design_clk_4,0.125,Typical
Enabled,2,,\design_clk_5,0.125,Very_High
Enabled,7,,\design_clk_5,0.125,Typical
Enabled,2,,\design_clk_6,0.125,Very_High
Enabled,7,,\design_clk_6,0.125,Typical
Enabled,2,,\design_clk_7,0.125,Very_High
Enabled,7,,\design_clk_7,0.125,Typical
Enabled,2,,\design_clk_8,0.125,Very_High
Enabled,7,,\design_clk_8,0.125,Typical
Enabled,2,,\design_clk_9,0.125,Very_High
Enabled,7,,\design_clk_9,0.125,Typical
Enabled3,,128,\design_clk_12,0.125,Typical,1.000000
Enabled3,,128,\design_clk_11,0.125,Typical,1.000000
Enabled3,,128,\design_clk_14,0.125,Typical,1.000000
Enabled3,,128,\design_clk_13,0.125,Typical,1.000000
Enabled3,,128,\design_clk_0,0.125,Typical,1.000000
Enabled3,,128,\design_clk_10,0.125,Typical,1.000000
Enabled3,,128,\design_clk_1,0.125,Typical,1.000000
Enabled3,,128,\design_clk_6,0.125,Typical,1.000000
Enabled3,,128,\design_clk_5,0.125,Typical,1.000000
Enabled3,,128,\design_clk_8,0.125,Typical,1.000000
Enabled3,,128,\design_clk_7,0.125,Typical,1.000000
Enabled3,,128,\design_clk_2,0.125,Typical,1.000000
Enabled3,,128,\design_clk_15,0.125,Typical,1.000000
Enabled3,,128,\design_clk_4,0.125,Typical,1.000000
Enabled3,,128,\design_clk_3,0.125,Typical,1.000000
Enabled3,,128,\design_clk_9,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\design_clk_0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_0
Enabled,\design_clk_1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_1
Enabled,\design_clk_10,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_10
Enabled,\design_clk_11,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_11
Enabled,\design_clk_12,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_12
Enabled,\design_clk_13,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_13
Enabled,\design_clk_14,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_14
Enabled,\design_clk_15,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_15
Enabled,\design_clk_2,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_2
Enabled,\design_clk_3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_3
Enabled,\design_clk_4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_4
Enabled,\design_clk_5,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_5
Enabled,\design_clk_6,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_6
Enabled,\design_clk_7,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_7
Enabled,\design_clk_8,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_8
Enabled,\design_clk_9,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\design_clk_9
Enabled,\reset0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_0
Enabled,\reset1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_1
Enabled,\reset10,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_10
Enabled,\reset11,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_11
Enabled,\reset12,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_12
Enabled,\reset13,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_13
Enabled,\reset14,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_14
Enabled,\reset15,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_15
Enabled,\reset2,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_2
Enabled,\reset3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_3
Enabled,\reset4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_4
Enabled,\reset5,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_5
Enabled,\reset6,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_6
Enabled,\reset7,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_7
Enabled,\reset8,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_8
Enabled,\reset9,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_9
Enabled,\cnt0,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_0
Enabled,\cnt1,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_1
Enabled,\cnt10,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_10
Enabled,\cnt11,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_11
Enabled,\cnt12,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_12
Enabled,\cnt13,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_13
Enabled,\cnt14,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_14
Enabled,\cnt15,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_15
Enabled,\cnt2,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_2
Enabled,\cnt3,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_3
Enabled,\cnt4,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_4
Enabled,\cnt5,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_5
Enabled,\cnt6,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_6
Enabled,\cnt7,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_7
Enabled,\cnt8,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_8
Enabled,\cnt9,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\design_clk_9
