|MC68K
RS232_RxData => RS232_RxData.IN1
CLOCK_50 => CLOCK_50.IN1
Reset_L => Reset_L.IN6
TraceRequest_L => TraceRequest_L.IN1
IRQ2_L => ~NO_FANOUT~
IRQ4_L => ~NO_FANOUT~
SW[0] => InPortA[0].IN1
SW[1] => InPortA[1].IN1
SW[2] => InPortA[2].IN1
SW[3] => InPortA[3].IN1
SW[4] => InPortA[4].IN1
SW[5] => InPortA[5].IN1
SW[6] => InPortA[6].IN1
SW[7] => InPortA[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
RS232_TxData <= OnChipM68xxIO:b2v_inst11.RS232_TxData
DRAM_CLK <= Clock50Mhz.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= Dram:b2v_inst2.sdram_cke
DRAM_CS_N <= Dram:b2v_inst2.sdram_cs_n
DRAM_CAS_N <= Dram:b2v_inst2.sdram_cas_n
DRAM_RAS_N <= Dram:b2v_inst2.sdram_ras_n
DRAM_WE_N <= Dram:b2v_inst2.sdram_we_n
DRAM_UDQM <= Dram:b2v_inst2.sdram_dqm
DRAM_LDQM <= Dram:b2v_inst2.sdram_dqm
CPUClock <= Clock25Mhz.DB_MAX_OUTPUT_PORT_TYPE
Dtack_L <= Dtack_L.DB_MAX_OUTPUT_PORT_TYPE
RomSelect_H <= RomSelect_H.DB_MAX_OUTPUT_PORT_TYPE
RamSelect_H <= RamSelect_H.DB_MAX_OUTPUT_PORT_TYPE
DramRamSelect_H <= DramRamSelect_H.DB_MAX_OUTPUT_PORT_TYPE
IOSelect_H <= IOSelect_H.DB_MAX_OUTPUT_PORT_TYPE
ResetOut <= Dram:b2v_inst2.ResetOut_L
DramDtack_L <= DramDtack_L.DB_MAX_OUTPUT_PORT_TYPE
AS_L <= AS_L.DB_MAX_OUTPUT_PORT_TYPE
UDS_L <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE
AddressBus[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[8] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[9] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[10] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[11] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[12] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[13] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[14] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[15] <= Address[15].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[16] <= Address[16].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[17] <= Address[17].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[18] <= Address[18].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[19] <= Address[19].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[20] <= Address[20].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[21] <= Address[21].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[22] <= Address[22].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[23] <= Address[23].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[24] <= Address[24].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[25] <= Address[25].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[26] <= Address[26].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[27] <= Address[27].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[28] <= Address[28].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[29] <= Address[29].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[30] <= Address[30].DB_MAX_OUTPUT_PORT_TYPE
AddressBus[31] <= Address[31].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[0] <= DataBusIn_Composite[0].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[1] <= DataBusIn_Composite[1].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[2] <= DataBusIn_Composite[2].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[3] <= DataBusIn_Composite[3].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[4] <= DataBusIn_Composite[4].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[5] <= DataBusIn_Composite[5].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[6] <= DataBusIn_Composite[6].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[7] <= DataBusIn_Composite[7].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[8] <= DataBusIn_Composite[8].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[9] <= DataBusIn_Composite[9].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[10] <= DataBusIn_Composite[10].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[11] <= DataBusIn_Composite[11].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[12] <= DataBusIn_Composite[12].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[13] <= DataBusIn_Composite[13].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[14] <= DataBusIn_Composite[14].DB_MAX_OUTPUT_PORT_TYPE
DataBusIn[15] <= DataBusIn_Composite[15].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[0] <= DataBusOut_Composite[0].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[1] <= DataBusOut_Composite[1].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[2] <= DataBusOut_Composite[2].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[3] <= DataBusOut_Composite[3].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[4] <= DataBusOut_Composite[4].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[5] <= DataBusOut_Composite[5].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[6] <= DataBusOut_Composite[6].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[7] <= DataBusOut_Composite[7].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[8] <= DataBusOut_Composite[8].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[9] <= DataBusOut_Composite[9].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[10] <= DataBusOut_Composite[10].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[11] <= DataBusOut_Composite[11].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[12] <= DataBusOut_Composite[12].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[13] <= DataBusOut_Composite[13].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[14] <= DataBusOut_Composite[14].DB_MAX_OUTPUT_PORT_TYPE
DataBusOut[15] <= DataBusOut_Composite[15].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[0] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[1] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[2] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[3] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[4] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[5] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[6] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[7] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[8] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[9] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[10] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[11] <= Dram:b2v_inst2.sdram_a
DRAM_ADDR[12] <= Dram:b2v_inst2.sdram_a
DRAM_BA[0] <= Dram:b2v_inst2.sdram_ba
DRAM_BA[1] <= Dram:b2v_inst2.sdram_ba
DRAM_DQ[0] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[1] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[2] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[3] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[4] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[5] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[6] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[7] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[8] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[9] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[10] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[11] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[12] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[13] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[14] <> Dram:b2v_inst2.sdram_dq
DRAM_DQ[15] <> Dram:b2v_inst2.sdram_dq
HEX0[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX0[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0.ssOut
HEX1[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX1[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1.ssOut
HEX2[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX2[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2.ssOut
HEX3[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX3[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3.ssOut
HEX4[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX4[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4.ssOut
HEX5[0] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[1] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[2] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[3] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[4] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[5] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
HEX5[6] <= SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5.ssOut
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
FPGA_I2C_SCLK <= I2C_AV_Config:I2C_Configure_Audio_Chip.I2C_SCLK
FPGA_I2C_SDAT <> I2C_AV_Config:I2C_Configure_Audio_Chip.I2C_SDAT
ADC_CONVST <= <GND>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
VGA_B[0] <= vga_system:vga_system_inst.vga_out_B[0]
VGA_B[1] <= vga_system:vga_system_inst.vga_out_B[1]
VGA_B[2] <= vga_system:vga_system_inst.vga_out_B[2]
VGA_B[3] <= vga_system:vga_system_inst.vga_out_B[3]
VGA_B[4] <= vga_system:vga_system_inst.vga_out_B[4]
VGA_B[5] <= vga_system:vga_system_inst.vga_out_B[5]
VGA_B[6] <= vga_system:vga_system_inst.vga_out_B[6]
VGA_B[7] <= vga_system:vga_system_inst.vga_out_B[7]
VGA_BLANK_N <= <VCC>
VGA_CLK <= vga_system:vga_system_inst.vga_out_CLK
VGA_G[0] <= vga_system:vga_system_inst.vga_out_G[0]
VGA_G[1] <= vga_system:vga_system_inst.vga_out_G[1]
VGA_G[2] <= vga_system:vga_system_inst.vga_out_G[2]
VGA_G[3] <= vga_system:vga_system_inst.vga_out_G[3]
VGA_G[4] <= vga_system:vga_system_inst.vga_out_G[4]
VGA_G[5] <= vga_system:vga_system_inst.vga_out_G[5]
VGA_G[6] <= vga_system:vga_system_inst.vga_out_G[6]
VGA_G[7] <= vga_system:vga_system_inst.vga_out_G[7]
VGA_HS <= vga_system:vga_system_inst.vga_out_HS
VGA_R[0] <= vga_system:vga_system_inst.vga_out_R[0]
VGA_R[1] <= vga_system:vga_system_inst.vga_out_R[1]
VGA_R[2] <= vga_system:vga_system_inst.vga_out_R[2]
VGA_R[3] <= vga_system:vga_system_inst.vga_out_R[3]
VGA_R[4] <= vga_system:vga_system_inst.vga_out_R[4]
VGA_R[5] <= vga_system:vga_system_inst.vga_out_R[5]
VGA_R[6] <= vga_system:vga_system_inst.vga_out_R[6]
VGA_R[7] <= vga_system:vga_system_inst.vga_out_R[7]
VGA_SYNC_N <= <VCC>
VGA_VS <= vga_system:vga_system_inst.vga_out_VS


|MC68K|OnChipM68xxIO:b2v_inst11
RS232_TxData <= ACIA_6850:inst16.TxData
Clk => ACIA_6850:inst16.Clk
Clk => ACIA_BaudRate_Generator:inst1.Clk
Reset_L => inst18.IN0
Reset_L => ACIA_BaudRate_Generator:inst1.Reset_L
IOSelect => M68xxIODecoder:inst.IOSelect
UDS_L => M68xxIODecoder:inst.UDS_L
AS_L => M68xxIODecoder:inst.AS_L
Address[0] => M68xxIODecoder:inst.Address[0]
Address[1] => M68xxIODecoder:inst.Address[1]
Address[1] => ACIA_6850:inst16.RS
Address[2] => M68xxIODecoder:inst.Address[2]
Address[3] => M68xxIODecoder:inst.Address[3]
Address[4] => M68xxIODecoder:inst.Address[4]
Address[5] => M68xxIODecoder:inst.Address[5]
Address[6] => M68xxIODecoder:inst.Address[6]
Address[7] => M68xxIODecoder:inst.Address[7]
Address[8] => M68xxIODecoder:inst.Address[8]
Address[9] => M68xxIODecoder:inst.Address[9]
Address[10] => M68xxIODecoder:inst.Address[10]
Address[11] => M68xxIODecoder:inst.Address[11]
Address[12] => M68xxIODecoder:inst.Address[12]
Address[13] => M68xxIODecoder:inst.Address[13]
Address[14] => M68xxIODecoder:inst.Address[14]
Address[15] => M68xxIODecoder:inst.Address[15]
Address[16] => M68xxIODecoder:inst.Address[16]
Address[17] => M68xxIODecoder:inst.Address[17]
Address[18] => M68xxIODecoder:inst.Address[18]
Address[19] => M68xxIODecoder:inst.Address[19]
Address[20] => M68xxIODecoder:inst.Address[20]
Address[21] => M68xxIODecoder:inst.Address[21]
Address[22] => M68xxIODecoder:inst.Address[22]
Address[23] => M68xxIODecoder:inst.Address[23]
Address[24] => M68xxIODecoder:inst.Address[24]
Address[25] => M68xxIODecoder:inst.Address[25]
Address[26] => M68xxIODecoder:inst.Address[26]
Address[27] => M68xxIODecoder:inst.Address[27]
Address[28] => M68xxIODecoder:inst.Address[28]
Address[29] => M68xxIODecoder:inst.Address[29]
Address[30] => M68xxIODecoder:inst.Address[30]
Address[31] => M68xxIODecoder:inst.Address[31]
WE_L => ACIA_6850:inst16.Write_L
Clock_50Mhz => ACIA_BaudRate_Generator:inst1.Clk_50Mhz
DataIn[0] => ACIA_BaudRate_Generator:inst1.DataIn[0]
DataIn[0] => ACIA_6850:inst16.DataIn[0]
DataIn[1] => ACIA_BaudRate_Generator:inst1.DataIn[1]
DataIn[1] => ACIA_6850:inst16.DataIn[1]
DataIn[2] => ACIA_BaudRate_Generator:inst1.DataIn[2]
DataIn[2] => ACIA_6850:inst16.DataIn[2]
DataIn[3] => ACIA_6850:inst16.DataIn[3]
DataIn[4] => ACIA_6850:inst16.DataIn[4]
DataIn[5] => ACIA_6850:inst16.DataIn[5]
DataIn[6] => ACIA_6850:inst16.DataIn[6]
DataIn[7] => ACIA_6850:inst16.DataIn[7]
RS232_RxData => ACIA_6850:inst16.RxData
ACIA_IRQ <= ACIA_6850:inst16.IRQ_L
DataOut[0] <= ACIA_6850:inst16.DataOut[0]
DataOut[1] <= ACIA_6850:inst16.DataOut[1]
DataOut[2] <= ACIA_6850:inst16.DataOut[2]
DataOut[3] <= ACIA_6850:inst16.DataOut[3]
DataOut[4] <= ACIA_6850:inst16.DataOut[4]
DataOut[5] <= ACIA_6850:inst16.DataOut[5]
DataOut[6] <= ACIA_6850:inst16.DataOut[6]
DataOut[7] <= ACIA_6850:inst16.DataOut[7]


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16
Clk => ACIA_RX:RxDev.Clk
Clk => ACIA_TX:TxDev.Clk
Clk => ReadSR.CLK
Clk => WriteTR.CLK
Clk => ReadRR.CLK
Clk => TranReg[0].CLK
Clk => TranReg[1].CLK
Clk => TranReg[2].CLK
Clk => TranReg[3].CLK
Clk => TranReg[4].CLK
Clk => TranReg[5].CLK
Clk => TranReg[6].CLK
Clk => TranReg[7].CLK
Clk => CtrlReg[0].CLK
Clk => CtrlReg[1].CLK
Clk => CtrlReg[2].CLK
Clk => CtrlReg[3].CLK
Clk => CtrlReg[4].CLK
Clk => CtrlReg[5].CLK
Clk => CtrlReg[6].CLK
Clk => CtrlReg[7].CLK
Clk => StatReg[0].CLK
Clk => StatReg[1].CLK
Clk => StatReg[2].CLK
Clk => StatReg[3].CLK
Clk => StatReg[4].CLK
Clk => StatReg[5].CLK
Clk => StatReg[6].CLK
Clk => StatReg[7].CLK
Clk => Reset.CLK
Clk => DCDDel.CLK
Clk => DCDEdge.CLK
Clk => DCDState[0].CLK
Clk => DCDState[1].CLK
Clk => DCDInt.CLK
Reset_H => Reset.PRESET
CS_H => ReadSR.OUTPUTSELECT
CS_H => WriteTR.OUTPUTSELECT
CS_H => ReadRR.OUTPUTSELECT
CS_H => ACIA_DataOut.IN0
CS_H => CtrlReg[7].ENA
CS_H => CtrlReg[6].ENA
CS_H => CtrlReg[5].ENA
CS_H => CtrlReg[4].ENA
CS_H => CtrlReg[3].ENA
CS_H => CtrlReg[2].ENA
CS_H => CtrlReg[1].ENA
CS_H => CtrlReg[0].ENA
CS_H => TranReg[7].ENA
CS_H => TranReg[6].ENA
CS_H => TranReg[5].ENA
CS_H => TranReg[4].ENA
CS_H => TranReg[3].ENA
CS_H => TranReg[2].ENA
CS_H => TranReg[1].ENA
CS_H => TranReg[0].ENA
Write_L => ReadSR.DATAB
Write_L => ReadRR.DATAA
Write_L => ACIA_DataOut.IN1
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => CtrlReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => TranReg.OUTPUTSELECT
Write_L => WriteTR.DATAA
IRQ_L <= StatReg[7].DB_MAX_OUTPUT_PORT_TYPE
RS => InternalDataOut[7].OUTPUTSELECT
RS => InternalDataOut[6].OUTPUTSELECT
RS => InternalDataOut[5].OUTPUTSELECT
RS => InternalDataOut[4].OUTPUTSELECT
RS => InternalDataOut[3].OUTPUTSELECT
RS => InternalDataOut[2].OUTPUTSELECT
RS => InternalDataOut[1].OUTPUTSELECT
RS => InternalDataOut[0].OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => CtrlReg.OUTPUTSELECT
RS => ReadSR.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => TranReg.OUTPUTSELECT
RS => WriteTR.OUTPUTSELECT
RS => ReadRR.OUTPUTSELECT
DataIn[0] => CtrlReg.DATAB
DataIn[0] => TranReg.DATAB
DataIn[1] => CtrlReg.DATAB
DataIn[1] => TranReg.DATAB
DataIn[2] => CtrlReg.DATAB
DataIn[2] => TranReg.DATAB
DataIn[3] => CtrlReg.DATAB
DataIn[3] => TranReg.DATAB
DataIn[4] => CtrlReg.DATAB
DataIn[4] => TranReg.DATAB
DataIn[5] => CtrlReg.DATAB
DataIn[5] => TranReg.DATAB
DataIn[6] => CtrlReg.DATAB
DataIn[6] => TranReg.DATAB
DataIn[7] => CtrlReg.DATAB
DataIn[7] => TranReg.DATAB
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
RxClock => ACIA_RX:RxDev.RxClk
TxClock => ACIA_TX:TxDev.TxClk
RxData => ACIA_RX:RxDev.RxDat
TxData <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DCD_L => RxRst.IN1
DCD_L => DCDEdge.IN1
DCD_L => DCDDel.DATAIN
CTS_L => StatReg[3].DATAIN
CTS_L => StatReg.IN1
RTS_L <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_RX:RxDev
Clk => RxState[0].CLK
Clk => RxState[1].CLK
Clk => RxBitCount[0].CLK
Clk => RxBitCount[1].CLK
Clk => RxBitCount[2].CLK
Clk => RxAck.CLK
Clk => RxParity.CLK
Clk => RxDout[0]~reg0.CLK
Clk => RxDout[1]~reg0.CLK
Clk => RxDout[2]~reg0.CLK
Clk => RxDout[3]~reg0.CLK
Clk => RxDout[4]~reg0.CLK
Clk => RxDout[5]~reg0.CLK
Clk => RxDout[6]~reg0.CLK
Clk => RxDout[7]~reg0.CLK
Clk => RxShiftReg[0].CLK
Clk => RxShiftReg[1].CLK
Clk => RxShiftReg[2].CLK
Clk => RxShiftReg[3].CLK
Clk => RxShiftReg[4].CLK
Clk => RxShiftReg[5].CLK
Clk => RxShiftReg[6].CLK
Clk => RxShiftReg[7].CLK
Clk => RxPErr~reg0.CLK
Clk => RxOErr~reg0.CLK
Clk => RxFErr~reg0.CLK
Clk => RxReq.CLK
Clk => RxReady.CLK
Clk => RxClkEdge.CLK
Clk => RxClkDel.CLK
Clk => RxDatEdge.CLK
Clk => RxDatDel2.CLK
Clk => RxDatDel1.CLK
Clk => RxDatDel0.CLK
Clk => RxClkCnt[0].CLK
Clk => RxClkCnt[1].CLK
Clk => RxClkCnt[2].CLK
Clk => RxClkCnt[3].CLK
Clk => RxClkCnt[4].CLK
Clk => RxClkCnt[5].CLK
Clk => RxBdEdge.CLK
Clk => RxBdDel.CLK
RxRst => RxReq.ACLR
RxRst => RxReady.ACLR
RxRst => RxState[0].ACLR
RxRst => RxState[1].ACLR
RxRst => RxBitCount[0].ACLR
RxRst => RxBitCount[1].ACLR
RxRst => RxBitCount[2].ACLR
RxRst => RxAck.ACLR
RxRst => RxParity.ACLR
RxRst => RxDout[0]~reg0.ACLR
RxRst => RxDout[1]~reg0.ACLR
RxRst => RxDout[2]~reg0.ACLR
RxRst => RxDout[3]~reg0.ACLR
RxRst => RxDout[4]~reg0.ACLR
RxRst => RxDout[5]~reg0.ACLR
RxRst => RxDout[6]~reg0.ACLR
RxRst => RxDout[7]~reg0.ACLR
RxRst => RxShiftReg[0].ACLR
RxRst => RxShiftReg[1].ACLR
RxRst => RxShiftReg[2].ACLR
RxRst => RxShiftReg[3].ACLR
RxRst => RxShiftReg[4].ACLR
RxRst => RxShiftReg[5].ACLR
RxRst => RxShiftReg[6].ACLR
RxRst => RxShiftReg[7].ACLR
RxRst => RxPErr~reg0.ACLR
RxRst => RxOErr~reg0.ACLR
RxRst => RxFErr~reg0.ACLR
RxRst => RxBdEdge.ACLR
RxRst => RxBdDel.ACLR
RxRst => RxClkCnt[0].ACLR
RxRst => RxClkCnt[1].ACLR
RxRst => RxClkCnt[2].ACLR
RxRst => RxClkCnt[3].ACLR
RxRst => RxClkCnt[4].ACLR
RxRst => RxClkCnt[5].ACLR
RxRst => RxDatEdge.ACLR
RxRst => RxDatDel2.ACLR
RxRst => RxDatDel1.ACLR
RxRst => RxDatDel0.ACLR
RxRst => RxClkEdge.ACLR
RxRst => RxClkDel.ACLR
RxRd => RxReady.OUTPUTSELECT
RxRd => RxReq.OUTPUTSELECT
WdFmt[0] => RxPErr.OUTPUTSELECT
WdFmt[1] => RxState.DATAB
WdFmt[2] => Mux12.IN1
WdFmt[2] => RxState.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
WdFmt[2] => RxShiftReg.OUTPUTSELECT
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
RxClk => RxClkEdge.IN1
RxClk => Mux0.IN3
RxClk => RxClkDel.DATAIN
RxDat => RxDatDel0.DATAIN
RxDat => RxDatEdge.IN1
RxFErr <= RxFErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxOErr <= RxOErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxPErr <= RxPErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxRdy <= RxReady.DB_MAX_OUTPUT_PORT_TYPE
RxDout[0] <= RxDout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[1] <= RxDout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[2] <= RxDout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[3] <= RxDout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[4] <= RxDout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[5] <= RxDout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[6] <= RxDout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxDout[7] <= RxDout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_6850:inst16|ACIA_TX:TxDev
Clk => TxState[0].CLK
Clk => TxState[1].CLK
Clk => TxState[2].CLK
Clk => TxAck.CLK
Clk => TxBitCount[0].CLK
Clk => TxBitCount[1].CLK
Clk => TxBitCount[2].CLK
Clk => TxParity.CLK
Clk => TxShiftReg[0].CLK
Clk => TxShiftReg[1].CLK
Clk => TxShiftReg[2].CLK
Clk => TxShiftReg[3].CLK
Clk => TxShiftReg[4].CLK
Clk => TxShiftReg[5].CLK
Clk => TxShiftReg[6].CLK
Clk => TxShiftReg[7].CLK
Clk => TxDat~reg0.CLK
Clk => TxEmp~reg0.CLK
Clk => TxReq.CLK
Clk => TxClkEdge.CLK
Clk => TxClkDel.CLK
Clk => TxClkCnt[0].CLK
Clk => TxClkCnt[1].CLK
Clk => TxClkCnt[2].CLK
Clk => TxClkCnt[3].CLK
Clk => TxClkCnt[4].CLK
Clk => TxClkCnt[5].CLK
Clk => TxBdEdge.CLK
Clk => TxBdDel.CLK
TxRst => TxState[0].ACLR
TxRst => TxState[1].ACLR
TxRst => TxState[2].ACLR
TxRst => TxAck.ACLR
TxRst => TxBitCount[0].ACLR
TxRst => TxBitCount[1].ACLR
TxRst => TxBitCount[2].ACLR
TxRst => TxParity.ACLR
TxRst => TxShiftReg[0].ACLR
TxRst => TxShiftReg[1].ACLR
TxRst => TxShiftReg[2].ACLR
TxRst => TxShiftReg[3].ACLR
TxRst => TxShiftReg[4].ACLR
TxRst => TxShiftReg[5].ACLR
TxRst => TxShiftReg[6].ACLR
TxRst => TxShiftReg[7].ACLR
TxRst => TxDat~reg0.PRESET
TxRst => TxEmp~reg0.PRESET
TxRst => TxReq.ACLR
TxRst => TxBdEdge.ACLR
TxRst => TxBdDel.ACLR
TxRst => TxClkCnt[0].ACLR
TxRst => TxClkCnt[1].ACLR
TxRst => TxClkCnt[2].ACLR
TxRst => TxClkCnt[3].ACLR
TxRst => TxClkCnt[4].ACLR
TxRst => TxClkCnt[5].ACLR
TxRst => TxClkEdge.ACLR
TxRst => TxClkDel.ACLR
TxWr => TxReq.OUTPUTSELECT
TxWr => TxEmp.OUTPUTSELECT
TxDin[0] => Mux13.IN0
TxDin[1] => Mux12.IN0
TxDin[2] => Mux11.IN0
TxDin[3] => Mux10.IN0
TxDin[4] => Mux9.IN0
TxDin[5] => Mux8.IN0
TxDin[6] => Mux7.IN0
TxDin[7] => Mux6.IN1
WdFmt[0] => TxDat.OUTPUTSELECT
WdFmt[0] => TxState.DATAB
WdFmt[1] => acia_tx_transmit.IN0
WdFmt[1] => Mux3.IN6
WdFmt[2] => acia_tx_transmit.IN1
WdFmt[2] => Mux17.IN1
BdFmt[0] => Mux0.IN2
BdFmt[1] => Mux0.IN1
TxClk => Mux0.IN3
TxClk => TxClkDel.DATAIN
TxClk => TxClkEdge.IN1
TxDat <= TxDat~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEmp <= TxEmp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:b2v_inst11|M68xxIODecoder:inst
Address[0] => Equal1.IN7
Address[0] => Equal2.IN7
Address[0] => Equal3.IN7
Address[1] => Equal1.IN6
Address[1] => Equal2.IN6
Address[1] => Equal3.IN6
Address[2] => Equal1.IN5
Address[2] => Equal2.IN5
Address[2] => Equal3.IN5
Address[3] => Equal1.IN4
Address[3] => Equal2.IN4
Address[3] => Equal3.IN4
Address[4] => Equal0.IN55
Address[5] => Equal0.IN54
Address[6] => Equal0.IN53
Address[7] => Equal0.IN52
Address[8] => Equal0.IN51
Address[9] => Equal0.IN50
Address[10] => Equal0.IN49
Address[11] => Equal0.IN48
Address[12] => Equal0.IN47
Address[13] => Equal0.IN46
Address[14] => Equal0.IN45
Address[15] => Equal0.IN44
Address[16] => Equal0.IN43
Address[17] => Equal0.IN42
Address[18] => Equal0.IN41
Address[19] => Equal0.IN40
Address[20] => Equal0.IN39
Address[21] => Equal0.IN38
Address[22] => Equal0.IN37
Address[23] => Equal0.IN36
Address[24] => Equal0.IN35
Address[25] => Equal0.IN34
Address[26] => Equal0.IN33
Address[27] => Equal0.IN32
Address[28] => Equal0.IN31
Address[29] => Equal0.IN30
Address[30] => Equal0.IN29
Address[31] => Equal0.IN28
IOSelect => ACIA1_Port_Enable.OUTPUTSELECT
IOSelect => ACIA1_Baud_Enable.OUTPUTSELECT
UDS_L => process_0.IN1
AS_L => process_0.IN1
ACIA1_Port_Enable <= ACIA1_Port_Enable.DB_MAX_OUTPUT_PORT_TYPE
ACIA1_Baud_Enable <= ACIA1_Baud_Enable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1
ACIA_Clock <= ACIA_Clock:inst20.ACIA_Clk
Clk_50Mhz => ACIA_Clock:inst20.Clk
Enable_H => Latch3Bit:inst1.Enable
Clk => Latch3Bit:inst1.Clk
Reset_L => Latch3Bit:inst1.Reset
DataIn[0] => Latch3Bit:inst1.DataIn[0]
DataIn[1] => Latch3Bit:inst1.DataIn[1]
DataIn[2] => Latch3Bit:inst1.DataIn[2]


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20
Clk => ACIA_Count[0].CLK
Clk => ACIA_Count[1].CLK
Clk => ACIA_Count[2].CLK
Clk => ACIA_Count[3].CLK
Clk => ACIA_Count[4].CLK
Clk => ACIA_Count[5].CLK
Clk => ACIA_Count[6].CLK
Clk => ACIA_Count[7].CLK
Clk => ACIA_Count[8].CLK
Clk => ACIA_Count[9].CLK
Clk => ACIA_Count[10].CLK
Clk => ACIA_Count[11].CLK
Clk => ACIA_Clk~reg0.CLK
ACIA_Clk <= ACIA_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
BaudRateSelect[0] => Equal0.IN5
BaudRateSelect[0] => Equal1.IN5
BaudRateSelect[0] => Equal2.IN5
BaudRateSelect[0] => Equal3.IN5
BaudRateSelect[0] => Equal4.IN5
BaudRateSelect[1] => Equal0.IN4
BaudRateSelect[1] => Equal1.IN4
BaudRateSelect[1] => Equal2.IN4
BaudRateSelect[1] => Equal3.IN4
BaudRateSelect[1] => Equal4.IN4
BaudRateSelect[2] => Equal0.IN3
BaudRateSelect[2] => Equal1.IN3
BaudRateSelect[2] => Equal2.IN3
BaudRateSelect[2] => Equal3.IN3
BaudRateSelect[2] => Equal4.IN3


|MC68K|OnChipM68xxIO:b2v_inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|CPU_DMA_Mux:b2v_inst14
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => AddressOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => DataOut.OUTPUTSELECT
CPU_DMA_Select => AS_L.OUTPUTSELECT
CPU_DMA_Select => RW.OUTPUTSELECT
CPU_DMA_Select => UDS_L.OUTPUTSELECT
CPU_DMA_Select => LDS_L.OUTPUTSELECT
DMA_Address[0] => AddressOut.DATAA
DMA_Address[1] => AddressOut.DATAA
DMA_Address[2] => AddressOut.DATAA
DMA_Address[3] => AddressOut.DATAA
DMA_Address[4] => AddressOut.DATAA
DMA_Address[5] => AddressOut.DATAA
DMA_Address[6] => AddressOut.DATAA
DMA_Address[7] => AddressOut.DATAA
DMA_Address[8] => AddressOut.DATAA
DMA_Address[9] => AddressOut.DATAA
DMA_Address[10] => AddressOut.DATAA
DMA_Address[11] => AddressOut.DATAA
DMA_Address[12] => AddressOut.DATAA
DMA_Address[13] => AddressOut.DATAA
DMA_Address[14] => AddressOut.DATAA
DMA_Address[15] => AddressOut.DATAA
DMA_Address[16] => AddressOut.DATAA
DMA_Address[17] => AddressOut.DATAA
DMA_Address[18] => AddressOut.DATAA
DMA_Address[19] => AddressOut.DATAA
DMA_Address[20] => AddressOut.DATAA
DMA_Address[21] => AddressOut.DATAA
DMA_Address[22] => AddressOut.DATAA
DMA_Address[23] => AddressOut.DATAA
DMA_Address[24] => AddressOut.DATAA
DMA_Address[25] => AddressOut.DATAA
DMA_Address[26] => AddressOut.DATAA
DMA_Address[27] => AddressOut.DATAA
DMA_Address[28] => AddressOut.DATAA
DMA_Address[29] => AddressOut.DATAA
DMA_Address[30] => AddressOut.DATAA
DMA_Address[31] => AddressOut.DATAA
DMA_DataBusOut[0] => DataOut.DATAA
DMA_DataBusOut[1] => DataOut.DATAA
DMA_DataBusOut[2] => DataOut.DATAA
DMA_DataBusOut[3] => DataOut.DATAA
DMA_DataBusOut[4] => DataOut.DATAA
DMA_DataBusOut[5] => DataOut.DATAA
DMA_DataBusOut[6] => DataOut.DATAA
DMA_DataBusOut[7] => DataOut.DATAA
DMA_DataBusOut[8] => DataOut.DATAA
DMA_DataBusOut[9] => DataOut.DATAA
DMA_DataBusOut[10] => DataOut.DATAA
DMA_DataBusOut[11] => DataOut.DATAA
DMA_DataBusOut[12] => DataOut.DATAA
DMA_DataBusOut[13] => DataOut.DATAA
DMA_DataBusOut[14] => DataOut.DATAA
DMA_DataBusOut[15] => DataOut.DATAA
DMA_AS_L => AS_L.DATAA
DMA_RW => RW.DATAA
DMA_UDS_L => UDS_L.DATAA
DMA_LDS_L => LDS_L.DATAA
CPU_Address[0] => AddressOut.DATAB
CPU_Address[1] => AddressOut.DATAB
CPU_Address[2] => AddressOut.DATAB
CPU_Address[3] => AddressOut.DATAB
CPU_Address[4] => AddressOut.DATAB
CPU_Address[5] => AddressOut.DATAB
CPU_Address[6] => AddressOut.DATAB
CPU_Address[7] => AddressOut.DATAB
CPU_Address[8] => AddressOut.DATAB
CPU_Address[9] => AddressOut.DATAB
CPU_Address[10] => AddressOut.DATAB
CPU_Address[11] => AddressOut.DATAB
CPU_Address[12] => AddressOut.DATAB
CPU_Address[13] => AddressOut.DATAB
CPU_Address[14] => AddressOut.DATAB
CPU_Address[15] => AddressOut.DATAB
CPU_Address[16] => AddressOut.DATAB
CPU_Address[17] => AddressOut.DATAB
CPU_Address[18] => AddressOut.DATAB
CPU_Address[19] => AddressOut.DATAB
CPU_Address[20] => AddressOut.DATAB
CPU_Address[21] => AddressOut.DATAB
CPU_Address[22] => AddressOut.DATAB
CPU_Address[23] => AddressOut.DATAB
CPU_Address[24] => AddressOut.DATAB
CPU_Address[25] => AddressOut.DATAB
CPU_Address[26] => AddressOut.DATAB
CPU_Address[27] => AddressOut.DATAB
CPU_Address[28] => AddressOut.DATAB
CPU_Address[29] => AddressOut.DATAB
CPU_Address[30] => AddressOut.DATAB
CPU_Address[31] => AddressOut.DATAB
CPU_DataBusOut[0] => DataOut.DATAB
CPU_DataBusOut[1] => DataOut.DATAB
CPU_DataBusOut[2] => DataOut.DATAB
CPU_DataBusOut[3] => DataOut.DATAB
CPU_DataBusOut[4] => DataOut.DATAB
CPU_DataBusOut[5] => DataOut.DATAB
CPU_DataBusOut[6] => DataOut.DATAB
CPU_DataBusOut[7] => DataOut.DATAB
CPU_DataBusOut[8] => DataOut.DATAB
CPU_DataBusOut[9] => DataOut.DATAB
CPU_DataBusOut[10] => DataOut.DATAB
CPU_DataBusOut[11] => DataOut.DATAB
CPU_DataBusOut[12] => DataOut.DATAB
CPU_DataBusOut[13] => DataOut.DATAB
CPU_DataBusOut[14] => DataOut.DATAB
CPU_DataBusOut[15] => DataOut.DATAB
CPU_AS_L => AS_L.DATAB
CPU_UDS_L => UDS_L.DATAB
CPU_LDS_L => LDS_L.DATAB
CPU_RW => RW.DATAB
AddressOut[0] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[1] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[2] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[3] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[4] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[5] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[6] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[7] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[8] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[9] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[10] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[11] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[12] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[13] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[14] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[15] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[16] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[17] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[18] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[19] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[20] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[21] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[22] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[23] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[24] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[25] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[26] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[27] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[28] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[29] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[30] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
AddressOut[31] <= AddressOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
AS_L <= AS_L.DB_MAX_OUTPUT_PORT_TYPE
UDS_L <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE
LDS_L <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:b2v_inst16
DataOut[0] <= lpm_bustri0:inst.tridata[0]
DataOut[1] <= lpm_bustri0:inst.tridata[1]
DataOut[2] <= lpm_bustri0:inst.tridata[2]
DataOut[3] <= lpm_bustri0:inst.tridata[3]
DataOut[4] <= lpm_bustri0:inst.tridata[4]
DataOut[5] <= lpm_bustri0:inst.tridata[5]
DataOut[6] <= lpm_bustri0:inst.tridata[6]
DataOut[7] <= lpm_bustri0:inst.tridata[7]
DataOut[8] <= lpm_bustri0:inst.tridata[8]
DataOut[9] <= lpm_bustri0:inst.tridata[9]
DataOut[10] <= lpm_bustri0:inst.tridata[10]
DataOut[11] <= lpm_bustri0:inst.tridata[11]
DataOut[12] <= lpm_bustri0:inst.tridata[12]
DataOut[13] <= lpm_bustri0:inst.tridata[13]
DataOut[14] <= lpm_bustri0:inst.tridata[14]
DataOut[15] <= lpm_bustri0:inst.tridata[15]
RomSelect_H => lpm_bustri0:inst.enabledt
Clock => inst2.IN0
Address[0] => OnChipRom16KWord:inst3.address[0]
Address[1] => OnChipRom16KWord:inst3.address[1]
Address[2] => OnChipRom16KWord:inst3.address[2]
Address[3] => OnChipRom16KWord:inst3.address[3]
Address[4] => OnChipRom16KWord:inst3.address[4]
Address[5] => OnChipRom16KWord:inst3.address[5]
Address[6] => OnChipRom16KWord:inst3.address[6]
Address[7] => OnChipRom16KWord:inst3.address[7]
Address[8] => OnChipRom16KWord:inst3.address[8]
Address[9] => OnChipRom16KWord:inst3.address[9]
Address[10] => OnChipRom16KWord:inst3.address[10]
Address[11] => OnChipRom16KWord:inst3.address[11]
Address[12] => OnChipRom16KWord:inst3.address[12]
Address[13] => OnChipRom16KWord:inst3.address[13]


|MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|OnChipROM16KWords:b2v_inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s2k1:auto_generated.address_a[0]
address_a[1] => altsyncram_s2k1:auto_generated.address_a[1]
address_a[2] => altsyncram_s2k1:auto_generated.address_a[2]
address_a[3] => altsyncram_s2k1:auto_generated.address_a[3]
address_a[4] => altsyncram_s2k1:auto_generated.address_a[4]
address_a[5] => altsyncram_s2k1:auto_generated.address_a[5]
address_a[6] => altsyncram_s2k1:auto_generated.address_a[6]
address_a[7] => altsyncram_s2k1:auto_generated.address_a[7]
address_a[8] => altsyncram_s2k1:auto_generated.address_a[8]
address_a[9] => altsyncram_s2k1:auto_generated.address_a[9]
address_a[10] => altsyncram_s2k1:auto_generated.address_a[10]
address_a[11] => altsyncram_s2k1:auto_generated.address_a[11]
address_a[12] => altsyncram_s2k1:auto_generated.address_a[12]
address_a[13] => altsyncram_s2k1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s2k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s2k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s2k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s2k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s2k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s2k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s2k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s2k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s2k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_s2k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_s2k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_s2k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_s2k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_s2k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_s2k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_s2k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_s2k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated
address_a[0] => altsyncram_enl2:altsyncram1.address_a[0]
address_a[1] => altsyncram_enl2:altsyncram1.address_a[1]
address_a[2] => altsyncram_enl2:altsyncram1.address_a[2]
address_a[3] => altsyncram_enl2:altsyncram1.address_a[3]
address_a[4] => altsyncram_enl2:altsyncram1.address_a[4]
address_a[5] => altsyncram_enl2:altsyncram1.address_a[5]
address_a[6] => altsyncram_enl2:altsyncram1.address_a[6]
address_a[7] => altsyncram_enl2:altsyncram1.address_a[7]
address_a[8] => altsyncram_enl2:altsyncram1.address_a[8]
address_a[9] => altsyncram_enl2:altsyncram1.address_a[9]
address_a[10] => altsyncram_enl2:altsyncram1.address_a[10]
address_a[11] => altsyncram_enl2:altsyncram1.address_a[11]
address_a[12] => altsyncram_enl2:altsyncram1.address_a[12]
address_a[13] => altsyncram_enl2:altsyncram1.address_a[13]
clock0 => altsyncram_enl2:altsyncram1.clock0
q_a[0] <= altsyncram_enl2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_enl2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_enl2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_enl2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_enl2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_enl2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_enl2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_enl2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_enl2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_enl2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_enl2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_enl2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_enl2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_enl2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_enl2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_enl2:altsyncram1.q_a[15]


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_b => decode_5la:decode5.enable


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|altsyncram_enl2:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MC68K|OnChipROM16KWords:b2v_inst16|OnChipRom16KWord:inst3|altsyncram:altsyncram_component|altsyncram_s2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:b2v_inst17
AS_L <= TG68:inst.as
Clk => TG68:inst.clk
Clk => BusRequestLogic:inst1.Clock
Reset_L => TG68:inst.reset
Reset_L => BusRequestLogic:inst1.Reset_L
BR_L => BusRequestLogic:inst1.BR_L
BGACK_L => BusRequestLogic:inst1.BGACK_L
Dtack_L => TG68:inst.dtack
DataBusIn[0] => TG68:inst.data_in[0]
DataBusIn[1] => TG68:inst.data_in[1]
DataBusIn[2] => TG68:inst.data_in[2]
DataBusIn[3] => TG68:inst.data_in[3]
DataBusIn[4] => TG68:inst.data_in[4]
DataBusIn[5] => TG68:inst.data_in[5]
DataBusIn[6] => TG68:inst.data_in[6]
DataBusIn[7] => TG68:inst.data_in[7]
DataBusIn[8] => TG68:inst.data_in[8]
DataBusIn[9] => TG68:inst.data_in[9]
DataBusIn[10] => TG68:inst.data_in[10]
DataBusIn[11] => TG68:inst.data_in[11]
DataBusIn[12] => TG68:inst.data_in[12]
DataBusIn[13] => TG68:inst.data_in[13]
DataBusIn[14] => TG68:inst.data_in[14]
DataBusIn[15] => TG68:inst.data_in[15]
IPL[0] => TG68:inst.IPL[0]
IPL[1] => TG68:inst.IPL[1]
IPL[2] => TG68:inst.IPL[2]
UDS_L <= TG68:inst.uds
LDS_L <= TG68:inst.lds
RW <= TG68:inst.rw
BG_L <= BusRequestLogic:inst1.BG_L
Address[0] <= TG68:inst.addr[0]
Address[1] <= TG68:inst.addr[1]
Address[2] <= TG68:inst.addr[2]
Address[3] <= TG68:inst.addr[3]
Address[4] <= TG68:inst.addr[4]
Address[5] <= TG68:inst.addr[5]
Address[6] <= TG68:inst.addr[6]
Address[7] <= TG68:inst.addr[7]
Address[8] <= TG68:inst.addr[8]
Address[9] <= TG68:inst.addr[9]
Address[10] <= TG68:inst.addr[10]
Address[11] <= TG68:inst.addr[11]
Address[12] <= TG68:inst.addr[12]
Address[13] <= TG68:inst.addr[13]
Address[14] <= TG68:inst.addr[14]
Address[15] <= TG68:inst.addr[15]
Address[16] <= TG68:inst.addr[16]
Address[17] <= TG68:inst.addr[17]
Address[18] <= TG68:inst.addr[18]
Address[19] <= TG68:inst.addr[19]
Address[20] <= TG68:inst.addr[20]
Address[21] <= TG68:inst.addr[21]
Address[22] <= TG68:inst.addr[22]
Address[23] <= TG68:inst.addr[23]
Address[24] <= TG68:inst.addr[24]
Address[25] <= TG68:inst.addr[25]
Address[26] <= TG68:inst.addr[26]
Address[27] <= TG68:inst.addr[27]
Address[28] <= TG68:inst.addr[28]
Address[29] <= TG68:inst.addr[29]
Address[30] <= TG68:inst.addr[30]
Address[31] <= TG68:inst.addr[31]
DataBusOut[0] <= TG68:inst.data_out[0]
DataBusOut[1] <= TG68:inst.data_out[1]
DataBusOut[2] <= TG68:inst.data_out[2]
DataBusOut[3] <= TG68:inst.data_out[3]
DataBusOut[4] <= TG68:inst.data_out[4]
DataBusOut[5] <= TG68:inst.data_out[5]
DataBusOut[6] <= TG68:inst.data_out[6]
DataBusOut[7] <= TG68:inst.data_out[7]
DataBusOut[8] <= TG68:inst.data_out[8]
DataBusOut[9] <= TG68:inst.data_out[9]
DataBusOut[10] <= TG68:inst.data_out[10]
DataBusOut[11] <= TG68:inst.data_out[11]
DataBusOut[12] <= TG68:inst.data_out[12]
DataBusOut[13] <= TG68:inst.data_out[13]
DataBusOut[14] <= TG68:inst.data_out[14]
DataBusOut[15] <= TG68:inst.data_out[15]


|MC68K|M68000CPU:b2v_inst17|TG68:inst
clk => lds_s.CLK
clk => uds_s.CLK
clk => rw_s.CLK
clk => as_s.CLK
clk => S_state[0].CLK
clk => S_state[1].CLK
clk => TG68_fast:TG68_fast_inst.clk
clk => waitm.CLK
clk => drive_data~reg0.CLK
clk => cpuIPL[0].CLK
clk => cpuIPL[1].CLK
clk => cpuIPL[2].CLK
clk => clkena_e.CLK
clk => lds_e.CLK
clk => uds_e.CLK
clk => rw_e.CLK
clk => as_e.CLK
reset => TG68_fast:TG68_fast_inst.reset
reset => drive_data~reg0.ACLR
reset => cpuIPL[0].PRESET
reset => cpuIPL[1].PRESET
reset => cpuIPL[2].PRESET
reset => clkena_e.ACLR
reset => lds_e.PRESET
reset => uds_e.PRESET
reset => rw_e.PRESET
reset => as_e.PRESET
reset => lds_s.PRESET
reset => uds_s.PRESET
reset => rw_s.PRESET
reset => as_s.PRESET
reset => S_state[0].PRESET
reset => S_state[1].PRESET
reset => waitm.ENA
clkena_in => clkena.IN1
clkena_in => waitm.OUTPUTSELECT
clkena_in => lds_s.ENA
clkena_in => S_state[1].ENA
clkena_in => S_state[0].ENA
clkena_in => as_s.ENA
clkena_in => rw_s.ENA
clkena_in => uds_s.ENA
clkena_in => as_e.ENA
clkena_in => rw_e.ENA
clkena_in => uds_e.ENA
clkena_in => lds_e.ENA
clkena_in => clkena_e.ENA
clkena_in => cpuIPL[2].ENA
clkena_in => cpuIPL[1].ENA
clkena_in => cpuIPL[0].ENA
clkena_in => drive_data~reg0.ENA
data_in[0] => TG68_fast:TG68_fast_inst.data_in[0]
data_in[1] => TG68_fast:TG68_fast_inst.data_in[1]
data_in[2] => TG68_fast:TG68_fast_inst.data_in[2]
data_in[3] => TG68_fast:TG68_fast_inst.data_in[3]
data_in[4] => TG68_fast:TG68_fast_inst.data_in[4]
data_in[5] => TG68_fast:TG68_fast_inst.data_in[5]
data_in[6] => TG68_fast:TG68_fast_inst.data_in[6]
data_in[7] => TG68_fast:TG68_fast_inst.data_in[7]
data_in[8] => TG68_fast:TG68_fast_inst.data_in[8]
data_in[9] => TG68_fast:TG68_fast_inst.data_in[9]
data_in[10] => TG68_fast:TG68_fast_inst.data_in[10]
data_in[11] => TG68_fast:TG68_fast_inst.data_in[11]
data_in[12] => TG68_fast:TG68_fast_inst.data_in[12]
data_in[13] => TG68_fast:TG68_fast_inst.data_in[13]
data_in[14] => TG68_fast:TG68_fast_inst.data_in[14]
data_in[15] => TG68_fast:TG68_fast_inst.data_in[15]
IPL[0] => Mux11.IN0
IPL[1] => Mux10.IN0
IPL[2] => Mux9.IN0
dtack => waitm.DATAA
dtack => clkena_e.DATAA
addr[0] <= TG68_fast:TG68_fast_inst.address[0]
addr[1] <= TG68_fast:TG68_fast_inst.address[1]
addr[2] <= TG68_fast:TG68_fast_inst.address[2]
addr[3] <= TG68_fast:TG68_fast_inst.address[3]
addr[4] <= TG68_fast:TG68_fast_inst.address[4]
addr[5] <= TG68_fast:TG68_fast_inst.address[5]
addr[6] <= TG68_fast:TG68_fast_inst.address[6]
addr[7] <= TG68_fast:TG68_fast_inst.address[7]
addr[8] <= TG68_fast:TG68_fast_inst.address[8]
addr[9] <= TG68_fast:TG68_fast_inst.address[9]
addr[10] <= TG68_fast:TG68_fast_inst.address[10]
addr[11] <= TG68_fast:TG68_fast_inst.address[11]
addr[12] <= TG68_fast:TG68_fast_inst.address[12]
addr[13] <= TG68_fast:TG68_fast_inst.address[13]
addr[14] <= TG68_fast:TG68_fast_inst.address[14]
addr[15] <= TG68_fast:TG68_fast_inst.address[15]
addr[16] <= TG68_fast:TG68_fast_inst.address[16]
addr[17] <= TG68_fast:TG68_fast_inst.address[17]
addr[18] <= TG68_fast:TG68_fast_inst.address[18]
addr[19] <= TG68_fast:TG68_fast_inst.address[19]
addr[20] <= TG68_fast:TG68_fast_inst.address[20]
addr[21] <= TG68_fast:TG68_fast_inst.address[21]
addr[22] <= TG68_fast:TG68_fast_inst.address[22]
addr[23] <= TG68_fast:TG68_fast_inst.address[23]
addr[24] <= TG68_fast:TG68_fast_inst.address[24]
addr[25] <= TG68_fast:TG68_fast_inst.address[25]
addr[26] <= TG68_fast:TG68_fast_inst.address[26]
addr[27] <= TG68_fast:TG68_fast_inst.address[27]
addr[28] <= TG68_fast:TG68_fast_inst.address[28]
addr[29] <= TG68_fast:TG68_fast_inst.address[29]
addr[30] <= TG68_fast:TG68_fast_inst.address[30]
addr[31] <= TG68_fast:TG68_fast_inst.address[31]
data_out[0] <= TG68_fast:TG68_fast_inst.data_write[0]
data_out[1] <= TG68_fast:TG68_fast_inst.data_write[1]
data_out[2] <= TG68_fast:TG68_fast_inst.data_write[2]
data_out[3] <= TG68_fast:TG68_fast_inst.data_write[3]
data_out[4] <= TG68_fast:TG68_fast_inst.data_write[4]
data_out[5] <= TG68_fast:TG68_fast_inst.data_write[5]
data_out[6] <= TG68_fast:TG68_fast_inst.data_write[6]
data_out[7] <= TG68_fast:TG68_fast_inst.data_write[7]
data_out[8] <= TG68_fast:TG68_fast_inst.data_write[8]
data_out[9] <= TG68_fast:TG68_fast_inst.data_write[9]
data_out[10] <= TG68_fast:TG68_fast_inst.data_write[10]
data_out[11] <= TG68_fast:TG68_fast_inst.data_write[11]
data_out[12] <= TG68_fast:TG68_fast_inst.data_write[12]
data_out[13] <= TG68_fast:TG68_fast_inst.data_write[13]
data_out[14] <= TG68_fast:TG68_fast_inst.data_write[14]
data_out[15] <= TG68_fast:TG68_fast_inst.data_write[15]
as <= as.DB_MAX_OUTPUT_PORT_TYPE
uds <= uds.DB_MAX_OUTPUT_PORT_TYPE
lds <= lds.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
drive_data <= drive_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst
clk => regfile_low~21.CLK
clk => regfile_low~0.CLK
clk => regfile_low~1.CLK
clk => regfile_low~2.CLK
clk => regfile_low~3.CLK
clk => regfile_low~4.CLK
clk => regfile_low~5.CLK
clk => regfile_low~6.CLK
clk => regfile_low~7.CLK
clk => regfile_low~8.CLK
clk => regfile_low~9.CLK
clk => regfile_low~10.CLK
clk => regfile_low~11.CLK
clk => regfile_low~12.CLK
clk => regfile_low~13.CLK
clk => regfile_low~14.CLK
clk => regfile_low~15.CLK
clk => regfile_low~16.CLK
clk => regfile_low~17.CLK
clk => regfile_low~18.CLK
clk => regfile_low~19.CLK
clk => regfile_low~20.CLK
clk => regfile_high~0.CLK
clk => regfile_high~1.CLK
clk => regfile_high~2.CLK
clk => regfile_high~3.CLK
clk => regfile_high~4.CLK
clk => regfile_high~5.CLK
clk => regfile_high~6.CLK
clk => regfile_high~7.CLK
clk => regfile_high~8.CLK
clk => regfile_high~9.CLK
clk => regfile_high~10.CLK
clk => regfile_high~11.CLK
clk => regfile_high~12.CLK
clk => regfile_high~13.CLK
clk => regfile_high~14.CLK
clk => regfile_high~15.CLK
clk => regfile_high~16.CLK
clk => regfile_high~17.CLK
clk => regfile_high~18.CLK
clk => regfile_high~19.CLK
clk => regfile_high~20.CLK
clk => regfile_high~21.CLK
clk => movem_mask[0].CLK
clk => movem_mask[1].CLK
clk => movem_mask[2].CLK
clk => movem_mask[3].CLK
clk => movem_mask[4].CLK
clk => movem_mask[5].CLK
clk => movem_mask[6].CLK
clk => movem_mask[7].CLK
clk => movem_mask[8].CLK
clk => movem_mask[9].CLK
clk => movem_mask[10].CLK
clk => movem_mask[11].CLK
clk => movem_mask[12].CLK
clk => movem_mask[13].CLK
clk => movem_mask[14].CLK
clk => movem_mask[15].CLK
clk => maskzero.CLK
clk => movem_addr.CLK
clk => movem_busy.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_sign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => OP1sign.CLK
clk => trapd.CLK
clk => micro_state[0].CLK
clk => micro_state[1].CLK
clk => micro_state[2].CLK
clk => micro_state[3].CLK
clk => micro_state[4].CLK
clk => micro_state[5].CLK
clk => micro_state[6].CLK
clk => SVmode.CLK
clk => Flags[0].CLK
clk => Flags[1].CLK
clk => Flags[2].CLK
clk => Flags[3].CLK
clk => Flags[4].CLK
clk => Flags[5].CLK
clk => Flags[6].CLK
clk => Flags[7].CLK
clk => Flags[8].CLK
clk => Flags[9].CLK
clk => Flags[10].CLK
clk => Flags[11].CLK
clk => Flags[12].CLK
clk => Flags[13].CLK
clk => Flags[14].CLK
clk => Flags[15].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => exec_DIRECT.CLK
clk => set_store_in_tmp.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => trap_SR[8].CLK
clk => trap_SR[9].CLK
clk => trap_SR[10].CLK
clk => trap_SR[11].CLK
clk => trap_SR[12].CLK
clk => trap_SR[13].CLK
clk => trap_SR[14].CLK
clk => trap_SR[15].CLK
clk => exec_tas.CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => nextpass.CLK
clk => bit_number_reg[0].CLK
clk => bit_number_reg[1].CLK
clk => bit_number_reg[2].CLK
clk => bit_number_reg[3].CLK
clk => bit_number_reg[4].CLK
clk => setstate_delay[0].CLK
clk => setstate_delay[1].CLK
clk => PCmarker.CLK
clk => movepw.CLK
clk => movepl.CLK
clk => test_maskzero.CLK
clk => get_movem_mask.CLK
clk => get_bitnumber.CLK
clk => get_extendedOPC.CLK
clk => rot_nop.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => mem_byte.CLK
clk => exec_CPMAW.CLK
clk => exec_Scc.CLK
clk => exec_DIVU.CLK
clk => exec_MULU.CLK
clk => exec_SBCD.CLK
clk => exec_ABCD.CLK
clk => exec_EXT.CLK
clk => exec_ROT.CLK
clk => exec_CMP.CLK
clk => exec_ADDQ.CLK
clk => exec_MOVESR.CLK
clk => exec_MOVEQ.CLK
clk => exec_MOVE.CLK
clk => exec_EOR.CLK
clk => exec_AND.CLK
clk => exec_OR.CLK
clk => exec_ADD.CLK
clk => stop.CLK
clk => directCCR.CLK
clk => directSR.CLK
clk => directPC.CLK
clk => TG68_PC_dec[0].CLK
clk => TG68_PC_dec[1].CLK
clk => getbrief.CLK
clk => execOPC.CLK
clk => trap_interrupt.CLK
clk => interrupt.CLK
clk => endOPC.CLK
clk => fetchOPC.CLK
clk => decodeOPC~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => briefext[0].CLK
clk => briefext[1].CLK
clk => briefext[2].CLK
clk => briefext[3].CLK
clk => briefext[4].CLK
clk => briefext[5].CLK
clk => briefext[6].CLK
clk => briefext[7].CLK
clk => briefext[8].CLK
clk => briefext[9].CLK
clk => briefext[10].CLK
clk => briefext[11].CLK
clk => briefext[12].CLK
clk => briefext[13].CLK
clk => briefext[14].CLK
clk => briefext[15].CLK
clk => briefext[16].CLK
clk => briefext[17].CLK
clk => briefext[18].CLK
clk => briefext[19].CLK
clk => briefext[20].CLK
clk => briefext[21].CLK
clk => briefext[22].CLK
clk => briefext[23].CLK
clk => briefext[24].CLK
clk => briefext[25].CLK
clk => briefext[26].CLK
clk => briefext[27].CLK
clk => briefext[28].CLK
clk => briefext[29].CLK
clk => briefext[30].CLK
clk => briefext[31].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => long_done.CLK
clk => longread.CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => reg_QB[0].CLK
clk => reg_QB[1].CLK
clk => reg_QB[2].CLK
clk => reg_QB[3].CLK
clk => reg_QB[4].CLK
clk => reg_QB[5].CLK
clk => reg_QB[6].CLK
clk => reg_QB[7].CLK
clk => reg_QB[8].CLK
clk => reg_QB[9].CLK
clk => reg_QB[10].CLK
clk => reg_QB[11].CLK
clk => reg_QB[12].CLK
clk => reg_QB[13].CLK
clk => reg_QB[14].CLK
clk => reg_QB[15].CLK
clk => reg_QB[16].CLK
clk => reg_QB[17].CLK
clk => reg_QB[18].CLK
clk => reg_QB[19].CLK
clk => reg_QB[20].CLK
clk => reg_QB[21].CLK
clk => reg_QB[22].CLK
clk => reg_QB[23].CLK
clk => reg_QB[24].CLK
clk => reg_QB[25].CLK
clk => reg_QB[26].CLK
clk => reg_QB[27].CLK
clk => reg_QB[28].CLK
clk => reg_QB[29].CLK
clk => reg_QB[30].CLK
clk => reg_QB[31].CLK
clk => reg_QA[0].CLK
clk => reg_QA[1].CLK
clk => reg_QA[2].CLK
clk => reg_QA[3].CLK
clk => reg_QA[4].CLK
clk => reg_QA[5].CLK
clk => reg_QA[6].CLK
clk => reg_QA[7].CLK
clk => reg_QA[8].CLK
clk => reg_QA[9].CLK
clk => reg_QA[10].CLK
clk => reg_QA[11].CLK
clk => reg_QA[12].CLK
clk => reg_QA[13].CLK
clk => reg_QA[14].CLK
clk => reg_QA[15].CLK
clk => reg_QA[16].CLK
clk => reg_QA[17].CLK
clk => reg_QA[18].CLK
clk => reg_QA[19].CLK
clk => reg_QA[20].CLK
clk => reg_QA[21].CLK
clk => reg_QA[22].CLK
clk => reg_QA[23].CLK
clk => reg_QA[24].CLK
clk => reg_QA[25].CLK
clk => reg_QA[26].CLK
clk => reg_QA[27].CLK
clk => reg_QA[28].CLK
clk => reg_QA[29].CLK
clk => reg_QA[30].CLK
clk => reg_QA[31].CLK
clk => regfile_low.CLK0
clk => regfile_high.CLK0
reset => PCmarker.ACLR
reset => movepw.ACLR
reset => movepl.ACLR
reset => test_maskzero.ACLR
reset => get_movem_mask.ACLR
reset => get_bitnumber.ACLR
reset => get_extendedOPC.ACLR
reset => rot_nop.ACLR
reset => rot_cnt[0].PRESET
reset => rot_cnt[1].ACLR
reset => rot_cnt[2].ACLR
reset => rot_cnt[3].ACLR
reset => rot_cnt[4].ACLR
reset => rot_cnt[5].ACLR
reset => mem_byte.ACLR
reset => exec_CPMAW.ACLR
reset => exec_Scc.ACLR
reset => exec_DIVU.ACLR
reset => exec_MULU.ACLR
reset => exec_SBCD.ACLR
reset => exec_ABCD.ACLR
reset => exec_EXT.ACLR
reset => exec_ROT.ACLR
reset => exec_CMP.ACLR
reset => exec_ADDQ.ACLR
reset => exec_MOVESR.ACLR
reset => exec_MOVEQ.ACLR
reset => exec_MOVE.ACLR
reset => exec_EOR.ACLR
reset => exec_AND.ACLR
reset => exec_OR.ACLR
reset => exec_ADD.ACLR
reset => stop.ACLR
reset => directCCR.ACLR
reset => directSR.ACLR
reset => directPC.ACLR
reset => TG68_PC_dec[0].ACLR
reset => TG68_PC_dec[1].ACLR
reset => getbrief.ACLR
reset => execOPC.ACLR
reset => trap_interrupt.PRESET
reset => interrupt.ACLR
reset => endOPC.ACLR
reset => fetchOPC.ACLR
reset => decodeOPC~reg0.ACLR
reset => state[0].PRESET
reset => state[1].ACLR
reset => TG68_PC[0].ACLR
reset => TG68_PC[1].ACLR
reset => TG68_PC[2].ACLR
reset => TG68_PC[3].ACLR
reset => TG68_PC[4].ACLR
reset => TG68_PC[5].ACLR
reset => TG68_PC[6].ACLR
reset => TG68_PC[7].ACLR
reset => TG68_PC[8].ACLR
reset => TG68_PC[9].ACLR
reset => TG68_PC[10].ACLR
reset => TG68_PC[11].ACLR
reset => TG68_PC[12].ACLR
reset => TG68_PC[13].ACLR
reset => TG68_PC[14].ACLR
reset => TG68_PC[15].ACLR
reset => TG68_PC[16].ACLR
reset => TG68_PC[17].ACLR
reset => TG68_PC[18].ACLR
reset => TG68_PC[19].ACLR
reset => TG68_PC[20].ACLR
reset => TG68_PC[21].ACLR
reset => TG68_PC[22].ACLR
reset => TG68_PC[23].ACLR
reset => TG68_PC[24].ACLR
reset => TG68_PC[25].ACLR
reset => TG68_PC[26].ACLR
reset => TG68_PC[27].ACLR
reset => TG68_PC[28].ACLR
reset => TG68_PC[29].ACLR
reset => TG68_PC[30].ACLR
reset => TG68_PC[31].ACLR
reset => opcode[6].ACLR
reset => opcode[7].PRESET
reset => opcode[8].ACLR
reset => opcode[12].PRESET
reset => opcode[13].PRESET
reset => opcode[14].PRESET
reset => opcode[15].ACLR
reset => long_done.ACLR
reset => longread.ACLR
reset => Z_error.ACLR
reset => use_direct_data.ACLR
reset => direct_data.ACLR
reset => exec_write_back.ACLR
reset => exec_DIRECT.ACLR
reset => set_store_in_tmp.ACLR
reset => SVmode.PRESET
reset => Flags[8].PRESET
reset => Flags[9].PRESET
reset => Flags[10].PRESET
reset => Flags[13].PRESET
reset => micro_state[0].ACLR
reset => micro_state[1].PRESET
reset => micro_state[2].PRESET
reset => micro_state[3].ACLR
reset => micro_state[4].ACLR
reset => micro_state[5].PRESET
reset => micro_state[6].ACLR
reset => maskzero.ACLR
reset => movem_addr.ACLR
reset => movem_busy.ACLR
reset => last_data_read[15].ENA
reset => last_data_read[14].ENA
reset => last_data_read[13].ENA
reset => last_data_read[12].ENA
reset => last_data_read[11].ENA
reset => last_data_read[10].ENA
reset => last_data_read[9].ENA
reset => last_data_read[8].ENA
reset => last_data_read[7].ENA
reset => last_data_read[6].ENA
reset => last_data_read[5].ENA
reset => last_data_read[4].ENA
reset => last_data_read[3].ENA
reset => last_data_read[2].ENA
reset => last_data_read[1].ENA
reset => last_data_read[0].ENA
reset => memaddr[31].ENA
reset => memaddr[30].ENA
reset => memaddr[29].ENA
reset => memaddr[28].ENA
reset => memaddr[27].ENA
reset => memaddr[26].ENA
reset => memaddr[25].ENA
reset => memaddr[24].ENA
reset => memaddr[23].ENA
reset => memaddr[22].ENA
reset => memaddr[21].ENA
reset => memaddr[20].ENA
reset => memaddr[19].ENA
reset => memaddr[18].ENA
reset => memaddr[17].ENA
reset => memaddr[16].ENA
reset => memaddr[15].ENA
reset => memaddr[14].ENA
reset => memaddr[13].ENA
reset => memaddr[12].ENA
reset => memaddr[11].ENA
reset => memaddr[10].ENA
reset => memaddr[9].ENA
reset => memaddr[8].ENA
reset => memaddr[7].ENA
reset => memaddr[6].ENA
reset => memaddr[5].ENA
reset => memaddr[4].ENA
reset => memaddr[3].ENA
reset => memaddr[2].ENA
reset => memaddr[1].ENA
reset => memaddr[0].ENA
reset => opcode[11].ENA
reset => opcode[10].ENA
reset => opcode[9].ENA
reset => opcode[5].ENA
reset => opcode[4].ENA
reset => opcode[3].ENA
reset => opcode[2].ENA
reset => opcode[1].ENA
reset => opcode[0].ENA
reset => setstate_delay[1].ENA
reset => setstate_delay[0].ENA
reset => bit_number_reg[4].ENA
reset => bit_number_reg[3].ENA
reset => bit_number_reg[2].ENA
reset => bit_number_reg[1].ENA
reset => bit_number_reg[0].ENA
reset => nextpass.ENA
reset => rIPL_nr[2].ENA
reset => rIPL_nr[1].ENA
reset => rIPL_nr[0].ENA
reset => exec_tas.ENA
reset => trap_SR[15].ENA
reset => trap_SR[14].ENA
reset => trap_SR[13].ENA
reset => trap_SR[12].ENA
reset => trap_SR[11].ENA
reset => trap_SR[10].ENA
reset => trap_SR[9].ENA
reset => trap_SR[8].ENA
reset => brief[15].ENA
reset => brief[14].ENA
reset => brief[13].ENA
reset => brief[12].ENA
reset => brief[11].ENA
reset => brief[10].ENA
reset => brief[9].ENA
reset => brief[8].ENA
reset => brief[7].ENA
reset => brief[6].ENA
reset => brief[5].ENA
reset => brief[4].ENA
reset => brief[3].ENA
reset => brief[2].ENA
reset => brief[1].ENA
reset => brief[0].ENA
reset => ea_data[31].ENA
reset => ea_data[30].ENA
reset => ea_data[29].ENA
reset => ea_data[28].ENA
reset => ea_data[27].ENA
reset => ea_data[26].ENA
reset => ea_data[25].ENA
reset => ea_data[24].ENA
reset => ea_data[23].ENA
reset => ea_data[22].ENA
reset => ea_data[21].ENA
reset => ea_data[20].ENA
reset => ea_data[19].ENA
reset => ea_data[18].ENA
reset => ea_data[17].ENA
reset => ea_data[16].ENA
reset => ea_data[15].ENA
reset => ea_data[14].ENA
reset => ea_data[13].ENA
reset => ea_data[12].ENA
reset => ea_data[11].ENA
reset => ea_data[10].ENA
reset => ea_data[9].ENA
reset => ea_data[8].ENA
reset => ea_data[7].ENA
reset => ea_data[6].ENA
reset => ea_data[5].ENA
reset => ea_data[4].ENA
reset => ea_data[3].ENA
reset => ea_data[2].ENA
reset => ea_data[1].ENA
reset => ea_data[0].ENA
reset => data_write_tmp[31].ENA
reset => data_write_tmp[30].ENA
reset => data_write_tmp[29].ENA
reset => data_write_tmp[28].ENA
reset => data_write_tmp[27].ENA
reset => data_write_tmp[26].ENA
reset => data_write_tmp[25].ENA
reset => data_write_tmp[24].ENA
reset => data_write_tmp[23].ENA
reset => data_write_tmp[22].ENA
reset => data_write_tmp[21].ENA
reset => data_write_tmp[20].ENA
reset => data_write_tmp[19].ENA
reset => data_write_tmp[18].ENA
reset => data_write_tmp[17].ENA
reset => data_write_tmp[16].ENA
reset => data_write_tmp[15].ENA
reset => data_write_tmp[14].ENA
reset => data_write_tmp[13].ENA
reset => data_write_tmp[12].ENA
reset => data_write_tmp[11].ENA
reset => data_write_tmp[10].ENA
reset => data_write_tmp[9].ENA
reset => data_write_tmp[8].ENA
reset => data_write_tmp[7].ENA
reset => data_write_tmp[6].ENA
reset => data_write_tmp[5].ENA
reset => data_write_tmp[4].ENA
reset => data_write_tmp[3].ENA
reset => data_write_tmp[2].ENA
reset => data_write_tmp[1].ENA
reset => data_write_tmp[0].ENA
reset => Flags[15].ENA
reset => Flags[14].ENA
reset => Flags[12].ENA
reset => Flags[11].ENA
reset => Flags[7].ENA
reset => Flags[6].ENA
reset => Flags[5].ENA
reset => Flags[4].ENA
reset => Flags[3].ENA
reset => Flags[2].ENA
reset => Flags[1].ENA
reset => Flags[0].ENA
reset => trapd.ENA
reset => movem_mask[0].ENA
reset => movem_mask[15].ENA
reset => movem_mask[14].ENA
reset => movem_mask[13].ENA
reset => movem_mask[12].ENA
reset => movem_mask[11].ENA
reset => movem_mask[10].ENA
reset => movem_mask[9].ENA
reset => movem_mask[8].ENA
reset => movem_mask[7].ENA
reset => movem_mask[6].ENA
reset => movem_mask[5].ENA
reset => movem_mask[4].ENA
reset => movem_mask[3].ENA
reset => movem_mask[2].ENA
reset => movem_mask[1].ENA
clkena_in => clkena.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => memaddr.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => setstate_delay.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => bit_number_reg.OUTPUTSELECT
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => process_20.IN1
clkena_in => longread.ENA
clkena_in => long_done.ENA
clkena_in => TG68_PC[31].ENA
clkena_in => TG68_PC[30].ENA
clkena_in => TG68_PC[29].ENA
clkena_in => TG68_PC[28].ENA
clkena_in => TG68_PC[27].ENA
clkena_in => TG68_PC[26].ENA
clkena_in => TG68_PC[25].ENA
clkena_in => TG68_PC[24].ENA
clkena_in => TG68_PC[23].ENA
clkena_in => TG68_PC[22].ENA
clkena_in => TG68_PC[21].ENA
clkena_in => TG68_PC[20].ENA
clkena_in => TG68_PC[19].ENA
clkena_in => TG68_PC[18].ENA
clkena_in => TG68_PC[17].ENA
clkena_in => TG68_PC[16].ENA
clkena_in => TG68_PC[15].ENA
clkena_in => TG68_PC[14].ENA
clkena_in => TG68_PC[13].ENA
clkena_in => TG68_PC[12].ENA
clkena_in => TG68_PC[11].ENA
clkena_in => TG68_PC[10].ENA
clkena_in => TG68_PC[9].ENA
clkena_in => TG68_PC[8].ENA
clkena_in => TG68_PC[7].ENA
clkena_in => TG68_PC[6].ENA
clkena_in => TG68_PC[5].ENA
clkena_in => TG68_PC[4].ENA
clkena_in => TG68_PC[3].ENA
clkena_in => TG68_PC[2].ENA
clkena_in => TG68_PC[1].ENA
clkena_in => TG68_PC[0].ENA
clkena_in => state[1].ENA
clkena_in => state[0].ENA
clkena_in => TG68_PC_dec[1].ENA
clkena_in => TG68_PC_dec[0].ENA
clkena_in => mem_byte.ENA
clkena_in => get_extendedOPC.ENA
clkena_in => get_bitnumber.ENA
clkena_in => get_movem_mask.ENA
clkena_in => test_maskzero.ENA
data_in[0] => data_read[0].DATAA
data_in[0] => last_data_read.DATAB
data_in[1] => data_read[1].DATAA
data_in[1] => last_data_read.DATAB
data_in[2] => data_read[2].DATAA
data_in[2] => last_data_read.DATAB
data_in[3] => data_read[3].DATAA
data_in[3] => last_data_read.DATAB
data_in[4] => data_read[4].DATAA
data_in[4] => last_data_read.DATAB
data_in[5] => data_read[5].DATAA
data_in[5] => last_data_read.DATAB
data_in[6] => data_read[6].DATAA
data_in[6] => last_data_read.DATAB
data_in[7] => data_read[7].DATAA
data_in[7] => last_data_read.DATAB
data_in[8] => memaddr_in.DATAB
data_in[8] => TG68_PC.DATAB
data_in[8] => opcode.DATAA
data_in[8] => brief.DATAB
data_in[8] => ea_data.DATAB
data_in[8] => data_write_tmp.DATAA
data_in[8] => OP1in[8].DATAB
data_in[8] => Flags.DATAB
data_in[8] => movem_mask.DATAB
data_in[8] => data_read[0].DATAB
data_in[8] => last_data_read.DATAB
data_in[9] => memaddr_in.DATAB
data_in[9] => TG68_PC.DATAB
data_in[9] => opcode.DATAA
data_in[9] => brief.DATAB
data_in[9] => ea_data.DATAB
data_in[9] => data_write_tmp.DATAA
data_in[9] => OP1in[9].DATAB
data_in[9] => Flags.DATAB
data_in[9] => movem_mask.DATAB
data_in[9] => data_read[1].DATAB
data_in[9] => last_data_read.DATAB
data_in[10] => memaddr_in.DATAB
data_in[10] => TG68_PC.DATAB
data_in[10] => opcode.DATAA
data_in[10] => brief.DATAB
data_in[10] => ea_data.DATAB
data_in[10] => data_write_tmp.DATAA
data_in[10] => OP1in[10].DATAB
data_in[10] => Flags.DATAB
data_in[10] => movem_mask.DATAB
data_in[10] => data_read[2].DATAB
data_in[10] => last_data_read.DATAB
data_in[11] => memaddr_in.DATAB
data_in[11] => TG68_PC.DATAB
data_in[11] => opcode.DATAA
data_in[11] => brief.DATAB
data_in[11] => ea_data.DATAB
data_in[11] => data_write_tmp.DATAA
data_in[11] => OP1in[11].DATAB
data_in[11] => Flags.DATAB
data_in[11] => movem_mask.DATAB
data_in[11] => data_read[3].DATAB
data_in[11] => last_data_read.DATAB
data_in[12] => memaddr_in.DATAB
data_in[12] => TG68_PC.DATAB
data_in[12] => opcode.DATAA
data_in[12] => brief.DATAB
data_in[12] => ea_data.DATAB
data_in[12] => data_write_tmp.DATAA
data_in[12] => OP1in[12].DATAB
data_in[12] => Flags.DATAB
data_in[12] => movem_mask.DATAB
data_in[12] => data_read[4].DATAB
data_in[12] => last_data_read.DATAB
data_in[13] => memaddr_in.DATAB
data_in[13] => TG68_PC.DATAB
data_in[13] => opcode.DATAA
data_in[13] => brief.DATAB
data_in[13] => ea_data.DATAB
data_in[13] => data_write_tmp.DATAA
data_in[13] => OP1in[13].DATAB
data_in[13] => Flags.DATAB
data_in[13] => movem_mask.DATAB
data_in[13] => data_read[5].DATAB
data_in[13] => last_data_read.DATAB
data_in[14] => memaddr_in.DATAB
data_in[14] => TG68_PC.DATAB
data_in[14] => opcode.DATAA
data_in[14] => brief.DATAB
data_in[14] => ea_data.DATAB
data_in[14] => data_write_tmp.DATAA
data_in[14] => OP1in[14].DATAB
data_in[14] => Flags.DATAB
data_in[14] => movem_mask.DATAB
data_in[14] => data_read[6].DATAB
data_in[14] => last_data_read.DATAB
data_in[15] => data_read[31].DATAA
data_in[15] => data_read[30].DATAA
data_in[15] => data_read[29].DATAA
data_in[15] => data_read[28].DATAA
data_in[15] => data_read[27].DATAA
data_in[15] => data_read[26].DATAA
data_in[15] => data_read[25].DATAA
data_in[15] => data_read[24].DATAA
data_in[15] => data_read[23].DATAA
data_in[15] => data_read[22].DATAA
data_in[15] => data_read[21].DATAA
data_in[15] => data_read[20].DATAA
data_in[15] => data_read[19].DATAA
data_in[15] => data_read[18].DATAA
data_in[15] => data_read[17].DATAA
data_in[15] => data_read[16].DATAA
data_in[15] => data_read[7].DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => memaddr_in.DATAB
data_in[15] => TG68_PC.DATAB
data_in[15] => opcode.DATAA
data_in[15] => brief.DATAB
data_in[15] => ea_data.DATAB
data_in[15] => data_write_tmp.DATAA
data_in[15] => OP1in[15].DATAB
data_in[15] => Flags.DATAB
data_in[15] => movem_mask.DATAB
IPL[0] => rIPL_nr.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal9.IN5
IPL[1] => rIPL_nr.DATAB
IPL[1] => LessThan0.IN5
IPL[1] => Equal9.IN4
IPL[2] => rIPL_nr.DATAB
IPL[2] => LessThan0.IN4
IPL[2] => Equal9.IN3
test_IPL => process_4.IN1
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
LDS <= LDS.DB_MAX_OUTPUT_PORT_TYPE
UDS <= UDS.DB_MAX_OUTPUT_PORT_TYPE
decodeOPC <= decodeOPC~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|M68000CPU:b2v_inst17|BusRequestLogic:inst1
Clock => Current_state[0].CLK
Clock => Current_state[1].CLK
Clock => Current_state[2].CLK
Reset_L => Current_state[0].ACLR
Reset_L => Current_state[1].ACLR
Reset_L => Current_state[2].ACLR
AS_L => Next_state.DATAB
AS_L => Next_state.DATAB
BR_L => Next_state.DATAB
BR_L => Next_state.DATAB
BR_L => Next_state.DATAA
BR_L => Next_state[0].DATAB
BGACK_L => Next_state.DATAB
BGACK_L => Next_state.OUTPUTSELECT
BGACK_L => Next_state.DATAB
BG_L <= BG_L.DB_MAX_OUTPUT_PORT_TYPE
CLKEN_H <= CLKEN_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:b2v_inst2
sdram_cke <= M68kDramController_Verilog:inst1.SDram_CKE_H
Clock50Mhz_Inverted => M68kDramController_Verilog:inst1.Clock
Reset_L => M68kDramController_Verilog:inst1.Reset_L
UDS_L => M68kDramController_Verilog:inst1.UDS_L
UDS_L => sdram_dqm[1].DATAIN
LDS_L => M68kDramController_Verilog:inst1.LDS_L
LDS_L => sdram_dqm[0].DATAIN
DramSelect_H => inst39.IN0
DramSelect_H => inst32.IN1
WE_L => M68kDramController_Verilog:inst1.WE_L
WE_L => inst32.IN0
AS_L => M68kDramController_Verilog:inst1.AS_L
Address[0] => M68kDramController_Verilog:inst1.Address[0]
Address[1] => M68kDramController_Verilog:inst1.Address[1]
Address[2] => M68kDramController_Verilog:inst1.Address[2]
Address[3] => M68kDramController_Verilog:inst1.Address[3]
Address[4] => M68kDramController_Verilog:inst1.Address[4]
Address[5] => M68kDramController_Verilog:inst1.Address[5]
Address[6] => M68kDramController_Verilog:inst1.Address[6]
Address[7] => M68kDramController_Verilog:inst1.Address[7]
Address[8] => M68kDramController_Verilog:inst1.Address[8]
Address[9] => M68kDramController_Verilog:inst1.Address[9]
Address[10] => M68kDramController_Verilog:inst1.Address[10]
Address[11] => M68kDramController_Verilog:inst1.Address[11]
Address[12] => M68kDramController_Verilog:inst1.Address[12]
Address[13] => M68kDramController_Verilog:inst1.Address[13]
Address[14] => M68kDramController_Verilog:inst1.Address[14]
Address[15] => M68kDramController_Verilog:inst1.Address[15]
Address[16] => M68kDramController_Verilog:inst1.Address[16]
Address[17] => M68kDramController_Verilog:inst1.Address[17]
Address[18] => M68kDramController_Verilog:inst1.Address[18]
Address[19] => M68kDramController_Verilog:inst1.Address[19]
Address[20] => M68kDramController_Verilog:inst1.Address[20]
Address[21] => M68kDramController_Verilog:inst1.Address[21]
Address[22] => M68kDramController_Verilog:inst1.Address[22]
Address[23] => M68kDramController_Verilog:inst1.Address[23]
Address[24] => M68kDramController_Verilog:inst1.Address[24]
Address[25] => M68kDramController_Verilog:inst1.Address[25]
Address[26] => M68kDramController_Verilog:inst1.Address[26]
Address[27] => M68kDramController_Verilog:inst1.Address[27]
Address[28] => M68kDramController_Verilog:inst1.Address[28]
Address[29] => M68kDramController_Verilog:inst1.Address[29]
Address[30] => M68kDramController_Verilog:inst1.Address[30]
Address[31] => M68kDramController_Verilog:inst1.Address[31]
DataIn[0] => M68kDramController_Verilog:inst1.DataIn[0]
DataIn[1] => M68kDramController_Verilog:inst1.DataIn[1]
DataIn[2] => M68kDramController_Verilog:inst1.DataIn[2]
DataIn[3] => M68kDramController_Verilog:inst1.DataIn[3]
DataIn[4] => M68kDramController_Verilog:inst1.DataIn[4]
DataIn[5] => M68kDramController_Verilog:inst1.DataIn[5]
DataIn[6] => M68kDramController_Verilog:inst1.DataIn[6]
DataIn[7] => M68kDramController_Verilog:inst1.DataIn[7]
DataIn[8] => M68kDramController_Verilog:inst1.DataIn[8]
DataIn[9] => M68kDramController_Verilog:inst1.DataIn[9]
DataIn[10] => M68kDramController_Verilog:inst1.DataIn[10]
DataIn[11] => M68kDramController_Verilog:inst1.DataIn[11]
DataIn[12] => M68kDramController_Verilog:inst1.DataIn[12]
DataIn[13] => M68kDramController_Verilog:inst1.DataIn[13]
DataIn[14] => M68kDramController_Verilog:inst1.DataIn[14]
DataIn[15] => M68kDramController_Verilog:inst1.DataIn[15]
sdram_dq[0] <> M68kDramController_Verilog:inst1.SDram_DQ[0]
sdram_dq[1] <> M68kDramController_Verilog:inst1.SDram_DQ[1]
sdram_dq[2] <> M68kDramController_Verilog:inst1.SDram_DQ[2]
sdram_dq[3] <> M68kDramController_Verilog:inst1.SDram_DQ[3]
sdram_dq[4] <> M68kDramController_Verilog:inst1.SDram_DQ[4]
sdram_dq[5] <> M68kDramController_Verilog:inst1.SDram_DQ[5]
sdram_dq[6] <> M68kDramController_Verilog:inst1.SDram_DQ[6]
sdram_dq[7] <> M68kDramController_Verilog:inst1.SDram_DQ[7]
sdram_dq[8] <> M68kDramController_Verilog:inst1.SDram_DQ[8]
sdram_dq[9] <> M68kDramController_Verilog:inst1.SDram_DQ[9]
sdram_dq[10] <> M68kDramController_Verilog:inst1.SDram_DQ[10]
sdram_dq[11] <> M68kDramController_Verilog:inst1.SDram_DQ[11]
sdram_dq[12] <> M68kDramController_Verilog:inst1.SDram_DQ[12]
sdram_dq[13] <> M68kDramController_Verilog:inst1.SDram_DQ[13]
sdram_dq[14] <> M68kDramController_Verilog:inst1.SDram_DQ[14]
sdram_dq[15] <> M68kDramController_Verilog:inst1.SDram_DQ[15]
sdram_cs_n <= M68kDramController_Verilog:inst1.SDram_CS_L
sdram_ras_n <= M68kDramController_Verilog:inst1.SDram_RAS_L
sdram_cas_n <= M68kDramController_Verilog:inst1.SDram_CAS_L
sdram_we_n <= M68kDramController_Verilog:inst1.SDram_WE_L
ResetOut_L <= M68kDramController_Verilog:inst1.ResetOut_L
DramDtack_L <= M68kDramController_Verilog:inst1.Dtack_L
DataOut[0] <= lpm_bustri0:inst2.tridata[0]
DataOut[1] <= lpm_bustri0:inst2.tridata[1]
DataOut[2] <= lpm_bustri0:inst2.tridata[2]
DataOut[3] <= lpm_bustri0:inst2.tridata[3]
DataOut[4] <= lpm_bustri0:inst2.tridata[4]
DataOut[5] <= lpm_bustri0:inst2.tridata[5]
DataOut[6] <= lpm_bustri0:inst2.tridata[6]
DataOut[7] <= lpm_bustri0:inst2.tridata[7]
DataOut[8] <= lpm_bustri0:inst2.tridata[8]
DataOut[9] <= lpm_bustri0:inst2.tridata[9]
DataOut[10] <= lpm_bustri0:inst2.tridata[10]
DataOut[11] <= lpm_bustri0:inst2.tridata[11]
DataOut[12] <= lpm_bustri0:inst2.tridata[12]
DataOut[13] <= lpm_bustri0:inst2.tridata[13]
DataOut[14] <= lpm_bustri0:inst2.tridata[14]
DataOut[15] <= lpm_bustri0:inst2.tridata[15]
DramState[0] <= M68kDramController_Verilog:inst1.DramState[0]
DramState[1] <= M68kDramController_Verilog:inst1.DramState[1]
DramState[2] <= M68kDramController_Verilog:inst1.DramState[2]
DramState[3] <= M68kDramController_Verilog:inst1.DramState[3]
DramState[4] <= M68kDramController_Verilog:inst1.DramState[4]
sdram_a[0] <= M68kDramController_Verilog:inst1.SDram_Addr[0]
sdram_a[1] <= M68kDramController_Verilog:inst1.SDram_Addr[1]
sdram_a[2] <= M68kDramController_Verilog:inst1.SDram_Addr[2]
sdram_a[3] <= M68kDramController_Verilog:inst1.SDram_Addr[3]
sdram_a[4] <= M68kDramController_Verilog:inst1.SDram_Addr[4]
sdram_a[5] <= M68kDramController_Verilog:inst1.SDram_Addr[5]
sdram_a[6] <= M68kDramController_Verilog:inst1.SDram_Addr[6]
sdram_a[7] <= M68kDramController_Verilog:inst1.SDram_Addr[7]
sdram_a[8] <= M68kDramController_Verilog:inst1.SDram_Addr[8]
sdram_a[9] <= M68kDramController_Verilog:inst1.SDram_Addr[9]
sdram_a[10] <= M68kDramController_Verilog:inst1.SDram_Addr[10]
sdram_a[11] <= M68kDramController_Verilog:inst1.SDram_Addr[11]
sdram_a[12] <= M68kDramController_Verilog:inst1.SDram_Addr[12]
sdram_ba[0] <= M68kDramController_Verilog:inst1.SDram_BA[0]
sdram_ba[1] <= M68kDramController_Verilog:inst1.SDram_BA[1]
sdram_dqm[0] <= LDS_L.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= UDS_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|Dram:b2v_inst2|M68kDramController_Verilog:inst1
Clock => ~NO_FANOUT~
Reset_L => ~NO_FANOUT~
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
DataIn[0] => ~NO_FANOUT~
DataIn[1] => ~NO_FANOUT~
DataIn[2] => ~NO_FANOUT~
DataIn[3] => ~NO_FANOUT~
DataIn[4] => ~NO_FANOUT~
DataIn[5] => ~NO_FANOUT~
DataIn[6] => ~NO_FANOUT~
DataIn[7] => ~NO_FANOUT~
DataIn[8] => ~NO_FANOUT~
DataIn[9] => ~NO_FANOUT~
DataIn[10] => ~NO_FANOUT~
DataIn[11] => ~NO_FANOUT~
DataIn[12] => ~NO_FANOUT~
DataIn[13] => ~NO_FANOUT~
DataIn[14] => ~NO_FANOUT~
DataIn[15] => ~NO_FANOUT~
UDS_L => ~NO_FANOUT~
LDS_L => ~NO_FANOUT~
DramSelect_L => ~NO_FANOUT~
WE_L => ~NO_FANOUT~
AS_L => ~NO_FANOUT~
DataOut[0] <= <GND>
DataOut[1] <= <GND>
DataOut[2] <= <GND>
DataOut[3] <= <GND>
DataOut[4] <= <GND>
DataOut[5] <= <GND>
DataOut[6] <= <GND>
DataOut[7] <= <GND>
DataOut[8] <= <GND>
DataOut[9] <= <GND>
DataOut[10] <= <GND>
DataOut[11] <= <GND>
DataOut[12] <= <GND>
DataOut[13] <= <GND>
DataOut[14] <= <GND>
DataOut[15] <= <GND>
SDram_CKE_H <= <GND>
SDram_CS_L <= <GND>
SDram_RAS_L <= <GND>
SDram_CAS_L <= <GND>
SDram_WE_L <= <GND>
SDram_Addr[0] <= <GND>
SDram_Addr[1] <= <GND>
SDram_Addr[2] <= <GND>
SDram_Addr[3] <= <GND>
SDram_Addr[4] <= <GND>
SDram_Addr[5] <= <GND>
SDram_Addr[6] <= <GND>
SDram_Addr[7] <= <GND>
SDram_Addr[8] <= <GND>
SDram_Addr[9] <= <GND>
SDram_Addr[10] <= <GND>
SDram_Addr[11] <= <GND>
SDram_Addr[12] <= <GND>
SDram_BA[0] <= <GND>
SDram_BA[1] <= <GND>
SDram_DQ[0] <> <UNC>
SDram_DQ[1] <> <UNC>
SDram_DQ[2] <> <UNC>
SDram_DQ[3] <> <UNC>
SDram_DQ[4] <> <UNC>
SDram_DQ[5] <> <UNC>
SDram_DQ[6] <> <UNC>
SDram_DQ[7] <> <UNC>
SDram_DQ[8] <> <UNC>
SDram_DQ[9] <> <UNC>
SDram_DQ[10] <> <UNC>
SDram_DQ[11] <> <UNC>
SDram_DQ[12] <> <UNC>
SDram_DQ[13] <> <UNC>
SDram_DQ[14] <> <UNC>
SDram_DQ[15] <> <UNC>
Dtack_L <= <GND>
ResetOut_L <= <GND>
DramState[0] <= <GND>
DramState[1] <= <GND>
DramState[2] <= <GND>
DramState[3] <= <GND>
DramState[4] <= <GND>


|MC68K|Dram:b2v_inst2|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|MC68K|Dram:b2v_inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|AddressDecoder_Verilog:b2v_inst20
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => Equal0.IN16
Address[16] => Equal0.IN15
Address[16] => Equal1.IN15
Address[17] => Equal0.IN14
Address[17] => Equal1.IN14
Address[18] => Equal0.IN13
Address[18] => Equal1.IN13
Address[18] => Equal3.IN13
Address[19] => Equal0.IN12
Address[19] => Equal1.IN12
Address[19] => Equal3.IN12
Address[20] => Equal0.IN11
Address[20] => Equal1.IN11
Address[20] => Equal3.IN11
Address[21] => Equal0.IN10
Address[21] => Equal1.IN10
Address[21] => Equal3.IN10
Address[22] => Equal0.IN9
Address[22] => Equal1.IN0
Address[22] => Equal3.IN9
Address[23] => Equal0.IN8
Address[23] => Equal1.IN9
Address[23] => Equal3.IN8
Address[24] => Equal0.IN7
Address[24] => Equal1.IN8
Address[24] => Equal3.IN7
Address[25] => Equal0.IN6
Address[25] => Equal1.IN7
Address[25] => Equal3.IN6
Address[26] => Equal0.IN5
Address[26] => Equal1.IN6
Address[26] => Equal2.IN5
Address[26] => Equal3.IN5
Address[27] => Equal0.IN4
Address[27] => Equal1.IN5
Address[27] => Equal2.IN0
Address[27] => Equal3.IN4
Address[28] => Equal0.IN3
Address[28] => Equal1.IN4
Address[28] => Equal2.IN4
Address[28] => Equal3.IN3
Address[29] => Equal0.IN2
Address[29] => Equal1.IN3
Address[29] => Equal2.IN3
Address[29] => Equal3.IN2
Address[30] => Equal0.IN1
Address[30] => Equal1.IN2
Address[30] => Equal2.IN2
Address[30] => Equal3.IN1
Address[31] => Equal0.IN0
Address[31] => Equal1.IN1
Address[31] => Equal2.IN1
Address[31] => Equal3.IN0
OnChipRomSelect_H <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
OnChipRamSelect_H <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
DramSelect_H <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
IOSelect_H <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
DMASelect_L <= <VCC>
GraphicsCS_L <= <VCC>
OffBoardMemory_H <= <GND>
CanBusSelect_H <= <GND>


|MC68K|Dtack_Generator_Verilog:b2v_inst21
AS_L => DtackOut_L.OUTPUTSELECT
DramSelect_H => DtackOut_L.OUTPUTSELECT
DramDtack_L => DtackOut_L.DATAB
CanBusSelect_H => DtackOut_L.OUTPUTSELECT
CanBusDtack_L => DtackOut_L.DATAB
DtackOut_L <= DtackOut_L.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|InterruptPriorityEncoder:b2v_inst28
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ7_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ6_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ5_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.DATAA
IRQ4_L => IPL.OUTPUTSELECT
IRQ4_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ3_L => IPL.OUTPUTSELECT
IRQ2_L => IPL.DATAA
IRQ2_L => IPL.OUTPUTSELECT
IRQ1_L => IPL.DATAB
IPL[0] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[1] <= IPL.DB_MAX_OUTPUT_PORT_TYPE
IPL[2] <= IPL.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|TraceExceptionGenerator:b2v_inst30
Clock => TraceIRQ_L~reg0.CLK
Reset => TraceIRQ_L~reg0.PRESET
Address[0] => Equal0.IN63
Address[1] => Equal0.IN62
Address[2] => Equal0.IN61
Address[3] => Equal0.IN60
Address[4] => Equal0.IN59
Address[5] => Equal0.IN58
Address[6] => Equal0.IN57
Address[7] => Equal0.IN56
Address[8] => Equal0.IN55
Address[9] => Equal0.IN54
Address[10] => Equal0.IN53
Address[11] => Equal0.IN52
Address[12] => Equal0.IN51
Address[13] => Equal0.IN50
Address[14] => Equal0.IN49
Address[15] => Equal0.IN48
Address[16] => LessThan0.IN32
Address[16] => LessThan1.IN32
Address[16] => Equal0.IN47
Address[17] => LessThan0.IN31
Address[17] => LessThan1.IN31
Address[17] => Equal0.IN46
Address[18] => LessThan0.IN30
Address[18] => LessThan1.IN30
Address[18] => Equal0.IN45
Address[19] => LessThan0.IN29
Address[19] => LessThan1.IN29
Address[19] => Equal0.IN44
Address[20] => LessThan0.IN28
Address[20] => LessThan1.IN28
Address[20] => Equal0.IN43
Address[21] => LessThan0.IN27
Address[21] => LessThan1.IN27
Address[21] => Equal0.IN42
Address[22] => LessThan0.IN26
Address[22] => LessThan1.IN26
Address[22] => Equal0.IN41
Address[23] => LessThan0.IN25
Address[23] => LessThan1.IN25
Address[23] => Equal0.IN40
Address[24] => LessThan0.IN24
Address[24] => LessThan1.IN24
Address[24] => Equal0.IN39
Address[25] => LessThan0.IN23
Address[25] => LessThan1.IN23
Address[25] => Equal0.IN38
Address[26] => LessThan0.IN22
Address[26] => LessThan1.IN22
Address[26] => Equal0.IN37
Address[27] => LessThan0.IN21
Address[27] => LessThan1.IN21
Address[27] => Equal0.IN36
Address[28] => LessThan0.IN20
Address[28] => LessThan1.IN20
Address[28] => Equal0.IN35
Address[29] => LessThan0.IN19
Address[29] => LessThan1.IN19
Address[29] => Equal0.IN34
Address[30] => LessThan0.IN18
Address[30] => LessThan1.IN18
Address[30] => Equal0.IN33
Address[31] => LessThan0.IN17
Address[31] => LessThan1.IN17
Address[31] => Equal0.IN32
AS_L => process_0.IN0
RW_L => process_0.IN1
SingleStep_H => Trace_L.IN0
TraceRequest_L => Trace_L.IN1
TraceIRQ_L <= TraceIRQ_L~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
RamSelect_H => SramBlockDecoder_Verilog:inst1.SRamSelect_H
Address[0] => SramBlockDecoder_Verilog:inst1.Address[0]
Address[0] => SramBlock_32KWord:inst.Address[0]
Address[0] => SramBlock_32KWord:inst3.Address[0]
Address[0] => SramBlock_32KWord:inst4.Address[0]
Address[0] => SramBlock_32KWord:inst5.Address[0]
Address[1] => SramBlockDecoder_Verilog:inst1.Address[1]
Address[1] => SramBlock_32KWord:inst.Address[1]
Address[1] => SramBlock_32KWord:inst3.Address[1]
Address[1] => SramBlock_32KWord:inst4.Address[1]
Address[1] => SramBlock_32KWord:inst5.Address[1]
Address[2] => SramBlockDecoder_Verilog:inst1.Address[2]
Address[2] => SramBlock_32KWord:inst.Address[2]
Address[2] => SramBlock_32KWord:inst3.Address[2]
Address[2] => SramBlock_32KWord:inst4.Address[2]
Address[2] => SramBlock_32KWord:inst5.Address[2]
Address[3] => SramBlockDecoder_Verilog:inst1.Address[3]
Address[3] => SramBlock_32KWord:inst.Address[3]
Address[3] => SramBlock_32KWord:inst3.Address[3]
Address[3] => SramBlock_32KWord:inst4.Address[3]
Address[3] => SramBlock_32KWord:inst5.Address[3]
Address[4] => SramBlockDecoder_Verilog:inst1.Address[4]
Address[4] => SramBlock_32KWord:inst.Address[4]
Address[4] => SramBlock_32KWord:inst3.Address[4]
Address[4] => SramBlock_32KWord:inst4.Address[4]
Address[4] => SramBlock_32KWord:inst5.Address[4]
Address[5] => SramBlockDecoder_Verilog:inst1.Address[5]
Address[5] => SramBlock_32KWord:inst.Address[5]
Address[5] => SramBlock_32KWord:inst3.Address[5]
Address[5] => SramBlock_32KWord:inst4.Address[5]
Address[5] => SramBlock_32KWord:inst5.Address[5]
Address[6] => SramBlockDecoder_Verilog:inst1.Address[6]
Address[6] => SramBlock_32KWord:inst.Address[6]
Address[6] => SramBlock_32KWord:inst3.Address[6]
Address[6] => SramBlock_32KWord:inst4.Address[6]
Address[6] => SramBlock_32KWord:inst5.Address[6]
Address[7] => SramBlockDecoder_Verilog:inst1.Address[7]
Address[7] => SramBlock_32KWord:inst.Address[7]
Address[7] => SramBlock_32KWord:inst3.Address[7]
Address[7] => SramBlock_32KWord:inst4.Address[7]
Address[7] => SramBlock_32KWord:inst5.Address[7]
Address[8] => SramBlockDecoder_Verilog:inst1.Address[8]
Address[8] => SramBlock_32KWord:inst.Address[8]
Address[8] => SramBlock_32KWord:inst3.Address[8]
Address[8] => SramBlock_32KWord:inst4.Address[8]
Address[8] => SramBlock_32KWord:inst5.Address[8]
Address[9] => SramBlockDecoder_Verilog:inst1.Address[9]
Address[9] => SramBlock_32KWord:inst.Address[9]
Address[9] => SramBlock_32KWord:inst3.Address[9]
Address[9] => SramBlock_32KWord:inst4.Address[9]
Address[9] => SramBlock_32KWord:inst5.Address[9]
Address[10] => SramBlockDecoder_Verilog:inst1.Address[10]
Address[10] => SramBlock_32KWord:inst.Address[10]
Address[10] => SramBlock_32KWord:inst3.Address[10]
Address[10] => SramBlock_32KWord:inst4.Address[10]
Address[10] => SramBlock_32KWord:inst5.Address[10]
Address[11] => SramBlockDecoder_Verilog:inst1.Address[11]
Address[11] => SramBlock_32KWord:inst.Address[11]
Address[11] => SramBlock_32KWord:inst3.Address[11]
Address[11] => SramBlock_32KWord:inst4.Address[11]
Address[11] => SramBlock_32KWord:inst5.Address[11]
Address[12] => SramBlockDecoder_Verilog:inst1.Address[12]
Address[12] => SramBlock_32KWord:inst.Address[12]
Address[12] => SramBlock_32KWord:inst3.Address[12]
Address[12] => SramBlock_32KWord:inst4.Address[12]
Address[12] => SramBlock_32KWord:inst5.Address[12]
Address[13] => SramBlockDecoder_Verilog:inst1.Address[13]
Address[13] => SramBlock_32KWord:inst.Address[13]
Address[13] => SramBlock_32KWord:inst3.Address[13]
Address[13] => SramBlock_32KWord:inst4.Address[13]
Address[13] => SramBlock_32KWord:inst5.Address[13]
Address[14] => SramBlockDecoder_Verilog:inst1.Address[14]
Address[14] => SramBlock_32KWord:inst.Address[14]
Address[14] => SramBlock_32KWord:inst3.Address[14]
Address[14] => SramBlock_32KWord:inst4.Address[14]
Address[14] => SramBlock_32KWord:inst5.Address[14]
Address[15] => SramBlockDecoder_Verilog:inst1.Address[15]
Address[16] => SramBlockDecoder_Verilog:inst1.Address[16]
UDS_L => SramBlock_32KWord:inst.UDS_L
UDS_L => SramBlock_32KWord:inst3.UDS_L
UDS_L => SramBlock_32KWord:inst4.UDS_L
UDS_L => SramBlock_32KWord:inst5.UDS_L
LDS_L => SramBlock_32KWord:inst.LDS_L
LDS_L => SramBlock_32KWord:inst3.LDS_L
LDS_L => SramBlock_32KWord:inst4.LDS_L
LDS_L => SramBlock_32KWord:inst5.LDS_L
WE_L => SramBlock_32KWord:inst.WE_L
WE_L => SramBlock_32KWord:inst3.WE_L
WE_L => SramBlock_32KWord:inst4.WE_L
WE_L => SramBlock_32KWord:inst5.WE_L
AS_L => SramBlock_32KWord:inst.AS_L
AS_L => SramBlock_32KWord:inst3.AS_L
AS_L => SramBlock_32KWord:inst4.AS_L
AS_L => SramBlock_32KWord:inst5.AS_L
Clock => inst6.IN0
DataIn[0] => SramBlock_32KWord:inst.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst3.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst4.DataIn[0]
DataIn[0] => SramBlock_32KWord:inst5.DataIn[0]
DataIn[1] => SramBlock_32KWord:inst.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst3.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst4.DataIn[1]
DataIn[1] => SramBlock_32KWord:inst5.DataIn[1]
DataIn[2] => SramBlock_32KWord:inst.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst3.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst4.DataIn[2]
DataIn[2] => SramBlock_32KWord:inst5.DataIn[2]
DataIn[3] => SramBlock_32KWord:inst.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst3.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst4.DataIn[3]
DataIn[3] => SramBlock_32KWord:inst5.DataIn[3]
DataIn[4] => SramBlock_32KWord:inst.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst3.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst4.DataIn[4]
DataIn[4] => SramBlock_32KWord:inst5.DataIn[4]
DataIn[5] => SramBlock_32KWord:inst.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst3.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst4.DataIn[5]
DataIn[5] => SramBlock_32KWord:inst5.DataIn[5]
DataIn[6] => SramBlock_32KWord:inst.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst3.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst4.DataIn[6]
DataIn[6] => SramBlock_32KWord:inst5.DataIn[6]
DataIn[7] => SramBlock_32KWord:inst.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst3.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst4.DataIn[7]
DataIn[7] => SramBlock_32KWord:inst5.DataIn[7]
DataIn[8] => SramBlock_32KWord:inst.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst3.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst4.DataIn[8]
DataIn[8] => SramBlock_32KWord:inst5.DataIn[8]
DataIn[9] => SramBlock_32KWord:inst.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst3.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst4.DataIn[9]
DataIn[9] => SramBlock_32KWord:inst5.DataIn[9]
DataIn[10] => SramBlock_32KWord:inst.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst3.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst4.DataIn[10]
DataIn[10] => SramBlock_32KWord:inst5.DataIn[10]
DataIn[11] => SramBlock_32KWord:inst.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst3.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst4.DataIn[11]
DataIn[11] => SramBlock_32KWord:inst5.DataIn[11]
DataIn[12] => SramBlock_32KWord:inst.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst3.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst4.DataIn[12]
DataIn[12] => SramBlock_32KWord:inst5.DataIn[12]
DataIn[13] => SramBlock_32KWord:inst.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst3.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst4.DataIn[13]
DataIn[13] => SramBlock_32KWord:inst5.DataIn[13]
DataIn[14] => SramBlock_32KWord:inst.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst3.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst4.DataIn[14]
DataIn[14] => SramBlock_32KWord:inst5.DataIn[14]
DataIn[15] => SramBlock_32KWord:inst.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst3.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst4.DataIn[15]
DataIn[15] => SramBlock_32KWord:inst5.DataIn[15]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
32kWordBlockSelect_H => inst8.IN0
32kWordBlockSelect_H => inst13.IN1
32kWordBlockSelect_H => inst14.IN0
32kWordBlockSelect_H => inst5.IN0
UDS_L => inst12.IN0
WE_L => inst10.IN0
AS_L => inst9.IN0
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst11.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlockDecoder_Verilog:inst1
Address[0] => ~NO_FANOUT~
Address[1] => ~NO_FANOUT~
Address[2] => ~NO_FANOUT~
Address[3] => ~NO_FANOUT~
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => Decoder0.IN1
Address[16] => Decoder0.IN0
SRamSelect_H => Block3_H.OUTPUTSELECT
SRamSelect_H => Block2_H.OUTPUTSELECT
SRamSelect_H => Block1_H.OUTPUTSELECT
SRamSelect_H => Block0_H.OUTPUTSELECT
Block0_H <= Block0_H.DB_MAX_OUTPUT_PORT_TYPE
Block1_H <= Block1_H.DB_MAX_OUTPUT_PORT_TYPE
Block2_H <= Block2_H.DB_MAX_OUTPUT_PORT_TYPE
Block3_H <= Block3_H.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
32kWordBlockSelect_H => inst8.IN0
32kWordBlockSelect_H => inst13.IN1
32kWordBlockSelect_H => inst14.IN0
32kWordBlockSelect_H => inst5.IN0
UDS_L => inst12.IN0
WE_L => inst10.IN0
AS_L => inst9.IN0
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst11.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
32kWordBlockSelect_H => inst8.IN0
32kWordBlockSelect_H => inst13.IN1
32kWordBlockSelect_H => inst14.IN0
32kWordBlockSelect_H => inst5.IN0
UDS_L => inst12.IN0
WE_L => inst10.IN0
AS_L => inst9.IN0
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst11.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5
DataOut[0] <= lpm_bustri2:inst.tridata[0]
DataOut[1] <= lpm_bustri2:inst.tridata[1]
DataOut[2] <= lpm_bustri2:inst.tridata[2]
DataOut[3] <= lpm_bustri2:inst.tridata[3]
DataOut[4] <= lpm_bustri2:inst.tridata[4]
DataOut[5] <= lpm_bustri2:inst.tridata[5]
DataOut[6] <= lpm_bustri2:inst.tridata[6]
DataOut[7] <= lpm_bustri2:inst.tridata[7]
DataOut[8] <= lpm_bustri2:inst1.tridata[0]
DataOut[9] <= lpm_bustri2:inst1.tridata[1]
DataOut[10] <= lpm_bustri2:inst1.tridata[2]
DataOut[11] <= lpm_bustri2:inst1.tridata[3]
DataOut[12] <= lpm_bustri2:inst1.tridata[4]
DataOut[13] <= lpm_bustri2:inst1.tridata[5]
DataOut[14] <= lpm_bustri2:inst1.tridata[6]
DataOut[15] <= lpm_bustri2:inst1.tridata[7]
32kWordBlockSelect_H => inst8.IN0
32kWordBlockSelect_H => inst13.IN1
32kWordBlockSelect_H => inst14.IN0
32kWordBlockSelect_H => inst5.IN0
UDS_L => inst12.IN0
WE_L => inst10.IN0
AS_L => inst9.IN0
Clock => inst2.IN0
Address[0] => Ram32kByte:inst3.address[0]
Address[0] => Ram32kByte:inst4.address[0]
Address[1] => Ram32kByte:inst3.address[1]
Address[1] => Ram32kByte:inst4.address[1]
Address[2] => Ram32kByte:inst3.address[2]
Address[2] => Ram32kByte:inst4.address[2]
Address[3] => Ram32kByte:inst3.address[3]
Address[3] => Ram32kByte:inst4.address[3]
Address[4] => Ram32kByte:inst3.address[4]
Address[4] => Ram32kByte:inst4.address[4]
Address[5] => Ram32kByte:inst3.address[5]
Address[5] => Ram32kByte:inst4.address[5]
Address[6] => Ram32kByte:inst3.address[6]
Address[6] => Ram32kByte:inst4.address[6]
Address[7] => Ram32kByte:inst3.address[7]
Address[7] => Ram32kByte:inst4.address[7]
Address[8] => Ram32kByte:inst3.address[8]
Address[8] => Ram32kByte:inst4.address[8]
Address[9] => Ram32kByte:inst3.address[9]
Address[9] => Ram32kByte:inst4.address[9]
Address[10] => Ram32kByte:inst3.address[10]
Address[10] => Ram32kByte:inst4.address[10]
Address[11] => Ram32kByte:inst3.address[11]
Address[11] => Ram32kByte:inst4.address[11]
Address[12] => Ram32kByte:inst3.address[12]
Address[12] => Ram32kByte:inst4.address[12]
Address[13] => Ram32kByte:inst3.address[13]
Address[13] => Ram32kByte:inst4.address[13]
Address[14] => Ram32kByte:inst3.address[14]
Address[14] => Ram32kByte:inst4.address[14]
DataIn[0] => Ram32kByte:inst4.data[0]
DataIn[1] => Ram32kByte:inst4.data[1]
DataIn[2] => Ram32kByte:inst4.data[2]
DataIn[3] => Ram32kByte:inst4.data[3]
DataIn[4] => Ram32kByte:inst4.data[4]
DataIn[5] => Ram32kByte:inst4.data[5]
DataIn[6] => Ram32kByte:inst4.data[6]
DataIn[7] => Ram32kByte:inst4.data[7]
DataIn[8] => Ram32kByte:inst3.data[0]
DataIn[9] => Ram32kByte:inst3.data[1]
DataIn[10] => Ram32kByte:inst3.data[2]
DataIn[11] => Ram32kByte:inst3.data[3]
DataIn[12] => Ram32kByte:inst3.data[4]
DataIn[13] => Ram32kByte:inst3.data[5]
DataIn[14] => Ram32kByte:inst3.data[6]
DataIn[15] => Ram32kByte:inst3.data[7]
LDS_L => inst11.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
wren_a => altsyncram_2a04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2a04:auto_generated.data_a[0]
data_a[1] => altsyncram_2a04:auto_generated.data_a[1]
data_a[2] => altsyncram_2a04:auto_generated.data_a[2]
data_a[3] => altsyncram_2a04:auto_generated.data_a[3]
data_a[4] => altsyncram_2a04:auto_generated.data_a[4]
data_a[5] => altsyncram_2a04:auto_generated.data_a[5]
data_a[6] => altsyncram_2a04:auto_generated.data_a[6]
data_a[7] => altsyncram_2a04:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2a04:auto_generated.address_a[0]
address_a[1] => altsyncram_2a04:auto_generated.address_a[1]
address_a[2] => altsyncram_2a04:auto_generated.address_a[2]
address_a[3] => altsyncram_2a04:auto_generated.address_a[3]
address_a[4] => altsyncram_2a04:auto_generated.address_a[4]
address_a[5] => altsyncram_2a04:auto_generated.address_a[5]
address_a[6] => altsyncram_2a04:auto_generated.address_a[6]
address_a[7] => altsyncram_2a04:auto_generated.address_a[7]
address_a[8] => altsyncram_2a04:auto_generated.address_a[8]
address_a[9] => altsyncram_2a04:auto_generated.address_a[9]
address_a[10] => altsyncram_2a04:auto_generated.address_a[10]
address_a[11] => altsyncram_2a04:auto_generated.address_a[11]
address_a[12] => altsyncram_2a04:auto_generated.address_a[12]
address_a[13] => altsyncram_2a04:auto_generated.address_a[13]
address_a[14] => altsyncram_2a04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2a04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2a04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2a04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2a04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2a04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2a04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2a04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2a04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2a04:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
wren_a => decode_8la:decode3.enable


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|decode_8la:decode3
data[0] => w_anode214w[1].IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode235w[1].IN0
data[0] => w_anode243w[1].IN1
data[1] => w_anode214w[2].IN0
data[1] => w_anode227w[2].IN0
data[1] => w_anode235w[2].IN1
data[1] => w_anode243w[2].IN1
enable => w_anode214w[1].IN0
enable => w_anode227w[1].IN0
enable => w_anode235w[1].IN0
enable => w_anode243w[1].IN0
eq[0] <= w_anode214w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode227w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode235w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode243w[2].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipRam256kbyte:b2v_inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_2a04:auto_generated|mux_ofb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0


|MC68K|ClockGen:b2v_inst7
refclk => ClockGen_0002:clockgen_inst.refclk
rst => ClockGen_0002:clockgen_inst.rst
outclk_0 <= ClockGen_0002:clockgen_inst.outclk_0
outclk_1 <= ClockGen_0002:clockgen_inst.outclk_1
outclk_2 <= ClockGen_0002:clockgen_inst.outclk_2
outclk_3 <= ClockGen_0002:clockgen_inst.outclk_3
locked <= ClockGen_0002:clockgen_inst.locked


|MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
zdbfbclk <> <GND>


|MC68K|OnChipIO:b2v_inst8
Timer1_IRQ <= Timer:Timer1.IRQ_L
Clk => Timer:Timer1.Clk
Clk => Timer:Timer2.Clk
Clk => Timer:Timer3.Clk
Clk => Timer:Timer4.Clk
Clk => LCD_Controller:inst2.Clk
Clk => TraceExceptionControlBit:inst16.Clk
Clk => Timer:Timer5.Clk
Clk => Timer:Timer6.Clk
Clk => Timer:Timer7.Clk
Clk => Timer:Timer8.Clk
Clk => Latch8Bit:inst3.Clk
Clk => Latch8Bit:inst.Clk
Clk => Latch8Bit:inst23.Clk
Clk => Latch8Bit:inst24.Clk
Clk => Latch8Bit:inst4.Clk
Clk => Latch8Bit:inst8.Clk
Clk => Latch8Bit:inst9.Clk
Clk => Latch8Bit:inst12.Clk
Clk => Latch8Bit:inst14.Clk
Reset_L => Timer:Timer1.Reset_L
Reset_L => Timer:Timer2.Reset_L
Reset_L => Timer:Timer3.Reset_L
Reset_L => Timer:Timer4.Reset_L
Reset_L => LCD_Controller:inst2.Reset
Reset_L => TraceExceptionControlBit:inst16.Reset
Reset_L => Timer:Timer5.Reset_L
Reset_L => Timer:Timer6.Reset_L
Reset_L => Timer:Timer7.Reset_L
Reset_L => Timer:Timer8.Reset_L
Reset_L => Latch8Bit:inst3.Reset
Reset_L => Latch8Bit:inst.Reset
Reset_L => Latch8Bit:inst23.Reset
Reset_L => Latch8Bit:inst24.Reset
Reset_L => Latch8Bit:inst4.Reset
Reset_L => Latch8Bit:inst8.Reset
Reset_L => Latch8Bit:inst9.Reset
Reset_L => Latch8Bit:inst12.Reset
Reset_L => Latch8Bit:inst14.Reset
IOSelect => IODecoder:inst1.IOSelect_H
WE_L => IODecoder:inst1.WE_L
WE_L => Timer:Timer1.WE_L
WE_L => Timer:Timer2.WE_L
WE_L => Timer:Timer3.WE_L
WE_L => Timer:Timer4.WE_L
WE_L => Timer:Timer5.WE_L
WE_L => Timer:Timer6.WE_L
WE_L => Timer:Timer7.WE_L
WE_L => Timer:Timer8.WE_L
UDS_L => IODecoder:inst1.UDS_L
AS_L => IODecoder:inst1.AS_L
Address[0] => IODecoder:inst1.Address[0]
Address[1] => IODecoder:inst1.Address[1]
Address[2] => IODecoder:inst1.Address[2]
Address[3] => IODecoder:inst1.Address[3]
Address[4] => IODecoder:inst1.Address[4]
Address[5] => IODecoder:inst1.Address[5]
Address[6] => IODecoder:inst1.Address[6]
Address[7] => IODecoder:inst1.Address[7]
Address[8] => IODecoder:inst1.Address[8]
Address[9] => IODecoder:inst1.Address[9]
Address[10] => IODecoder:inst1.Address[10]
Address[11] => IODecoder:inst1.Address[11]
Address[12] => IODecoder:inst1.Address[12]
Address[13] => IODecoder:inst1.Address[13]
Address[14] => IODecoder:inst1.Address[14]
Address[15] => IODecoder:inst1.Address[15]
Address[16] => IODecoder:inst1.Address[16]
Address[17] => IODecoder:inst1.Address[17]
Address[18] => IODecoder:inst1.Address[18]
Address[19] => IODecoder:inst1.Address[19]
Address[20] => IODecoder:inst1.Address[20]
Address[21] => IODecoder:inst1.Address[21]
Address[22] => IODecoder:inst1.Address[22]
Address[23] => IODecoder:inst1.Address[23]
Address[24] => IODecoder:inst1.Address[24]
Address[25] => IODecoder:inst1.Address[25]
Address[26] => IODecoder:inst1.Address[26]
Address[27] => IODecoder:inst1.Address[27]
Address[28] => IODecoder:inst1.Address[28]
Address[29] => IODecoder:inst1.Address[29]
Address[30] => IODecoder:inst1.Address[30]
Address[31] => IODecoder:inst1.Address[31]
DataIn[0] => Timer:Timer1.DataIn[0]
DataIn[0] => Timer:Timer2.DataIn[0]
DataIn[0] => Timer:Timer3.DataIn[0]
DataIn[0] => Timer:Timer4.DataIn[0]
DataIn[0] => LCD_Controller:inst2.DataIn[0]
DataIn[0] => TraceExceptionControlBit:inst16.DataIn
DataIn[0] => Timer:Timer5.DataIn[0]
DataIn[0] => Timer:Timer6.DataIn[0]
DataIn[0] => Timer:Timer7.DataIn[0]
DataIn[0] => Timer:Timer8.DataIn[0]
DataIn[0] => Latch8Bit:inst3.DataIn[0]
DataIn[0] => Latch8Bit:inst.DataIn[0]
DataIn[0] => Latch8Bit:inst23.DataIn[0]
DataIn[0] => Latch8Bit:inst24.DataIn[0]
DataIn[0] => Latch8Bit:inst4.DataIn[0]
DataIn[0] => Latch8Bit:inst8.DataIn[0]
DataIn[0] => Latch8Bit:inst9.DataIn[0]
DataIn[0] => Latch8Bit:inst12.DataIn[0]
DataIn[0] => Latch8Bit:inst14.DataIn[0]
DataIn[1] => Timer:Timer1.DataIn[1]
DataIn[1] => Timer:Timer2.DataIn[1]
DataIn[1] => Timer:Timer3.DataIn[1]
DataIn[1] => Timer:Timer4.DataIn[1]
DataIn[1] => LCD_Controller:inst2.DataIn[1]
DataIn[1] => Timer:Timer5.DataIn[1]
DataIn[1] => Timer:Timer6.DataIn[1]
DataIn[1] => Timer:Timer7.DataIn[1]
DataIn[1] => Timer:Timer8.DataIn[1]
DataIn[1] => Latch8Bit:inst3.DataIn[1]
DataIn[1] => Latch8Bit:inst.DataIn[1]
DataIn[1] => Latch8Bit:inst23.DataIn[1]
DataIn[1] => Latch8Bit:inst24.DataIn[1]
DataIn[1] => Latch8Bit:inst4.DataIn[1]
DataIn[1] => Latch8Bit:inst8.DataIn[1]
DataIn[1] => Latch8Bit:inst9.DataIn[1]
DataIn[1] => Latch8Bit:inst12.DataIn[1]
DataIn[1] => Latch8Bit:inst14.DataIn[1]
DataIn[2] => Timer:Timer1.DataIn[2]
DataIn[2] => Timer:Timer2.DataIn[2]
DataIn[2] => Timer:Timer3.DataIn[2]
DataIn[2] => Timer:Timer4.DataIn[2]
DataIn[2] => LCD_Controller:inst2.DataIn[2]
DataIn[2] => Timer:Timer5.DataIn[2]
DataIn[2] => Timer:Timer6.DataIn[2]
DataIn[2] => Timer:Timer7.DataIn[2]
DataIn[2] => Timer:Timer8.DataIn[2]
DataIn[2] => Latch8Bit:inst3.DataIn[2]
DataIn[2] => Latch8Bit:inst.DataIn[2]
DataIn[2] => Latch8Bit:inst23.DataIn[2]
DataIn[2] => Latch8Bit:inst24.DataIn[2]
DataIn[2] => Latch8Bit:inst4.DataIn[2]
DataIn[2] => Latch8Bit:inst8.DataIn[2]
DataIn[2] => Latch8Bit:inst9.DataIn[2]
DataIn[2] => Latch8Bit:inst12.DataIn[2]
DataIn[2] => Latch8Bit:inst14.DataIn[2]
DataIn[3] => Timer:Timer1.DataIn[3]
DataIn[3] => Timer:Timer2.DataIn[3]
DataIn[3] => Timer:Timer3.DataIn[3]
DataIn[3] => Timer:Timer4.DataIn[3]
DataIn[3] => LCD_Controller:inst2.DataIn[3]
DataIn[3] => Timer:Timer5.DataIn[3]
DataIn[3] => Timer:Timer6.DataIn[3]
DataIn[3] => Timer:Timer7.DataIn[3]
DataIn[3] => Timer:Timer8.DataIn[3]
DataIn[3] => Latch8Bit:inst3.DataIn[3]
DataIn[3] => Latch8Bit:inst.DataIn[3]
DataIn[3] => Latch8Bit:inst23.DataIn[3]
DataIn[3] => Latch8Bit:inst24.DataIn[3]
DataIn[3] => Latch8Bit:inst4.DataIn[3]
DataIn[3] => Latch8Bit:inst8.DataIn[3]
DataIn[3] => Latch8Bit:inst9.DataIn[3]
DataIn[3] => Latch8Bit:inst12.DataIn[3]
DataIn[3] => Latch8Bit:inst14.DataIn[3]
DataIn[4] => Timer:Timer1.DataIn[4]
DataIn[4] => Timer:Timer2.DataIn[4]
DataIn[4] => Timer:Timer3.DataIn[4]
DataIn[4] => Timer:Timer4.DataIn[4]
DataIn[4] => LCD_Controller:inst2.DataIn[4]
DataIn[4] => Timer:Timer5.DataIn[4]
DataIn[4] => Timer:Timer6.DataIn[4]
DataIn[4] => Timer:Timer7.DataIn[4]
DataIn[4] => Timer:Timer8.DataIn[4]
DataIn[4] => Latch8Bit:inst3.DataIn[4]
DataIn[4] => Latch8Bit:inst.DataIn[4]
DataIn[4] => Latch8Bit:inst23.DataIn[4]
DataIn[4] => Latch8Bit:inst24.DataIn[4]
DataIn[4] => Latch8Bit:inst4.DataIn[4]
DataIn[4] => Latch8Bit:inst8.DataIn[4]
DataIn[4] => Latch8Bit:inst9.DataIn[4]
DataIn[4] => Latch8Bit:inst12.DataIn[4]
DataIn[4] => Latch8Bit:inst14.DataIn[4]
DataIn[5] => Timer:Timer1.DataIn[5]
DataIn[5] => Timer:Timer2.DataIn[5]
DataIn[5] => Timer:Timer3.DataIn[5]
DataIn[5] => Timer:Timer4.DataIn[5]
DataIn[5] => LCD_Controller:inst2.DataIn[5]
DataIn[5] => Timer:Timer5.DataIn[5]
DataIn[5] => Timer:Timer6.DataIn[5]
DataIn[5] => Timer:Timer7.DataIn[5]
DataIn[5] => Timer:Timer8.DataIn[5]
DataIn[5] => Latch8Bit:inst3.DataIn[5]
DataIn[5] => Latch8Bit:inst.DataIn[5]
DataIn[5] => Latch8Bit:inst23.DataIn[5]
DataIn[5] => Latch8Bit:inst24.DataIn[5]
DataIn[5] => Latch8Bit:inst4.DataIn[5]
DataIn[5] => Latch8Bit:inst8.DataIn[5]
DataIn[5] => Latch8Bit:inst9.DataIn[5]
DataIn[5] => Latch8Bit:inst12.DataIn[5]
DataIn[5] => Latch8Bit:inst14.DataIn[5]
DataIn[6] => Timer:Timer1.DataIn[6]
DataIn[6] => Timer:Timer2.DataIn[6]
DataIn[6] => Timer:Timer3.DataIn[6]
DataIn[6] => Timer:Timer4.DataIn[6]
DataIn[6] => LCD_Controller:inst2.DataIn[6]
DataIn[6] => Timer:Timer5.DataIn[6]
DataIn[6] => Timer:Timer6.DataIn[6]
DataIn[6] => Timer:Timer7.DataIn[6]
DataIn[6] => Timer:Timer8.DataIn[6]
DataIn[6] => Latch8Bit:inst3.DataIn[6]
DataIn[6] => Latch8Bit:inst.DataIn[6]
DataIn[6] => Latch8Bit:inst23.DataIn[6]
DataIn[6] => Latch8Bit:inst24.DataIn[6]
DataIn[6] => Latch8Bit:inst4.DataIn[6]
DataIn[6] => Latch8Bit:inst8.DataIn[6]
DataIn[6] => Latch8Bit:inst9.DataIn[6]
DataIn[6] => Latch8Bit:inst12.DataIn[6]
DataIn[6] => Latch8Bit:inst14.DataIn[6]
DataIn[7] => Timer:Timer1.DataIn[7]
DataIn[7] => Timer:Timer2.DataIn[7]
DataIn[7] => Timer:Timer3.DataIn[7]
DataIn[7] => Timer:Timer4.DataIn[7]
DataIn[7] => LCD_Controller:inst2.DataIn[7]
DataIn[7] => Timer:Timer5.DataIn[7]
DataIn[7] => Timer:Timer6.DataIn[7]
DataIn[7] => Timer:Timer7.DataIn[7]
DataIn[7] => Timer:Timer8.DataIn[7]
DataIn[7] => Latch8Bit:inst3.DataIn[7]
DataIn[7] => Latch8Bit:inst.DataIn[7]
DataIn[7] => Latch8Bit:inst23.DataIn[7]
DataIn[7] => Latch8Bit:inst24.DataIn[7]
DataIn[7] => Latch8Bit:inst4.DataIn[7]
DataIn[7] => Latch8Bit:inst8.DataIn[7]
DataIn[7] => Latch8Bit:inst9.DataIn[7]
DataIn[7] => Latch8Bit:inst12.DataIn[7]
DataIn[7] => Latch8Bit:inst14.DataIn[7]
Timer2_IRQ <= Timer:Timer2.IRQ_L
Timer3_IRQ <= Timer:Timer3.IRQ_L
Timer4_IRQ <= Timer:Timer4.IRQ_L
LCD_RS <= LCD_Controller:inst2.RS
LCD_E <= LCD_Controller:inst2.E
LCD_RW <= LCD_Controller:inst2.RW
TraceExceptionBit_H <= TraceExceptionControlBit:inst16.Q
Timer5_IRQ <= Timer:Timer5.IRQ_L
Timer6_IRQ <= Timer:Timer6.IRQ_L
Timer7_IRQ <= Timer:Timer7.IRQ_L
Timer8_IRQ <= Timer:Timer8.IRQ_L
DataOut[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
InPortE[0] => lpm_bustri2:inst6.data[0]
InPortE[1] => lpm_bustri2:inst6.data[1]
InPortE[2] => lpm_bustri2:inst6.data[2]
InPortE[3] => lpm_bustri2:inst6.data[3]
InPortE[4] => lpm_bustri2:inst6.data[4]
InPortE[5] => lpm_bustri2:inst6.data[5]
InPortE[6] => lpm_bustri2:inst6.data[6]
InPortE[7] => lpm_bustri2:inst6.data[7]
InPortD[0] => lpm_bustri2:inst7.data[0]
InPortD[1] => lpm_bustri2:inst7.data[1]
InPortD[2] => lpm_bustri2:inst7.data[2]
InPortD[3] => lpm_bustri2:inst7.data[3]
InPortD[4] => lpm_bustri2:inst7.data[4]
InPortD[5] => lpm_bustri2:inst7.data[5]
InPortD[6] => lpm_bustri2:inst7.data[6]
InPortD[7] => lpm_bustri2:inst7.data[7]
InPortC[0] => lpm_bustri2:inst13.data[0]
InPortC[1] => lpm_bustri2:inst13.data[1]
InPortC[2] => lpm_bustri2:inst13.data[2]
InPortC[3] => lpm_bustri2:inst13.data[3]
InPortC[4] => lpm_bustri2:inst13.data[4]
InPortC[5] => lpm_bustri2:inst13.data[5]
InPortC[6] => lpm_bustri2:inst13.data[6]
InPortC[7] => lpm_bustri2:inst13.data[7]
InPortA[0] => lpm_bustri2:inst17.data[0]
InPortA[1] => lpm_bustri2:inst17.data[1]
InPortA[2] => lpm_bustri2:inst17.data[2]
InPortA[3] => lpm_bustri2:inst17.data[3]
InPortA[4] => lpm_bustri2:inst17.data[4]
InPortA[5] => lpm_bustri2:inst17.data[5]
InPortA[6] => lpm_bustri2:inst17.data[6]
InPortA[7] => lpm_bustri2:inst17.data[7]
InPortB[0] => lpm_bustri2:inst15.data[0]
InPortB[1] => lpm_bustri2:inst15.data[1]
InPortB[2] => lpm_bustri2:inst15.data[2]
InPortB[3] => lpm_bustri2:inst15.data[3]
InPortB[4] => lpm_bustri2:inst15.data[4]
InPortB[5] => lpm_bustri2:inst15.data[5]
InPortB[6] => lpm_bustri2:inst15.data[6]
InPortB[7] => lpm_bustri2:inst15.data[7]
HexDisplay0[0] <= HexTo7SegmentDisplay:inst11.Display2[0]
HexDisplay0[1] <= HexTo7SegmentDisplay:inst11.Display2[1]
HexDisplay0[2] <= HexTo7SegmentDisplay:inst11.Display2[2]
HexDisplay0[3] <= HexTo7SegmentDisplay:inst11.Display2[3]
HexDisplay0[4] <= HexTo7SegmentDisplay:inst11.Display2[4]
HexDisplay0[5] <= HexTo7SegmentDisplay:inst11.Display2[5]
HexDisplay0[6] <= HexTo7SegmentDisplay:inst11.Display2[6]
HexDisplay1[0] <= HexTo7SegmentDisplay:inst11.Display1[0]
HexDisplay1[1] <= HexTo7SegmentDisplay:inst11.Display1[1]
HexDisplay1[2] <= HexTo7SegmentDisplay:inst11.Display1[2]
HexDisplay1[3] <= HexTo7SegmentDisplay:inst11.Display1[3]
HexDisplay1[4] <= HexTo7SegmentDisplay:inst11.Display1[4]
HexDisplay1[5] <= HexTo7SegmentDisplay:inst11.Display1[5]
HexDisplay1[6] <= HexTo7SegmentDisplay:inst11.Display1[6]
HexDisplay2[0] <= HexTo7SegmentDisplay:inst10.Display2[0]
HexDisplay2[1] <= HexTo7SegmentDisplay:inst10.Display2[1]
HexDisplay2[2] <= HexTo7SegmentDisplay:inst10.Display2[2]
HexDisplay2[3] <= HexTo7SegmentDisplay:inst10.Display2[3]
HexDisplay2[4] <= HexTo7SegmentDisplay:inst10.Display2[4]
HexDisplay2[5] <= HexTo7SegmentDisplay:inst10.Display2[5]
HexDisplay2[6] <= HexTo7SegmentDisplay:inst10.Display2[6]
HexDisplay3[0] <= HexTo7SegmentDisplay:inst10.Display1[0]
HexDisplay3[1] <= HexTo7SegmentDisplay:inst10.Display1[1]
HexDisplay3[2] <= HexTo7SegmentDisplay:inst10.Display1[2]
HexDisplay3[3] <= HexTo7SegmentDisplay:inst10.Display1[3]
HexDisplay3[4] <= HexTo7SegmentDisplay:inst10.Display1[4]
HexDisplay3[5] <= HexTo7SegmentDisplay:inst10.Display1[5]
HexDisplay3[6] <= HexTo7SegmentDisplay:inst10.Display1[6]
HexDisplay4[0] <= HexTo7SegmentDisplay:inst21.Display2[0]
HexDisplay4[1] <= HexTo7SegmentDisplay:inst21.Display2[1]
HexDisplay4[2] <= HexTo7SegmentDisplay:inst21.Display2[2]
HexDisplay4[3] <= HexTo7SegmentDisplay:inst21.Display2[3]
HexDisplay4[4] <= HexTo7SegmentDisplay:inst21.Display2[4]
HexDisplay4[5] <= HexTo7SegmentDisplay:inst21.Display2[5]
HexDisplay4[6] <= HexTo7SegmentDisplay:inst21.Display2[6]
HexDisplay5[0] <= HexTo7SegmentDisplay:inst21.Display1[0]
HexDisplay5[1] <= HexTo7SegmentDisplay:inst21.Display1[1]
HexDisplay5[2] <= HexTo7SegmentDisplay:inst21.Display1[2]
HexDisplay5[3] <= HexTo7SegmentDisplay:inst21.Display1[3]
HexDisplay5[4] <= HexTo7SegmentDisplay:inst21.Display1[4]
HexDisplay5[5] <= HexTo7SegmentDisplay:inst21.Display1[5]
HexDisplay5[6] <= HexTo7SegmentDisplay:inst21.Display1[6]
HexDisplay6[0] <= HexTo7SegmentDisplay:inst22.Display2[0]
HexDisplay6[1] <= HexTo7SegmentDisplay:inst22.Display2[1]
HexDisplay6[2] <= HexTo7SegmentDisplay:inst22.Display2[2]
HexDisplay6[3] <= HexTo7SegmentDisplay:inst22.Display2[3]
HexDisplay6[4] <= HexTo7SegmentDisplay:inst22.Display2[4]
HexDisplay6[5] <= HexTo7SegmentDisplay:inst22.Display2[5]
HexDisplay6[6] <= HexTo7SegmentDisplay:inst22.Display2[6]
HexDisplay7[0] <= HexTo7SegmentDisplay:inst22.Display1[0]
HexDisplay7[1] <= HexTo7SegmentDisplay:inst22.Display1[1]
HexDisplay7[2] <= HexTo7SegmentDisplay:inst22.Display1[2]
HexDisplay7[3] <= HexTo7SegmentDisplay:inst22.Display1[3]
HexDisplay7[4] <= HexTo7SegmentDisplay:inst22.Display1[4]
HexDisplay7[5] <= HexTo7SegmentDisplay:inst22.Display1[5]
HexDisplay7[6] <= HexTo7SegmentDisplay:inst22.Display1[6]
LCD_DataOut[0] <= LCD_Controller:inst2.LCDDataOut[0]
LCD_DataOut[1] <= LCD_Controller:inst2.LCDDataOut[1]
LCD_DataOut[2] <= LCD_Controller:inst2.LCDDataOut[2]
LCD_DataOut[3] <= LCD_Controller:inst2.LCDDataOut[3]
LCD_DataOut[4] <= LCD_Controller:inst2.LCDDataOut[4]
LCD_DataOut[5] <= LCD_Controller:inst2.LCDDataOut[5]
LCD_DataOut[6] <= LCD_Controller:inst2.LCDDataOut[6]
LCD_DataOut[7] <= LCD_Controller:inst2.LCDDataOut[7]
OutPortA[0] <= Latch8Bit:inst4.Q[0]
OutPortA[1] <= Latch8Bit:inst4.Q[1]
OutPortA[2] <= Latch8Bit:inst4.Q[2]
OutPortA[3] <= Latch8Bit:inst4.Q[3]
OutPortA[4] <= Latch8Bit:inst4.Q[4]
OutPortA[5] <= Latch8Bit:inst4.Q[5]
OutPortA[6] <= Latch8Bit:inst4.Q[6]
OutPortA[7] <= Latch8Bit:inst4.Q[7]
OutPortB[0] <= Latch8Bit:inst8.Q[0]
OutPortB[1] <= Latch8Bit:inst8.Q[1]
OutPortB[2] <= Latch8Bit:inst8.Q[2]
OutPortB[3] <= Latch8Bit:inst8.Q[3]
OutPortB[4] <= Latch8Bit:inst8.Q[4]
OutPortB[5] <= Latch8Bit:inst8.Q[5]
OutPortB[6] <= Latch8Bit:inst8.Q[6]
OutPortB[7] <= Latch8Bit:inst8.Q[7]
OutPortC[0] <= Latch8Bit:inst9.Q[0]
OutPortC[1] <= Latch8Bit:inst9.Q[1]
OutPortC[2] <= Latch8Bit:inst9.Q[2]
OutPortC[3] <= Latch8Bit:inst9.Q[3]
OutPortC[4] <= Latch8Bit:inst9.Q[4]
OutPortC[5] <= Latch8Bit:inst9.Q[5]
OutPortC[6] <= Latch8Bit:inst9.Q[6]
OutPortC[7] <= Latch8Bit:inst9.Q[7]
OutPortD[0] <= Latch8Bit:inst12.Q[0]
OutPortD[1] <= Latch8Bit:inst12.Q[1]
OutPortD[2] <= Latch8Bit:inst12.Q[2]
OutPortD[3] <= Latch8Bit:inst12.Q[3]
OutPortD[4] <= Latch8Bit:inst12.Q[4]
OutPortD[5] <= Latch8Bit:inst12.Q[5]
OutPortD[6] <= Latch8Bit:inst12.Q[6]
OutPortD[7] <= Latch8Bit:inst12.Q[7]
OutPortE[0] <= Latch8Bit:inst14.Q[0]
OutPortE[1] <= Latch8Bit:inst14.Q[1]
OutPortE[2] <= Latch8Bit:inst14.Q[2]
OutPortE[3] <= Latch8Bit:inst14.Q[3]
OutPortE[4] <= Latch8Bit:inst14.Q[4]
OutPortE[5] <= Latch8Bit:inst14.Q[5]
OutPortE[6] <= Latch8Bit:inst14.Q[6]
OutPortE[7] <= Latch8Bit:inst14.Q[7]


|MC68K|OnChipIO:b2v_inst8|Timer:Timer1
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|IODecoder:inst1
Address[0] => Equal0.IN31
Address[0] => Equal1.IN31
Address[0] => Equal2.IN31
Address[0] => Equal3.IN31
Address[0] => Equal4.IN31
Address[0] => Equal5.IN31
Address[0] => Equal6.IN31
Address[0] => Equal7.IN31
Address[0] => Equal8.IN31
Address[0] => Equal9.IN31
Address[0] => Equal10.IN31
Address[0] => Equal11.IN31
Address[0] => Equal12.IN31
Address[0] => Equal13.IN31
Address[0] => Equal14.IN31
Address[0] => Equal15.IN31
Address[0] => Equal16.IN31
Address[0] => Equal17.IN31
Address[0] => Equal18.IN31
Address[0] => Equal19.IN31
Address[0] => Equal20.IN31
Address[0] => Equal21.IN31
Address[0] => Equal22.IN31
Address[0] => Equal23.IN31
Address[0] => Equal24.IN31
Address[0] => Equal25.IN31
Address[0] => Equal26.IN31
Address[0] => Equal27.IN31
Address[1] => Equal0.IN30
Address[1] => Equal1.IN30
Address[1] => Equal2.IN30
Address[1] => Equal3.IN30
Address[1] => Equal4.IN30
Address[1] => Equal5.IN30
Address[1] => Equal6.IN30
Address[1] => Equal7.IN30
Address[1] => Equal8.IN30
Address[1] => Equal9.IN30
Address[1] => Equal10.IN30
Address[1] => Equal11.IN30
Address[1] => Equal12.IN30
Address[1] => Equal13.IN30
Address[1] => Equal14.IN30
Address[1] => Equal15.IN30
Address[1] => Equal16.IN30
Address[1] => Equal17.IN30
Address[1] => Equal18.IN30
Address[1] => Equal19.IN30
Address[1] => Equal20.IN30
Address[1] => Equal21.IN30
Address[1] => Equal22.IN30
Address[1] => Equal23.IN30
Address[1] => Equal24.IN30
Address[1] => Equal25.IN30
Address[1] => Equal26.IN30
Address[1] => Equal27.IN30
Address[2] => Equal0.IN29
Address[2] => Equal1.IN29
Address[2] => Equal2.IN29
Address[2] => Equal3.IN29
Address[2] => Equal4.IN29
Address[2] => Equal5.IN29
Address[2] => Equal6.IN29
Address[2] => Equal7.IN29
Address[2] => Equal8.IN29
Address[2] => Equal9.IN29
Address[2] => Equal10.IN29
Address[2] => Equal11.IN29
Address[2] => Equal12.IN29
Address[2] => Equal13.IN29
Address[2] => Equal14.IN29
Address[2] => Equal15.IN29
Address[2] => Equal16.IN29
Address[2] => Equal17.IN29
Address[2] => Equal18.IN29
Address[2] => Equal19.IN29
Address[2] => Equal20.IN29
Address[2] => Equal21.IN29
Address[2] => Equal22.IN29
Address[2] => Equal23.IN29
Address[2] => Equal24.IN29
Address[2] => Equal25.IN29
Address[2] => Equal26.IN29
Address[2] => Equal27.IN29
Address[3] => Equal0.IN28
Address[3] => Equal1.IN28
Address[3] => Equal2.IN28
Address[3] => Equal3.IN28
Address[3] => Equal4.IN28
Address[3] => Equal5.IN28
Address[3] => Equal6.IN28
Address[3] => Equal7.IN28
Address[3] => Equal8.IN28
Address[3] => Equal9.IN28
Address[3] => Equal10.IN28
Address[3] => Equal11.IN28
Address[3] => Equal12.IN28
Address[3] => Equal13.IN28
Address[3] => Equal14.IN28
Address[3] => Equal15.IN28
Address[3] => Equal16.IN28
Address[3] => Equal17.IN28
Address[3] => Equal18.IN28
Address[3] => Equal19.IN28
Address[3] => Equal20.IN28
Address[3] => Equal21.IN28
Address[3] => Equal22.IN28
Address[3] => Equal23.IN28
Address[3] => Equal24.IN28
Address[3] => Equal25.IN28
Address[3] => Equal26.IN28
Address[3] => Equal27.IN28
Address[4] => Equal0.IN27
Address[4] => Equal1.IN27
Address[4] => Equal2.IN27
Address[4] => Equal3.IN27
Address[4] => Equal4.IN27
Address[4] => Equal5.IN27
Address[4] => Equal6.IN27
Address[4] => Equal7.IN27
Address[4] => Equal8.IN27
Address[4] => Equal9.IN27
Address[4] => Equal10.IN27
Address[4] => Equal11.IN27
Address[4] => Equal12.IN27
Address[4] => Equal13.IN27
Address[4] => Equal14.IN27
Address[4] => Equal15.IN27
Address[4] => Equal16.IN27
Address[4] => Equal17.IN27
Address[4] => Equal18.IN27
Address[4] => Equal19.IN27
Address[4] => Equal20.IN27
Address[4] => Equal21.IN27
Address[4] => Equal22.IN27
Address[4] => Equal23.IN27
Address[4] => Equal24.IN27
Address[4] => Equal25.IN27
Address[4] => Equal26.IN27
Address[4] => Equal27.IN27
Address[5] => Equal0.IN26
Address[5] => Equal1.IN26
Address[5] => Equal2.IN26
Address[5] => Equal3.IN26
Address[5] => Equal4.IN26
Address[5] => Equal5.IN26
Address[5] => Equal6.IN26
Address[5] => Equal7.IN26
Address[5] => Equal8.IN26
Address[5] => Equal9.IN26
Address[5] => Equal10.IN26
Address[5] => Equal11.IN26
Address[5] => Equal12.IN26
Address[5] => Equal13.IN26
Address[5] => Equal14.IN26
Address[5] => Equal15.IN26
Address[5] => Equal16.IN26
Address[5] => Equal17.IN26
Address[5] => Equal18.IN26
Address[5] => Equal19.IN26
Address[5] => Equal20.IN26
Address[5] => Equal21.IN26
Address[5] => Equal22.IN26
Address[5] => Equal23.IN26
Address[5] => Equal24.IN26
Address[5] => Equal25.IN26
Address[5] => Equal26.IN26
Address[5] => Equal27.IN26
Address[6] => Equal0.IN25
Address[6] => Equal1.IN25
Address[6] => Equal2.IN25
Address[6] => Equal3.IN25
Address[6] => Equal4.IN25
Address[6] => Equal5.IN25
Address[6] => Equal6.IN25
Address[6] => Equal7.IN25
Address[6] => Equal8.IN25
Address[6] => Equal9.IN25
Address[6] => Equal10.IN25
Address[6] => Equal11.IN25
Address[6] => Equal12.IN25
Address[6] => Equal13.IN25
Address[6] => Equal14.IN25
Address[6] => Equal15.IN25
Address[6] => Equal16.IN25
Address[6] => Equal17.IN25
Address[6] => Equal18.IN25
Address[6] => Equal19.IN25
Address[6] => Equal20.IN25
Address[6] => Equal21.IN25
Address[6] => Equal22.IN25
Address[6] => Equal23.IN25
Address[6] => Equal24.IN25
Address[6] => Equal25.IN25
Address[6] => Equal26.IN25
Address[6] => Equal27.IN25
Address[7] => Equal0.IN24
Address[7] => Equal1.IN24
Address[7] => Equal2.IN24
Address[7] => Equal3.IN24
Address[7] => Equal4.IN24
Address[7] => Equal5.IN24
Address[7] => Equal6.IN24
Address[7] => Equal7.IN24
Address[7] => Equal8.IN24
Address[7] => Equal9.IN24
Address[7] => Equal10.IN24
Address[7] => Equal11.IN24
Address[7] => Equal12.IN24
Address[7] => Equal13.IN24
Address[7] => Equal14.IN24
Address[7] => Equal15.IN24
Address[7] => Equal16.IN24
Address[7] => Equal17.IN24
Address[7] => Equal18.IN24
Address[7] => Equal19.IN24
Address[7] => Equal20.IN24
Address[7] => Equal21.IN24
Address[7] => Equal22.IN24
Address[7] => Equal23.IN24
Address[7] => Equal24.IN24
Address[7] => Equal25.IN24
Address[7] => Equal26.IN24
Address[7] => Equal27.IN24
Address[8] => Equal0.IN23
Address[8] => Equal1.IN23
Address[8] => Equal2.IN23
Address[8] => Equal3.IN23
Address[8] => Equal4.IN23
Address[8] => Equal5.IN23
Address[8] => Equal6.IN23
Address[8] => Equal7.IN23
Address[8] => Equal8.IN23
Address[8] => Equal9.IN23
Address[8] => Equal10.IN23
Address[8] => Equal11.IN23
Address[8] => Equal12.IN23
Address[8] => Equal13.IN23
Address[8] => Equal14.IN23
Address[8] => Equal15.IN23
Address[8] => Equal16.IN23
Address[8] => Equal17.IN23
Address[8] => Equal18.IN23
Address[8] => Equal19.IN23
Address[8] => Equal20.IN23
Address[8] => Equal21.IN23
Address[8] => Equal22.IN23
Address[8] => Equal23.IN23
Address[8] => Equal24.IN23
Address[8] => Equal25.IN23
Address[8] => Equal26.IN23
Address[8] => Equal27.IN23
Address[9] => Equal0.IN22
Address[9] => Equal1.IN22
Address[9] => Equal2.IN22
Address[9] => Equal3.IN22
Address[9] => Equal4.IN22
Address[9] => Equal5.IN22
Address[9] => Equal6.IN22
Address[9] => Equal7.IN22
Address[9] => Equal8.IN22
Address[9] => Equal9.IN22
Address[9] => Equal10.IN22
Address[9] => Equal11.IN22
Address[9] => Equal12.IN22
Address[9] => Equal13.IN22
Address[9] => Equal14.IN22
Address[9] => Equal15.IN22
Address[9] => Equal16.IN22
Address[9] => Equal17.IN22
Address[9] => Equal18.IN22
Address[9] => Equal19.IN22
Address[9] => Equal20.IN22
Address[9] => Equal21.IN22
Address[9] => Equal22.IN22
Address[9] => Equal23.IN22
Address[9] => Equal24.IN22
Address[9] => Equal25.IN22
Address[9] => Equal26.IN22
Address[9] => Equal27.IN22
Address[10] => Equal0.IN21
Address[10] => Equal1.IN21
Address[10] => Equal2.IN21
Address[10] => Equal3.IN21
Address[10] => Equal4.IN21
Address[10] => Equal5.IN21
Address[10] => Equal6.IN21
Address[10] => Equal7.IN21
Address[10] => Equal8.IN21
Address[10] => Equal9.IN21
Address[10] => Equal10.IN21
Address[10] => Equal11.IN21
Address[10] => Equal12.IN21
Address[10] => Equal13.IN21
Address[10] => Equal14.IN21
Address[10] => Equal15.IN21
Address[10] => Equal16.IN21
Address[10] => Equal17.IN21
Address[10] => Equal18.IN21
Address[10] => Equal19.IN21
Address[10] => Equal20.IN21
Address[10] => Equal21.IN21
Address[10] => Equal22.IN21
Address[10] => Equal23.IN21
Address[10] => Equal24.IN21
Address[10] => Equal25.IN21
Address[10] => Equal26.IN21
Address[10] => Equal27.IN21
Address[11] => Equal0.IN20
Address[11] => Equal1.IN20
Address[11] => Equal2.IN20
Address[11] => Equal3.IN20
Address[11] => Equal4.IN20
Address[11] => Equal5.IN20
Address[11] => Equal6.IN20
Address[11] => Equal7.IN20
Address[11] => Equal8.IN20
Address[11] => Equal9.IN20
Address[11] => Equal10.IN20
Address[11] => Equal11.IN20
Address[11] => Equal12.IN20
Address[11] => Equal13.IN20
Address[11] => Equal14.IN20
Address[11] => Equal15.IN20
Address[11] => Equal16.IN20
Address[11] => Equal17.IN20
Address[11] => Equal18.IN20
Address[11] => Equal19.IN20
Address[11] => Equal20.IN20
Address[11] => Equal21.IN20
Address[11] => Equal22.IN20
Address[11] => Equal23.IN20
Address[11] => Equal24.IN20
Address[11] => Equal25.IN20
Address[11] => Equal26.IN20
Address[11] => Equal27.IN20
Address[12] => Equal0.IN19
Address[12] => Equal1.IN19
Address[12] => Equal2.IN19
Address[12] => Equal3.IN19
Address[12] => Equal4.IN19
Address[12] => Equal5.IN19
Address[12] => Equal6.IN19
Address[12] => Equal7.IN19
Address[12] => Equal8.IN19
Address[12] => Equal9.IN19
Address[12] => Equal10.IN19
Address[12] => Equal11.IN19
Address[12] => Equal12.IN19
Address[12] => Equal13.IN19
Address[12] => Equal14.IN19
Address[12] => Equal15.IN19
Address[12] => Equal16.IN19
Address[12] => Equal17.IN19
Address[12] => Equal18.IN19
Address[12] => Equal19.IN19
Address[12] => Equal20.IN19
Address[12] => Equal21.IN19
Address[12] => Equal22.IN19
Address[12] => Equal23.IN19
Address[12] => Equal24.IN19
Address[12] => Equal25.IN19
Address[12] => Equal26.IN19
Address[12] => Equal27.IN19
Address[13] => Equal0.IN18
Address[13] => Equal1.IN18
Address[13] => Equal2.IN18
Address[13] => Equal3.IN18
Address[13] => Equal4.IN18
Address[13] => Equal5.IN18
Address[13] => Equal6.IN18
Address[13] => Equal7.IN18
Address[13] => Equal8.IN18
Address[13] => Equal9.IN18
Address[13] => Equal10.IN18
Address[13] => Equal11.IN18
Address[13] => Equal12.IN18
Address[13] => Equal13.IN18
Address[13] => Equal14.IN18
Address[13] => Equal15.IN18
Address[13] => Equal16.IN18
Address[13] => Equal17.IN18
Address[13] => Equal18.IN18
Address[13] => Equal19.IN18
Address[13] => Equal20.IN18
Address[13] => Equal21.IN18
Address[13] => Equal22.IN18
Address[13] => Equal23.IN18
Address[13] => Equal24.IN18
Address[13] => Equal25.IN18
Address[13] => Equal26.IN18
Address[13] => Equal27.IN18
Address[14] => Equal0.IN17
Address[14] => Equal1.IN17
Address[14] => Equal2.IN17
Address[14] => Equal3.IN17
Address[14] => Equal4.IN17
Address[14] => Equal5.IN17
Address[14] => Equal6.IN17
Address[14] => Equal7.IN17
Address[14] => Equal8.IN17
Address[14] => Equal9.IN17
Address[14] => Equal10.IN17
Address[14] => Equal11.IN17
Address[14] => Equal12.IN17
Address[14] => Equal13.IN17
Address[14] => Equal14.IN17
Address[14] => Equal15.IN17
Address[14] => Equal16.IN17
Address[14] => Equal17.IN17
Address[14] => Equal18.IN17
Address[14] => Equal19.IN17
Address[14] => Equal20.IN17
Address[14] => Equal21.IN17
Address[14] => Equal22.IN17
Address[14] => Equal23.IN17
Address[14] => Equal24.IN17
Address[14] => Equal25.IN17
Address[14] => Equal26.IN17
Address[14] => Equal27.IN17
Address[15] => Equal0.IN16
Address[15] => Equal1.IN16
Address[15] => Equal2.IN16
Address[15] => Equal3.IN16
Address[15] => Equal4.IN16
Address[15] => Equal5.IN16
Address[15] => Equal6.IN16
Address[15] => Equal7.IN16
Address[15] => Equal8.IN16
Address[15] => Equal9.IN16
Address[15] => Equal10.IN16
Address[15] => Equal11.IN16
Address[15] => Equal12.IN16
Address[15] => Equal13.IN16
Address[15] => Equal14.IN16
Address[15] => Equal15.IN16
Address[15] => Equal16.IN16
Address[15] => Equal17.IN16
Address[15] => Equal18.IN16
Address[15] => Equal19.IN16
Address[15] => Equal20.IN16
Address[15] => Equal21.IN16
Address[15] => Equal22.IN16
Address[15] => Equal23.IN16
Address[15] => Equal24.IN16
Address[15] => Equal25.IN16
Address[15] => Equal26.IN16
Address[15] => Equal27.IN16
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
IOSelect_H => process_0.IN0
WE_L => InputPortA_Enable.DATAB
WE_L => InputPortB_Enable.DATAB
WE_L => InputPortC_Enable.DATAB
WE_L => InputPortD_Enable.DATAB
WE_L => InputPortE_Enable.DATAB
WE_L => OutputPortA_Enable.DATAB
WE_L => OutputPortB_Enable.DATAB
WE_L => OutputPortC_Enable.DATAB
WE_L => OutputPortD_Enable.DATAB
WE_L => OutputPortE_Enable.DATAB
WE_L => LCDWrite.OUTPUTSELECT
WE_L => LCDCommandOrData.DATAB
WE_L => LCDWrite.DATAB
WE_L => HexDisplay7and6Enable.DATAB
WE_L => HexDisplay5and4Enable.DATAB
WE_L => HexDisplay3and2Enable.DATAB
WE_L => HexDisplay1and0Enable.DATAB
WE_L => TraceExceptionEnable.DATAB
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
UDS_L => process_0.IN1
AS_L => process_0.IN1
OutputPortA_Enable <= OutputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortA_Enable <= InputPortA_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortB_Enable <= OutputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortB_Enable <= InputPortB_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortC_Enable <= OutputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortC_Enable <= InputPortC_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortD_Enable <= OutputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortD_Enable <= InputPortD_Enable.DB_MAX_OUTPUT_PORT_TYPE
OutputPortE_Enable <= OutputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
InputPortE_Enable <= InputPortE_Enable.DB_MAX_OUTPUT_PORT_TYPE
LCDCommandOrData <= LCDCommandOrData.DB_MAX_OUTPUT_PORT_TYPE
LCDWrite <= LCDWrite.DB_MAX_OUTPUT_PORT_TYPE
Timer1ControlReg_Enable <= Timer1ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer1DataReg_Enable <= Timer1DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2ControlReg_Enable <= Timer2ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer2DataReg_Enable <= Timer2DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3ControlReg_Enable <= Timer3ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer3DataReg_Enable <= Timer3DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4ControlReg_Enable <= Timer4ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer4DataReg_Enable <= Timer4DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5ControlReg_Enable <= Timer5ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer5DataReg_Enable <= Timer5DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6ControlReg_Enable <= Timer6ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer6DataReg_Enable <= Timer6DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7ControlReg_Enable <= Timer7ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer7DataReg_Enable <= Timer7DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8ControlReg_Enable <= Timer8ControlReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
Timer8DataReg_Enable <= Timer8DataReg_Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay7and6Enable <= HexDisplay7and6Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay5and4Enable <= HexDisplay5and4Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay3and2Enable <= HexDisplay3and2Enable.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay1and0Enable <= HexDisplay1and0Enable.DB_MAX_OUTPUT_PORT_TYPE
TraceExceptionEnable <= TraceExceptionEnable.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer2
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer3
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer4
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|LCD_Controller:inst2
LCDDataOut[0] <= LCDDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[1] <= LCDDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[2] <= LCDDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[3] <= LCDDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[4] <= LCDDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[5] <= LCDDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[6] <= LCDDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCDDataOut[7] <= LCDDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS <= RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
E <= E.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW.DB_MAX_OUTPUT_PORT_TYPE
Clk => RS~reg0.CLK
Clk => LCDDataOut[0]~reg0.CLK
Clk => LCDDataOut[1]~reg0.CLK
Clk => LCDDataOut[2]~reg0.CLK
Clk => LCDDataOut[3]~reg0.CLK
Clk => LCDDataOut[4]~reg0.CLK
Clk => LCDDataOut[5]~reg0.CLK
Clk => LCDDataOut[6]~reg0.CLK
Clk => LCDDataOut[7]~reg0.CLK
Clk => Current_state[0].CLK
Clk => Current_state[1].CLK
Clk => Current_state[2].CLK
Clk => timer[0].CLK
Clk => timer[1].CLK
Clk => timer[2].CLK
Clk => timer[3].CLK
Reset => Current_state[0].ACLR
Reset => Current_state[1].ACLR
Reset => Current_state[2].ACLR
Reset => LCDDataOut[7]~reg0.ENA
Reset => LCDDataOut[6]~reg0.ENA
Reset => LCDDataOut[5]~reg0.ENA
Reset => LCDDataOut[4]~reg0.ENA
Reset => LCDDataOut[3]~reg0.ENA
Reset => LCDDataOut[2]~reg0.ENA
Reset => LCDDataOut[1]~reg0.ENA
Reset => LCDDataOut[0]~reg0.ENA
Reset => RS~reg0.ENA
DataIn[0] => LCDDataOut.DATAB
DataIn[1] => LCDDataOut.DATAB
DataIn[2] => LCDDataOut.DATAB
DataIn[3] => LCDDataOut.DATAB
DataIn[4] => LCDDataOut.DATAB
DataIn[5] => LCDDataOut.DATAB
DataIn[6] => LCDDataOut.DATAB
DataIn[7] => LCDDataOut.DATAB
WriteEnable => Next_state[0].DATAB
LCDCommandOrDisplayData => RS.DATAB


|MC68K|OnChipIO:b2v_inst8|TraceExceptionControlBit:inst16
DataIn => Q~reg0.DATAIN
Enable => Q~reg0.ENA
Clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer5
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer6
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer7
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Timer:Timer8
Clk => IRQ_Internal.CLK
Clk => TheTimer[0].CLK
Clk => TheTimer[1].CLK
Clk => TheTimer[2].CLK
Clk => TheTimer[3].CLK
Clk => TheTimer[4].CLK
Clk => TheTimer[5].CLK
Clk => TheTimer[6].CLK
Clk => TheTimer[7].CLK
Clk => TheTimer[8].CLK
Clk => TheTimer[9].CLK
Clk => TheTimer[10].CLK
Clk => TheTimer[11].CLK
Clk => TheTimer[12].CLK
Clk => TheTimer[13].CLK
Clk => TheTimer[14].CLK
Clk => TheTimer[15].CLK
Clk => TheTimer[16].CLK
Clk => TheTimer[17].CLK
Clk => TheTimer[18].CLK
Clk => TheTimer[19].CLK
Clk => TheTimer[20].CLK
Clk => TheTimer[21].CLK
Clk => TheTimer[22].CLK
Clk => TheTimer[23].CLK
Clk => ControlRegister[0].CLK
Clk => ControlRegister[1].CLK
Clk => DataRegister[0].CLK
Clk => DataRegister[1].CLK
Clk => DataRegister[2].CLK
Clk => DataRegister[3].CLK
Clk => DataRegister[4].CLK
Clk => DataRegister[5].CLK
Clk => DataRegister[6].CLK
Clk => DataRegister[7].CLK
Reset_L => IRQ_Internal.PRESET
Reset_L => TheTimer[0].PRESET
Reset_L => TheTimer[1].PRESET
Reset_L => TheTimer[2].PRESET
Reset_L => TheTimer[3].PRESET
Reset_L => TheTimer[4].PRESET
Reset_L => TheTimer[5].PRESET
Reset_L => TheTimer[6].PRESET
Reset_L => TheTimer[7].PRESET
Reset_L => TheTimer[8].PRESET
Reset_L => TheTimer[9].PRESET
Reset_L => TheTimer[10].PRESET
Reset_L => TheTimer[11].PRESET
Reset_L => TheTimer[12].PRESET
Reset_L => TheTimer[13].PRESET
Reset_L => TheTimer[14].PRESET
Reset_L => TheTimer[15].PRESET
Reset_L => TheTimer[16].PRESET
Reset_L => TheTimer[17].PRESET
Reset_L => TheTimer[18].PRESET
Reset_L => TheTimer[19].PRESET
Reset_L => TheTimer[20].PRESET
Reset_L => TheTimer[21].PRESET
Reset_L => TheTimer[22].PRESET
Reset_L => TheTimer[23].PRESET
Reset_L => ControlRegister[0].ACLR
Reset_L => ControlRegister[1].ACLR
Reset_L => DataRegister[0].PRESET
Reset_L => DataRegister[1].PRESET
Reset_L => DataRegister[2].PRESET
Reset_L => DataRegister[3].PRESET
Reset_L => DataRegister[4].PRESET
Reset_L => DataRegister[5].PRESET
Reset_L => DataRegister[6].PRESET
Reset_L => DataRegister[7].PRESET
DataIn[0] => ControlRegister.DATAB
DataIn[0] => DataRegister[0].DATAIN
DataIn[1] => ControlRegister.DATAB
DataIn[1] => DataRegister[1].DATAIN
DataIn[2] => DataRegister[2].DATAIN
DataIn[3] => DataRegister[3].DATAIN
DataIn[4] => DataRegister[4].DATAIN
DataIn[5] => DataRegister[5].DATAIN
DataIn[6] => DataRegister[6].DATAIN
DataIn[7] => DataRegister[7].DATAIN
DataOut[0] <= DataOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7].DB_MAX_OUTPUT_PORT_TYPE
DataRegisterSelect => process_0.IN0
ControlRegisterSelect => process_0.IN0
ControlRegisterSelect => process_1.IN0
WE_L => process_1.IN1
WE_L => process_0.IN1
WE_L => process_0.IN1
IRQ_L <= IRQ_Internal.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|MC68K|OnChipIO:b2v_inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst11
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst3
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst10
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst21
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst23
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|HexTo7SegmentDisplay:inst22
Input1[0] => Equal15.IN7
Input1[0] => Equal16.IN7
Input1[0] => Equal17.IN7
Input1[0] => Equal18.IN7
Input1[0] => Equal19.IN7
Input1[0] => Equal20.IN7
Input1[0] => Equal21.IN7
Input1[0] => Equal22.IN7
Input1[0] => Equal23.IN7
Input1[0] => Equal24.IN7
Input1[0] => Equal25.IN7
Input1[0] => Equal26.IN7
Input1[0] => Equal27.IN7
Input1[0] => Equal28.IN7
Input1[0] => Equal29.IN7
Input1[1] => Equal15.IN6
Input1[1] => Equal16.IN6
Input1[1] => Equal17.IN6
Input1[1] => Equal18.IN6
Input1[1] => Equal19.IN6
Input1[1] => Equal20.IN6
Input1[1] => Equal21.IN6
Input1[1] => Equal22.IN6
Input1[1] => Equal23.IN6
Input1[1] => Equal24.IN6
Input1[1] => Equal25.IN6
Input1[1] => Equal26.IN6
Input1[1] => Equal27.IN6
Input1[1] => Equal28.IN6
Input1[1] => Equal29.IN6
Input1[2] => Equal15.IN5
Input1[2] => Equal16.IN5
Input1[2] => Equal17.IN5
Input1[2] => Equal18.IN5
Input1[2] => Equal19.IN5
Input1[2] => Equal20.IN5
Input1[2] => Equal21.IN5
Input1[2] => Equal22.IN5
Input1[2] => Equal23.IN5
Input1[2] => Equal24.IN5
Input1[2] => Equal25.IN5
Input1[2] => Equal26.IN5
Input1[2] => Equal27.IN5
Input1[2] => Equal28.IN5
Input1[2] => Equal29.IN5
Input1[3] => Equal15.IN4
Input1[3] => Equal16.IN4
Input1[3] => Equal17.IN4
Input1[3] => Equal18.IN4
Input1[3] => Equal19.IN4
Input1[3] => Equal20.IN4
Input1[3] => Equal21.IN4
Input1[3] => Equal22.IN4
Input1[3] => Equal23.IN4
Input1[3] => Equal24.IN4
Input1[3] => Equal25.IN4
Input1[3] => Equal26.IN4
Input1[3] => Equal27.IN4
Input1[3] => Equal28.IN4
Input1[3] => Equal29.IN4
Input1[4] => Equal0.IN7
Input1[4] => Equal1.IN7
Input1[4] => Equal2.IN7
Input1[4] => Equal3.IN7
Input1[4] => Equal4.IN7
Input1[4] => Equal5.IN7
Input1[4] => Equal6.IN7
Input1[4] => Equal7.IN7
Input1[4] => Equal8.IN7
Input1[4] => Equal9.IN7
Input1[4] => Equal10.IN7
Input1[4] => Equal11.IN7
Input1[4] => Equal12.IN7
Input1[4] => Equal13.IN7
Input1[4] => Equal14.IN7
Input1[5] => Equal0.IN6
Input1[5] => Equal1.IN6
Input1[5] => Equal2.IN6
Input1[5] => Equal3.IN6
Input1[5] => Equal4.IN6
Input1[5] => Equal5.IN6
Input1[5] => Equal6.IN6
Input1[5] => Equal7.IN6
Input1[5] => Equal8.IN6
Input1[5] => Equal9.IN6
Input1[5] => Equal10.IN6
Input1[5] => Equal11.IN6
Input1[5] => Equal12.IN6
Input1[5] => Equal13.IN6
Input1[5] => Equal14.IN6
Input1[6] => Equal0.IN5
Input1[6] => Equal1.IN5
Input1[6] => Equal2.IN5
Input1[6] => Equal3.IN5
Input1[6] => Equal4.IN5
Input1[6] => Equal5.IN5
Input1[6] => Equal6.IN5
Input1[6] => Equal7.IN5
Input1[6] => Equal8.IN5
Input1[6] => Equal9.IN5
Input1[6] => Equal10.IN5
Input1[6] => Equal11.IN5
Input1[6] => Equal12.IN5
Input1[6] => Equal13.IN5
Input1[6] => Equal14.IN5
Input1[7] => Equal0.IN4
Input1[7] => Equal1.IN4
Input1[7] => Equal2.IN4
Input1[7] => Equal3.IN4
Input1[7] => Equal4.IN4
Input1[7] => Equal5.IN4
Input1[7] => Equal6.IN4
Input1[7] => Equal7.IN4
Input1[7] => Equal8.IN4
Input1[7] => Equal9.IN4
Input1[7] => Equal10.IN4
Input1[7] => Equal11.IN4
Input1[7] => Equal12.IN4
Input1[7] => Equal13.IN4
Input1[7] => Equal14.IN4
Display1[6] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[5] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[4] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[3] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[2] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[1] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display1[0] <= Display1.DB_MAX_OUTPUT_PORT_TYPE
Display2[6] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[5] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[4] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[3] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[2] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[1] <= Display2.DB_MAX_OUTPUT_PORT_TYPE
Display2[0] <= Display2.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst24
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst4
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst8
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst9
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst12
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|OnChipIO:b2v_inst8|Latch8Bit:inst14
DataIn[0] => Q[0]~reg0.DATAIN
DataIn[1] => Q[1]~reg0.DATAIN
DataIn[2] => Q[2]~reg0.DATAIN
DataIn[3] => Q[3]~reg0.DATAIN
DataIn[4] => Q[4]~reg0.DATAIN
DataIn[5] => Q[5]~reg0.DATAIN
DataIn[6] => Q[6]~reg0.DATAIN
DataIn[7] => Q[7]~reg0.DATAIN
Enable => Q[7]~reg0.ENA
Enable => Q[6]~reg0.ENA
Enable => Q[5]~reg0.ENA
Enable => Q[4]~reg0.ENA
Enable => Q[3]~reg0.ENA
Enable => Q[2]~reg0.ENA
Enable => Q[1]~reg0.ENA
Enable => Q[0]~reg0.ENA
Clk => Q[0]~reg0.CLK
Clk => Q[1]~reg0.CLK
Clk => Q[2]~reg0.CLK
Clk => Q[3]~reg0.CLK
Clk => Q[4]~reg0.CLK
Clk => Q[5]~reg0.CLK
Clk => Q[6]~reg0.CLK
Clk => Q[7]~reg0.CLK
Reset => Q[0]~reg0.ACLR
Reset => Q[1]~reg0.ACLR
Reset => Q[2]~reg0.ACLR
Reset => Q[3]~reg0.ACLR
Reset => Q[4]~reg0.ACLR
Reset => Q[5]~reg0.ACLR
Reset => Q[6]~reg0.ACLR
Reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|I2C_AV_Config:I2C_Configure_Audio_Chip
iCLK => ~NO_FANOUT~
iRST_N => ~NO_FANOUT~
I2C_SCLK <= <GND>
I2C_SDAT <> <UNC>


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MC68K|vga_system:vga_system_inst
clk_clk => clk_clk.IN4
reset_reset_n => _.IN1
vga_out_CLK <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_CLK
vga_out_HS <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_HS
vga_out_VS <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_VS
vga_out_BLANK <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_BLANK
vga_out_SYNC <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_SYNC
vga_out_R[0] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[1] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[2] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[3] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[4] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[5] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[6] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_R[7] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_out_G[0] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[1] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[2] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[3] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[4] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[5] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[6] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_G[7] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_out_B[0] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[1] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[2] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[3] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[4] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[5] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[6] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_out_B[7] <= vga_system_video_vga_controller_0:video_vga_controller_0.VGA_B
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdatavalid.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest => video_pixel_buffer_dma_0_avalon_pixel_dma_master_waitrequest.IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[0] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[1] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[2] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[3] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[4] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[5] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[6] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[7] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[8] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[9] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[10] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[11] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[12] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[13] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[14] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[15] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[16] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[17] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[18] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[19] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[20] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[21] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[22] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[23] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[24] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[25] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[26] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[27] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[28] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[29] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[30] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_address[31] <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_address
video_pixel_buffer_dma_0_avalon_pixel_dma_master_lock <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_arbiterlock
video_pixel_buffer_dma_0_avalon_pixel_dma_master_read <= vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0.master_read
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[0].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[1].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[2].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[3].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[4].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[5].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[6].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[7].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[8].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[9].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[10].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[11].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[12].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[13].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[14].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[15].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[16].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[17].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[18].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[19].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[20].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[21].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[22].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[23].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[24].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[25].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[26].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[27].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[28].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[29].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[30].IN1
video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31] => video_pixel_buffer_dma_0_avalon_pixel_dma_master_readdata[31].IN1


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0
clk => clk.IN1
reset => reset.IN1
slave_address[0] => Equal1.IN1
slave_address[0] => Equal2.IN0
slave_address[0] => Equal3.IN1
slave_address[1] => Equal1.IN0
slave_address[1] => Equal2.IN1
slave_address[1] => Equal3.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdata[16] => fifo_data_in[16].IN1
master_readdata[17] => fifo_data_in[17].IN1
master_readdata[18] => fifo_data_in[18].IN1
master_readdata[19] => fifo_data_in[19].IN1
master_readdata[20] => fifo_data_in[20].IN1
master_readdata[21] => fifo_data_in[21].IN1
master_readdata[22] => fifo_data_in[22].IN1
master_readdata[23] => fifo_data_in[23].IN1
master_readdata[24] => ~NO_FANOUT~
master_readdata[25] => ~NO_FANOUT~
master_readdata[26] => ~NO_FANOUT~
master_readdata[27] => ~NO_FANOUT~
master_readdata[28] => ~NO_FANOUT~
master_readdata[29] => ~NO_FANOUT~
master_readdata[30] => ~NO_FANOUT~
master_readdata[31] => ~NO_FANOUT~
master_readdatavalid => always5.IN1
master_readdatavalid => reading_first_pixel_in_image.OUTPUTSELECT
master_readdatavalid => fifo_write.IN1
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_readdatavalid => pending_reads.OUTPUTSELECT
master_waitrequest => always3.IN1
master_waitrequest => always7.IN1
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
master_waitrequest => ns_pixel_buffer.OUTPUTSELECT
stream_ready => fifo_read.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= buffer_start_address[1].DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_arbiterlock <= master_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
master_read <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= scfifo:Image_Buffer.q
stream_data[1] <= scfifo:Image_Buffer.q
stream_data[2] <= scfifo:Image_Buffer.q
stream_data[3] <= scfifo:Image_Buffer.q
stream_data[4] <= scfifo:Image_Buffer.q
stream_data[5] <= scfifo:Image_Buffer.q
stream_data[6] <= scfifo:Image_Buffer.q
stream_data[7] <= scfifo:Image_Buffer.q
stream_data[8] <= scfifo:Image_Buffer.q
stream_data[9] <= scfifo:Image_Buffer.q
stream_data[10] <= scfifo:Image_Buffer.q
stream_data[11] <= scfifo:Image_Buffer.q
stream_data[12] <= scfifo:Image_Buffer.q
stream_data[13] <= scfifo:Image_Buffer.q
stream_data[14] <= scfifo:Image_Buffer.q
stream_data[15] <= scfifo:Image_Buffer.q
stream_data[16] <= scfifo:Image_Buffer.q
stream_data[17] <= scfifo:Image_Buffer.q
stream_data[18] <= scfifo:Image_Buffer.q
stream_data[19] <= scfifo:Image_Buffer.q
stream_data[20] <= scfifo:Image_Buffer.q
stream_data[21] <= scfifo:Image_Buffer.q
stream_data[22] <= scfifo:Image_Buffer.q
stream_data[23] <= scfifo:Image_Buffer.q
stream_startofpacket <= scfifo:Image_Buffer.q
stream_endofpacket <= scfifo:Image_Buffer.q
stream_empty[0] <= <GND>
stream_empty[1] <= <GND>
stream_valid <= scfifo:Image_Buffer.empty


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer
data[0] => scfifo_vag1:auto_generated.data[0]
data[1] => scfifo_vag1:auto_generated.data[1]
data[2] => scfifo_vag1:auto_generated.data[2]
data[3] => scfifo_vag1:auto_generated.data[3]
data[4] => scfifo_vag1:auto_generated.data[4]
data[5] => scfifo_vag1:auto_generated.data[5]
data[6] => scfifo_vag1:auto_generated.data[6]
data[7] => scfifo_vag1:auto_generated.data[7]
data[8] => scfifo_vag1:auto_generated.data[8]
data[9] => scfifo_vag1:auto_generated.data[9]
data[10] => scfifo_vag1:auto_generated.data[10]
data[11] => scfifo_vag1:auto_generated.data[11]
data[12] => scfifo_vag1:auto_generated.data[12]
data[13] => scfifo_vag1:auto_generated.data[13]
data[14] => scfifo_vag1:auto_generated.data[14]
data[15] => scfifo_vag1:auto_generated.data[15]
data[16] => scfifo_vag1:auto_generated.data[16]
data[17] => scfifo_vag1:auto_generated.data[17]
data[18] => scfifo_vag1:auto_generated.data[18]
data[19] => scfifo_vag1:auto_generated.data[19]
data[20] => scfifo_vag1:auto_generated.data[20]
data[21] => scfifo_vag1:auto_generated.data[21]
data[22] => scfifo_vag1:auto_generated.data[22]
data[23] => scfifo_vag1:auto_generated.data[23]
data[24] => scfifo_vag1:auto_generated.data[24]
data[25] => scfifo_vag1:auto_generated.data[25]
q[0] <= scfifo_vag1:auto_generated.q[0]
q[1] <= scfifo_vag1:auto_generated.q[1]
q[2] <= scfifo_vag1:auto_generated.q[2]
q[3] <= scfifo_vag1:auto_generated.q[3]
q[4] <= scfifo_vag1:auto_generated.q[4]
q[5] <= scfifo_vag1:auto_generated.q[5]
q[6] <= scfifo_vag1:auto_generated.q[6]
q[7] <= scfifo_vag1:auto_generated.q[7]
q[8] <= scfifo_vag1:auto_generated.q[8]
q[9] <= scfifo_vag1:auto_generated.q[9]
q[10] <= scfifo_vag1:auto_generated.q[10]
q[11] <= scfifo_vag1:auto_generated.q[11]
q[12] <= scfifo_vag1:auto_generated.q[12]
q[13] <= scfifo_vag1:auto_generated.q[13]
q[14] <= scfifo_vag1:auto_generated.q[14]
q[15] <= scfifo_vag1:auto_generated.q[15]
q[16] <= scfifo_vag1:auto_generated.q[16]
q[17] <= scfifo_vag1:auto_generated.q[17]
q[18] <= scfifo_vag1:auto_generated.q[18]
q[19] <= scfifo_vag1:auto_generated.q[19]
q[20] <= scfifo_vag1:auto_generated.q[20]
q[21] <= scfifo_vag1:auto_generated.q[21]
q[22] <= scfifo_vag1:auto_generated.q[22]
q[23] <= scfifo_vag1:auto_generated.q[23]
q[24] <= scfifo_vag1:auto_generated.q[24]
q[25] <= scfifo_vag1:auto_generated.q[25]
wrreq => scfifo_vag1:auto_generated.wrreq
rdreq => scfifo_vag1:auto_generated.rdreq
clock => scfifo_vag1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_vag1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_vag1:auto_generated.empty
full <= scfifo_vag1:auto_generated.full
almost_full <= scfifo_vag1:auto_generated.almost_full
almost_empty <= scfifo_vag1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_k2a1:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_k2a1:dpfifo.data[0]
data[1] => a_dpfifo_k2a1:dpfifo.data[1]
data[2] => a_dpfifo_k2a1:dpfifo.data[2]
data[3] => a_dpfifo_k2a1:dpfifo.data[3]
data[4] => a_dpfifo_k2a1:dpfifo.data[4]
data[5] => a_dpfifo_k2a1:dpfifo.data[5]
data[6] => a_dpfifo_k2a1:dpfifo.data[6]
data[7] => a_dpfifo_k2a1:dpfifo.data[7]
data[8] => a_dpfifo_k2a1:dpfifo.data[8]
data[9] => a_dpfifo_k2a1:dpfifo.data[9]
data[10] => a_dpfifo_k2a1:dpfifo.data[10]
data[11] => a_dpfifo_k2a1:dpfifo.data[11]
data[12] => a_dpfifo_k2a1:dpfifo.data[12]
data[13] => a_dpfifo_k2a1:dpfifo.data[13]
data[14] => a_dpfifo_k2a1:dpfifo.data[14]
data[15] => a_dpfifo_k2a1:dpfifo.data[15]
data[16] => a_dpfifo_k2a1:dpfifo.data[16]
data[17] => a_dpfifo_k2a1:dpfifo.data[17]
data[18] => a_dpfifo_k2a1:dpfifo.data[18]
data[19] => a_dpfifo_k2a1:dpfifo.data[19]
data[20] => a_dpfifo_k2a1:dpfifo.data[20]
data[21] => a_dpfifo_k2a1:dpfifo.data[21]
data[22] => a_dpfifo_k2a1:dpfifo.data[22]
data[23] => a_dpfifo_k2a1:dpfifo.data[23]
data[24] => a_dpfifo_k2a1:dpfifo.data[24]
data[25] => a_dpfifo_k2a1:dpfifo.data[25]
empty <= a_dpfifo_k2a1:dpfifo.empty
full <= a_dpfifo_k2a1:dpfifo.full
q[0] <= a_dpfifo_k2a1:dpfifo.q[0]
q[1] <= a_dpfifo_k2a1:dpfifo.q[1]
q[2] <= a_dpfifo_k2a1:dpfifo.q[2]
q[3] <= a_dpfifo_k2a1:dpfifo.q[3]
q[4] <= a_dpfifo_k2a1:dpfifo.q[4]
q[5] <= a_dpfifo_k2a1:dpfifo.q[5]
q[6] <= a_dpfifo_k2a1:dpfifo.q[6]
q[7] <= a_dpfifo_k2a1:dpfifo.q[7]
q[8] <= a_dpfifo_k2a1:dpfifo.q[8]
q[9] <= a_dpfifo_k2a1:dpfifo.q[9]
q[10] <= a_dpfifo_k2a1:dpfifo.q[10]
q[11] <= a_dpfifo_k2a1:dpfifo.q[11]
q[12] <= a_dpfifo_k2a1:dpfifo.q[12]
q[13] <= a_dpfifo_k2a1:dpfifo.q[13]
q[14] <= a_dpfifo_k2a1:dpfifo.q[14]
q[15] <= a_dpfifo_k2a1:dpfifo.q[15]
q[16] <= a_dpfifo_k2a1:dpfifo.q[16]
q[17] <= a_dpfifo_k2a1:dpfifo.q[17]
q[18] <= a_dpfifo_k2a1:dpfifo.q[18]
q[19] <= a_dpfifo_k2a1:dpfifo.q[19]
q[20] <= a_dpfifo_k2a1:dpfifo.q[20]
q[21] <= a_dpfifo_k2a1:dpfifo.q[21]
q[22] <= a_dpfifo_k2a1:dpfifo.q[22]
q[23] <= a_dpfifo_k2a1:dpfifo.q[23]
q[24] <= a_dpfifo_k2a1:dpfifo.q[24]
q[25] <= a_dpfifo_k2a1:dpfifo.q[25]
rdreq => a_dpfifo_k2a1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_k2a1:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_k2a1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo
clock => altsyncram_k3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_k3i1:FIFOram.data_a[0]
data[1] => altsyncram_k3i1:FIFOram.data_a[1]
data[2] => altsyncram_k3i1:FIFOram.data_a[2]
data[3] => altsyncram_k3i1:FIFOram.data_a[3]
data[4] => altsyncram_k3i1:FIFOram.data_a[4]
data[5] => altsyncram_k3i1:FIFOram.data_a[5]
data[6] => altsyncram_k3i1:FIFOram.data_a[6]
data[7] => altsyncram_k3i1:FIFOram.data_a[7]
data[8] => altsyncram_k3i1:FIFOram.data_a[8]
data[9] => altsyncram_k3i1:FIFOram.data_a[9]
data[10] => altsyncram_k3i1:FIFOram.data_a[10]
data[11] => altsyncram_k3i1:FIFOram.data_a[11]
data[12] => altsyncram_k3i1:FIFOram.data_a[12]
data[13] => altsyncram_k3i1:FIFOram.data_a[13]
data[14] => altsyncram_k3i1:FIFOram.data_a[14]
data[15] => altsyncram_k3i1:FIFOram.data_a[15]
data[16] => altsyncram_k3i1:FIFOram.data_a[16]
data[17] => altsyncram_k3i1:FIFOram.data_a[17]
data[18] => altsyncram_k3i1:FIFOram.data_a[18]
data[19] => altsyncram_k3i1:FIFOram.data_a[19]
data[20] => altsyncram_k3i1:FIFOram.data_a[20]
data[21] => altsyncram_k3i1:FIFOram.data_a[21]
data[22] => altsyncram_k3i1:FIFOram.data_a[22]
data[23] => altsyncram_k3i1:FIFOram.data_a[23]
data[24] => altsyncram_k3i1:FIFOram.data_a[24]
data[25] => altsyncram_k3i1:FIFOram.data_a[25]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_k3i1:FIFOram.q_b[0]
q[1] <= altsyncram_k3i1:FIFOram.q_b[1]
q[2] <= altsyncram_k3i1:FIFOram.q_b[2]
q[3] <= altsyncram_k3i1:FIFOram.q_b[3]
q[4] <= altsyncram_k3i1:FIFOram.q_b[4]
q[5] <= altsyncram_k3i1:FIFOram.q_b[5]
q[6] <= altsyncram_k3i1:FIFOram.q_b[6]
q[7] <= altsyncram_k3i1:FIFOram.q_b[7]
q[8] <= altsyncram_k3i1:FIFOram.q_b[8]
q[9] <= altsyncram_k3i1:FIFOram.q_b[9]
q[10] <= altsyncram_k3i1:FIFOram.q_b[10]
q[11] <= altsyncram_k3i1:FIFOram.q_b[11]
q[12] <= altsyncram_k3i1:FIFOram.q_b[12]
q[13] <= altsyncram_k3i1:FIFOram.q_b[13]
q[14] <= altsyncram_k3i1:FIFOram.q_b[14]
q[15] <= altsyncram_k3i1:FIFOram.q_b[15]
q[16] <= altsyncram_k3i1:FIFOram.q_b[16]
q[17] <= altsyncram_k3i1:FIFOram.q_b[17]
q[18] <= altsyncram_k3i1:FIFOram.q_b[18]
q[19] <= altsyncram_k3i1:FIFOram.q_b[19]
q[20] <= altsyncram_k3i1:FIFOram.q_b[20]
q[21] <= altsyncram_k3i1:FIFOram.q_b[21]
q[22] <= altsyncram_k3i1:FIFOram.q_b[22]
q[23] <= altsyncram_k3i1:FIFOram.q_b[23]
q[24] <= altsyncram_k3i1:FIFOram.q_b[24]
q[25] <= altsyncram_k3i1:FIFOram.q_b[25]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_k3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|altsyncram_k3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MC68K|vga_system:vga_system_inst|vga_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_vag1:auto_generated|a_dpfifo_k2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|MC68K|vga_system:vga_system_inst|vga_system_video_rgb_resampler_1:video_rgb_resampler_1
clk => stream_out_valid~reg0.CLK
clk => stream_out_empty[0]~reg0.CLK
clk => stream_out_empty[1]~reg0.CLK
clk => stream_out_endofpacket~reg0.CLK
clk => stream_out_startofpacket~reg0.CLK
clk => stream_out_data[0]~reg0.CLK
clk => stream_out_data[1]~reg0.CLK
clk => stream_out_data[2]~reg0.CLK
clk => stream_out_data[3]~reg0.CLK
clk => stream_out_data[4]~reg0.CLK
clk => stream_out_data[5]~reg0.CLK
clk => stream_out_data[6]~reg0.CLK
clk => stream_out_data[7]~reg0.CLK
clk => stream_out_data[8]~reg0.CLK
clk => stream_out_data[9]~reg0.CLK
clk => stream_out_data[10]~reg0.CLK
clk => stream_out_data[11]~reg0.CLK
clk => stream_out_data[12]~reg0.CLK
clk => stream_out_data[13]~reg0.CLK
clk => stream_out_data[14]~reg0.CLK
clk => stream_out_data[15]~reg0.CLK
clk => stream_out_data[16]~reg0.CLK
clk => stream_out_data[17]~reg0.CLK
clk => stream_out_data[18]~reg0.CLK
clk => stream_out_data[19]~reg0.CLK
clk => stream_out_data[20]~reg0.CLK
clk => stream_out_data[21]~reg0.CLK
clk => stream_out_data[22]~reg0.CLK
clk => stream_out_data[23]~reg0.CLK
clk => stream_out_data[24]~reg0.CLK
clk => stream_out_data[25]~reg0.CLK
clk => stream_out_data[26]~reg0.CLK
clk => stream_out_data[27]~reg0.CLK
clk => stream_out_data[28]~reg0.CLK
clk => stream_out_data[29]~reg0.CLK
clk => slave_readdata[0]~reg0.CLK
clk => slave_readdata[1]~reg0.CLK
clk => slave_readdata[2]~reg0.CLK
clk => slave_readdata[3]~reg0.CLK
clk => slave_readdata[4]~reg0.CLK
clk => slave_readdata[5]~reg0.CLK
clk => slave_readdata[6]~reg0.CLK
clk => slave_readdata[7]~reg0.CLK
clk => slave_readdata[8]~reg0.CLK
clk => slave_readdata[9]~reg0.CLK
clk => slave_readdata[10]~reg0.CLK
clk => slave_readdata[11]~reg0.CLK
clk => slave_readdata[12]~reg0.CLK
clk => slave_readdata[13]~reg0.CLK
clk => slave_readdata[14]~reg0.CLK
clk => slave_readdata[15]~reg0.CLK
clk => slave_readdata[16]~reg0.CLK
clk => slave_readdata[17]~reg0.CLK
clk => slave_readdata[18]~reg0.CLK
clk => slave_readdata[19]~reg0.CLK
clk => slave_readdata[20]~reg0.CLK
clk => slave_readdata[21]~reg0.CLK
clk => slave_readdata[22]~reg0.CLK
clk => slave_readdata[23]~reg0.CLK
clk => slave_readdata[24]~reg0.CLK
clk => slave_readdata[25]~reg0.CLK
clk => slave_readdata[26]~reg0.CLK
clk => slave_readdata[27]~reg0.CLK
clk => slave_readdata[28]~reg0.CLK
clk => slave_readdata[29]~reg0.CLK
clk => slave_readdata[30]~reg0.CLK
clk => slave_readdata[31]~reg0.CLK
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => slave_readdata.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_data.OUTPUTSELECT
reset => stream_out_startofpacket.OUTPUTSELECT
reset => stream_out_endofpacket.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_empty.OUTPUTSELECT
reset => stream_out_valid.OUTPUTSELECT
stream_in_data[0] => stream_out_data.DATAB
stream_in_data[1] => stream_out_data.DATAB
stream_in_data[2] => stream_out_data.DATAB
stream_in_data[3] => stream_out_data.DATAB
stream_in_data[4] => stream_out_data.DATAB
stream_in_data[5] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[6] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[7] => stream_out_data.DATAB
stream_in_data[8] => stream_out_data.DATAB
stream_in_data[9] => stream_out_data.DATAB
stream_in_data[10] => stream_out_data.DATAB
stream_in_data[11] => stream_out_data.DATAB
stream_in_data[12] => stream_out_data.DATAB
stream_in_data[13] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[14] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[15] => stream_out_data.DATAB
stream_in_data[16] => stream_out_data.DATAB
stream_in_data[17] => stream_out_data.DATAB
stream_in_data[18] => stream_out_data.DATAB
stream_in_data[19] => stream_out_data.DATAB
stream_in_data[20] => stream_out_data.DATAB
stream_in_data[21] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[22] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_data[23] => stream_out_data.DATAB
stream_in_startofpacket => stream_out_startofpacket.DATAB
stream_in_endofpacket => stream_out_endofpacket.DATAB
stream_in_empty[0] => stream_out_empty.DATAB
stream_in_empty[1] => stream_out_empty.DATAB
stream_in_valid => stream_out_valid.DATAB
stream_in_ready <= stream_in_ready.DB_MAX_OUTPUT_PORT_TYPE
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_ready => stream_in_ready.IN1
stream_out_data[0] <= stream_out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[1] <= stream_out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[2] <= stream_out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[3] <= stream_out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[4] <= stream_out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[5] <= stream_out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[6] <= stream_out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[7] <= stream_out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[8] <= stream_out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[9] <= stream_out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[10] <= stream_out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[11] <= stream_out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[12] <= stream_out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[13] <= stream_out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[14] <= stream_out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[15] <= stream_out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[16] <= stream_out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[17] <= stream_out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[18] <= stream_out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[19] <= stream_out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[20] <= stream_out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[21] <= stream_out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[22] <= stream_out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[23] <= stream_out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[24] <= stream_out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[25] <= stream_out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[26] <= stream_out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[27] <= stream_out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[28] <= stream_out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_data[29] <= stream_out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_startofpacket <= stream_out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_endofpacket <= stream_out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[0] <= stream_out_empty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_empty[1] <= stream_out_empty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stream_out_valid <= stream_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|vga_system:vga_system_inst|vga_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|vga_system:vga_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|MC68K|buffer_system:buffer_system_inst
clk_clk => ~NO_FANOUT~
onchip_memory_m68k_connection_address[0] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[1] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[2] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[3] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[4] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[5] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[6] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[7] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[8] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[9] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[10] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[11] => ~NO_FANOUT~
onchip_memory_m68k_connection_address[12] => ~NO_FANOUT~
onchip_memory_m68k_connection_chipselect => ~NO_FANOUT~
onchip_memory_m68k_connection_clken => ~NO_FANOUT~
onchip_memory_m68k_connection_write => ~NO_FANOUT~
onchip_memory_m68k_connection_readdata[0] <= <GND>
onchip_memory_m68k_connection_readdata[1] <= <GND>
onchip_memory_m68k_connection_readdata[2] <= <GND>
onchip_memory_m68k_connection_readdata[3] <= <GND>
onchip_memory_m68k_connection_readdata[4] <= <GND>
onchip_memory_m68k_connection_readdata[5] <= <GND>
onchip_memory_m68k_connection_readdata[6] <= <GND>
onchip_memory_m68k_connection_readdata[7] <= <GND>
onchip_memory_m68k_connection_writedata[0] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[1] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[2] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[3] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[4] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[5] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[6] => ~NO_FANOUT~
onchip_memory_m68k_connection_writedata[7] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[0] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[1] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[2] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[3] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[4] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[5] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[6] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[7] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[8] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[9] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[10] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[11] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_address[12] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_clken => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_chipselect => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_write => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_readdata[0] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[1] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[2] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[3] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[4] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[5] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[6] <= <GND>
onchip_memory_pixel_buffer_connection_readdata[7] <= <GND>
onchip_memory_pixel_buffer_connection_writedata[0] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[1] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[2] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[3] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[4] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[5] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[6] => ~NO_FANOUT~
onchip_memory_pixel_buffer_connection_writedata[7] => ~NO_FANOUT~
reset_reset_n => ~NO_FANOUT~
shadow_buffer_address[0] => ~NO_FANOUT~
shadow_buffer_address[1] => ~NO_FANOUT~
shadow_buffer_address[2] => ~NO_FANOUT~
shadow_buffer_address[3] => ~NO_FANOUT~
shadow_buffer_address[4] => ~NO_FANOUT~
shadow_buffer_address[5] => ~NO_FANOUT~
shadow_buffer_address[6] => ~NO_FANOUT~
shadow_buffer_address[7] => ~NO_FANOUT~
shadow_buffer_address[8] => ~NO_FANOUT~
shadow_buffer_address[9] => ~NO_FANOUT~
shadow_buffer_address[10] => ~NO_FANOUT~
shadow_buffer_address[11] => ~NO_FANOUT~
shadow_buffer_address[12] => ~NO_FANOUT~
shadow_buffer_clken => ~NO_FANOUT~
shadow_buffer_chipselect => ~NO_FANOUT~
shadow_buffer_write => ~NO_FANOUT~
shadow_buffer_readdata[0] <= <GND>
shadow_buffer_readdata[1] <= <GND>
shadow_buffer_readdata[2] <= <GND>
shadow_buffer_readdata[3] <= <GND>
shadow_buffer_readdata[4] <= <GND>
shadow_buffer_readdata[5] <= <GND>
shadow_buffer_readdata[6] <= <GND>
shadow_buffer_readdata[7] <= <GND>
shadow_buffer_writedata[0] => ~NO_FANOUT~
shadow_buffer_writedata[1] => ~NO_FANOUT~
shadow_buffer_writedata[2] => ~NO_FANOUT~
shadow_buffer_writedata[3] => ~NO_FANOUT~
shadow_buffer_writedata[4] => ~NO_FANOUT~
shadow_buffer_writedata[5] => ~NO_FANOUT~
shadow_buffer_writedata[6] => ~NO_FANOUT~
shadow_buffer_writedata[7] => ~NO_FANOUT~


|MC68K|midway8080_memory_adapter:midway8080_memory_adapter_inst
input_x_address[0] => ~NO_FANOUT~
input_x_address[1] => ~NO_FANOUT~
input_x_address[2] => ~NO_FANOUT~
input_x_address[3] => ~NO_FANOUT~
input_x_address[4] => ~NO_FANOUT~
input_x_address[5] => ~NO_FANOUT~
input_x_address[6] => ~NO_FANOUT~
input_x_address[7] => ~NO_FANOUT~
input_x_address[8] => ~NO_FANOUT~
input_x_address[9] => ~NO_FANOUT~
input_y_address[0] => ~NO_FANOUT~
input_y_address[1] => ~NO_FANOUT~
input_y_address[2] => ~NO_FANOUT~
input_y_address[3] => ~NO_FANOUT~
input_y_address[4] => ~NO_FANOUT~
input_y_address[5] => ~NO_FANOUT~
input_y_address[6] => ~NO_FANOUT~
input_y_address[7] => ~NO_FANOUT~
input_y_address[8] => ~NO_FANOUT~
output_x_address[0] <= <GND>
output_x_address[1] <= <GND>
output_x_address[2] <= <GND>
output_x_address[3] <= <GND>
output_x_address[4] <= <GND>
output_x_address[5] <= <GND>
output_x_address[6] <= <GND>
output_x_address[7] <= <GND>
output_y_address[0] <= <GND>
output_y_address[1] <= <GND>
output_y_address[2] <= <GND>
output_y_address[3] <= <GND>
output_y_address[4] <= <GND>
raw_data_from_midway8080_memory[0] => ~NO_FANOUT~
raw_data_from_midway8080_memory[1] => ~NO_FANOUT~
raw_data_from_midway8080_memory[2] => ~NO_FANOUT~
raw_data_from_midway8080_memory[3] => ~NO_FANOUT~
raw_data_from_midway8080_memory[4] => ~NO_FANOUT~
raw_data_from_midway8080_memory[5] => ~NO_FANOUT~
raw_data_from_midway8080_memory[6] => ~NO_FANOUT~
raw_data_from_midway8080_memory[7] => ~NO_FANOUT~
actual_data_from_midway8080_memory <= <GND>
rgb_data_out[0] <= <GND>
rgb_data_out[1] <= <GND>
rgb_data_out[2] <= <GND>
rgb_data_out[3] <= <GND>
rgb_data_out[4] <= <GND>
rgb_data_out[5] <= <GND>
rgb_data_out[6] <= <GND>
rgb_data_out[7] <= <GND>
rgb_data_out[8] <= <GND>
rgb_data_out[9] <= <GND>
rgb_data_out[10] <= <GND>
rgb_data_out[11] <= <GND>
rgb_data_out[12] <= <GND>
rgb_data_out[13] <= <GND>
rgb_data_out[14] <= <GND>
rgb_data_out[15] <= <GND>
rgb_data_out[16] <= <GND>
rgb_data_out[17] <= <GND>
rgb_data_out[18] <= <GND>
rgb_data_out[19] <= <GND>
rgb_data_out[20] <= <GND>
rgb_data_out[21] <= <GND>
rgb_data_out[22] <= <GND>
rgb_data_out[23] <= <GND>
address_is_in_viewable_range <= <GND>
location_of_pixel_within_memory_byte[0] <= <GND>
location_of_pixel_within_memory_byte[1] <= <GND>
location_of_pixel_within_memory_byte[2] <= <GND>


