[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ADSP-21060CZ-160 production of ANALOG DEVICES from the text:SHARC and the SHARC logo are registered  trademarks of Ana log Devices, Inc.SHARC Processor\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H Document Feedback\nInformation furnished by Analog Devices is  believed to be accurate and reliable.\nHowever, no responsibility is assumed by Analog Devices for its use, nor for anyinfringements of patents or other rights of third parties that may result from its use.Specifications subject to change without no tice. No license is granted by implication\nor otherwise under any patent or patent rights of Analog Devices. Trademarks andregistered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA  02062-9106 U.S.A.\nTel: 781.329.4700             ©2013 Analog Devices, Inc. All rights reserved.\nTechnical Support www.analog.comSUMMARY\nHigh performance signal processor for communications, \ngraphics and imaging applications\nSuper Harvard Architecture\n4 independent buses for dual data fetch, instruction fetch, \nand nonintrusive I/O\n32-bit IEEE floating-point computation units—multiplier, \nALU, and shifter\nDual-ported on-chip SRAM and integrated I/O peripherals—a \ncomplete system-on-a-chip\nIntegrated multiprocessing features240-lead thermally enhanced MQFP_PQ4 package, 225-ball \nplastic ball grid array (PBGA), 240-lead hermetic CQFP \npackage\nRoHS compliant packagesKEY FEATURES—PROCESSOR CORE\n40 MIPS, 25 ns instruction rate, single-cycle instruction \nexecution\n120 MFLOPS peak, 80 MFLOPS sustained performanceDual data address generators with modulo and bit-reverse \naddressing)\nEfficient program sequencing with zero-overhead looping: \nSingle-cycle loop setup\nIEEE JTAG Standard 1149.1 Test Access Port and on-chip \nemulation\n32-bit single-precision and 40-bit extended-precision IEEE \nfloating-point data formats or 32-bit fixed-point data \nformat\nFigure 1. Functional Block DiagramMULTBARRELSERIAL PORTS\n(2)\nLINK PORTS\n(6)4\n6\n6\n36IOP\nREGISTERS\n(MEMORY\nMAPPED)\nCONTROL,\nSTATUS AND\nDATA BUFFERS\nI/O PROCESSORTIMERINSTRUCTION\nCACHE\nADDR DATA DATA ADDRADDR DATA ADDRTWO  INDEPENDENT\nDUAL-PORTED BLOCKS\nPROCESSOR PORT I/O PORTDUAL-PORTED SRAM\nJTAG\nTEST AND\nEMULATION7\nHOST PORTADDR BUS\nMUXIOA\n17IOD\n48\nMULTIPROCESSOR\nINTERFACEEXTERNAL\nPORT\nDATA BUS\nMUX483224\nDM ADDRESS BUS\nPM DATA BUS\nDM DATA BUSBUS\nCONNECT\n(PX)DAG1\n32\n48\n40/32CORE PROCESSOR\nPROGRAM\nSEQUENCER\nBLOCK 0\nBLOCK 1\n8 \x13 4 \x13 32DAG2\n8 \x13 4 \x13 2432 \x13 48-BIT\nPM ADDRESS BUSDATA\nCONTROLLERDMA DATA\nREGISTER\nFILE\n16 \x13 40-BITALUSHIFTERS\nRev. H | Page 2 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nPARALLEL COMPUTATIONS\nSingle-cycle multiply and ALU operations in parallel with \ndual memory read/write s and instruction fetch\nMultiply with add and subtract  for accelerated FFT butterfly \ncomputation\nUP TO 4M BIT ON-CHIP SRAM\nDual-ported for independent ac cess by core processor and \nDMA\nOFF-CHIP MEMORY INTERFACING\n4 gigawords addressable\nProgrammable wait state generation, page-mode DRAM \nsupport\nDMA CONTROLLER\n10 DMA channels for transfers between ADSP-2106x internal \nmemory and external memory, external peripherals, host \nprocessor, serial ports, or link ports\nBackground DMA transfers at up to 40 MHz, in parallel with \nfull-speed processor executionHOST PROCESSOR INTERFACE TO 16- AND 32-BIT \nMICROPROCESSORS\nHost can directly read/write  ADSP-2106x internal memory \nand IOP registers\nMULTIPROCESSING\nGlueless connection for scal able DSP multiprocessing \narchitecture\nDistributed on-chip bus arbitration for parallel bus connect \nof up to six ADSP-2106xs plus host\nSix link ports for point-to-point connectivity and array \nmultiprocessing\n240 MBps transfer rate over parallel bus240 MBps transfer rate over link ports\nSERIAL PORTS\nTwo 40 Mbps synchronous serial ports with companding \nhardware\nIndependent transmit and receive functions\nTable 1. ADSP-2106x SHARC Processor Family Features\nFeature ADSP-21060 ADSP-21062 ADSP-21060L ADSP-21062L ADSP-21060C ADSP-21060LC\nSRAM 4M bits 2M bits 4M bits 2M bits 4M bits 4M bits\nOperating \nVoltage 5 V 5 V 3.3 V 3.3 V 5 V 3.3 V\nInstruction \nRate33 MHz\n40 MHz33 MHz\n40 MHz33 MHz\n40 MHz33 MHz\n40 MHz33 MHz\n40 MHz33 MHz\n40 MHz\nPackageMQFP_PQ4\nPBGAMQFP_PQ4\nPBGAMQFP_PQ4\nPBGAMQFP_PQ4\nPBGA CQFP CQFP\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 3 of 64 | March 2013CONTENTS\nSummary ............................................................... 1\nGeneral Description ................................................. 4\nSHARC Family Core Architecture ............................ 4Memory and I/O Interface Features ........................... 5Development Tools ............................................... 8Additional Information .......................................... 9Related Signal Chains ............................................ 9\nPin Function Descriptions ........................................ 10\nTarget Board Connector for EZ-ICE Probe ................ 13\nADSP-21060/ADSP-21062 Specifications .. ................... 15\nOperating Conditions (5 V) .................................... 15Electrical Characteristics (5 V) ................................ 15Internal Power Dissipation (5 V) ............................. 16External Power Dissipation (5 V) ............................. 17\nADSP-21060L/ADSP-21062L Specifications .................. 18\nOperating Conditions (3.3 V) ................................. 18Electrical Characteristics (3.3 V) ............................. 18\nInternal Power Dissipation (3.3 V) .......................... 19External Power Dissipation (3.3 V) .......................... 20Absolute Maximum Ratings ................................... 20ESD Caution ...................................................... 21Package Marking Information ................................ 21Timing Specifications ........................................... 21Test Conditions .................................................. 48Environmental Conditions .................................... 51\n225-Ball PBGA Ball Configuration .............................. 52\n240-Lead MQFP_PQ4/CQFP Pin Configuration . ........... 54\nOutline Dimensions ................................................ 56\nSurface-Mount Design .......................................... 61\nOrdering Guide ..................................................... 62\nREVISION HISTORY\n3/13—Rev. G to Rev. H Updated Development Tools .......................................8\nCorrected the power dissi pation equation from P\nTOTAL  = P EXT + \n(IDDIN 2 \uf0b4 5.0 V) to PTOTAL  = P EXT + (I DDIN 2 \uf0b4 3.3 V)\nExternal Power Dissipation (3.3 V) ............................. 20\nRev. H | Page 4 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nGENERAL DESCRIPTION\nThe ADSP-2106x SHARC®—Super Harvard Architecture Com-\nputer—is a 32-bit signal processi ng microcomputer that offers \nhigh levels of DSP performance.  The ADSP-2106x builds on the \nADSP-21000 DSP core to form a complete syst em-on-a-chip, \nadding a dual-ported on-chip SRAM and integrated I/O periph-\nerals supported by a dedicated I/O bus.\nFabricated in a high speed, low power CMOS process, the \nADSP-2106x has a 25 ns instructio n cycle time and operates at \n40 MIPS. With its on-chip instru ction cache, the processor can \nexecute every instruction in a single cycle. Table 2  shows perfor-\nmance benchmarks for the ADSP-2106x.\nThe ADSP-2106x SHARC represents  a new standard of integra-\ntion for signal computers, combining a high performance \nfloating-point DSP core with integrated, on-chip system fea-tures including up to 4M bit SRAM memory (see Table 1 ), a \nhost processor interface, DMA co ntroller, serial ports and link \nport, and parallel bus connectivity for glueless DSP \nmultiprocessing.\nThe ADSP-2106x continues SHAR C’s industry-l eading stan-\ndards of integration for DSPs, combining a high performance \n32-bit DSP core with integrated, on-chip system features. \nThe block diagram on Page 1  illustrates the following architec-\ntural features:\n• Computation units (ALU, multiplier and shifter) with a \nshared data register file\n• Data address generators (DAG1, DAG2)• Program sequencer with instruction cache• PM and DM buses capable of supporting four 32-bit data \ntransfers between me mory and the core at every core pro-\ncessor cycle\n•I n t e r v a l  t i m e r•O n - c h i p  S R A M• External port for interfacing to off-chip memory and \nperipherals\n• Host port and multiprocessor Interface• DMA controller• Serial ports and link ports\n• JTAG Test Access Port\nSHARC FAMILY CORE ARCHITECTURE\nThe ADSP-2106x includes the follo wing architectural features \nof the ADSP-21000 family core. \nIndependent, Parallel Computation Units\nThe arithmetic/logic unit (ALU), multiplier and shifter all per-\nform single-cycle instructions. The three units are arranged in \nparallel, maximizing computatio nal throughput. Single multi-\nfunction instructions execute pa rallel ALU and multiplier oper-\nations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-\npoint, and 32-bit fixed-point data formats.\nData Register File\nA general–purpose data register file  is used for transferring data \nbetween the computation units and the data buses, and for stor-\ning intermediate results. This 10-port, 32-register (16 primary, \n16 secondary) register file, combined with the ADSP-21000 \nHarvard architecture, allows unconstrained data flow between \ncomputation units and internal memory.Table 2. Benchmarks (at 40 MHz)\nBenchmark Algorithm Speed Cycles\n1024 Point Complex FFT (Radix 4, with \nreversal)0.46 \uf06ds 18,221\nFIR Filter (per tap) 25 ns 1\nIIR Filter (per biquad) 100 ns 4 Divide (y/x) 150 ns 6 \nInverse Square Root 225 ns 9\nDMA Transfer Rate 240 Mbytes/s Figure 2. ADSP-2106x Syst em Sample Configuration3\n4\nRESET JTAG\n6AD SP-2106x\nBMS1/H11003CLOCK\nLINK\nDEVICE S\n(6 MAX)\n(OPTIONAL )CSBOOT\nEPROM\n(OPTIONAL )\nMEMORY-\nMAPPED\nDEVICE S\n(OPTIONAL )OEDATA\nDMA DEVICE\n(OPTIONAL )\nDATA\nADDR\nDATAHO ST\nPROCE SSOR\nINTERFACE\n(OPTIONAL )CSRD\nPAGE\nADRCLKACK\nBR1–6DMAR1–2CLKIN\nIRQ2–0\nLxCLK\nTCLK0\nRPBAEBOOT\nLBOOT\nFLAG3–0\nTIMEXP\nLxACK\nLxDAT 3–0\nDR0DT0RSF0TF S0RCLK0\nTCLK1\nDR1DT1RSF1TF S1RCLK1\nID2–0SERIAL\nDEVICE\n(OPTIONAL )\nSERIAL\nDEVICE\n(OPTIONAL )\nPAREDYHBGHBRDMAG1–2SBTSMS3–0WRDATA47–0DATAADDR\nCSACKWEADDR 31–0\nDATA\nCONTROL\nADDRESSADDR\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 5 of 64 | March 2013Single-Cycle Fetch of Instruction and Two Operands\nThe ADSP-2106x features an enha nced Harvard architecture in \nwhich the data memory (DM) bu s transfers data and the pro-\ngram memory (PM) bus transfer s both instructions and data \n(see Figure 1 on Page 1 ). With its separate program and data \nmemory buses and on-chip instru ction cache, the processor can \nsimultaneously fetch two operands and an instruction (from the \ncache), all in a single cycle.\nInstruction Cache\nThe ADSP-2106x includes an on -chip instruction cache that \nenables three-bus operation for fe tching an instruction and two \ndata values. The cache is select ive—only the instructions whose \nfetches conflict with PM bus data accesses are cached. This \nallows full-speed execution of co re, looped operations such as \ndigital filter multiply-accumulate s and FFT butterfly processing.\nData Address Generators with  Hardware Circular Buffers\nThe ADSP-2106x’s two data addr ess generators (DAGs) imple-\nment circular data buffers in hardware. Circular buffers allow \nefficient programming of delay li nes and other data structures \nrequired in digital signal processing, and are commonly used in \ndigital filters and Fourier tran sforms. The two DAGs of the \nADSP-2106x contain sufficient regist ers to allow the creation of \nup to 32 circular buffers (16 pr imary register sets, 16 secondary). \nThe DAGs automatica lly handle address pointer wraparound, \nreducing overhead, increasing performance and simplifying implementation. Circular buffers  can start and end at any mem-\nory location.\nFlexible Instruction Set\nThe 48-bit instruction word accommodates a variety of \nparallel operations, for concise programming. For example, the \nADSP-2106x can conditionally ex ecute a multiply, an add, a \nsubtract and a branch, all in a single instruction.\nMEMORY AND I/O INTERFACE FEATURES\nThe ADSP-2106x processors add the following architectural \nfeatures to the SHARC family core.\nDual-Ported On-Chip Memory\nThe ADSP-21062/ADSP-21062L contai ns two megabits of on-\nchip SRAM, and the ADSP -21060/ADSP-21060L contains \n4M bits of on-chip SRAM. The internal memory is organized as \ntwo equal sized blocks of 1M  bit each for the ADSP-21062/\nADSP-21062L and two equal sized blocks of 2M bits each for the ADSP-21060/ADSP-21060L. Each  can be configured for dif-\nferent combinations of code and data storage. Each memory \nblock is dual-ported for single-cycle, independent accesses by the core processor and I/O proc essor or DMA controller. The \ndual-ported memory and separate on-chip buses allow two data \ntransfers from the core and one from I/O, all in a single cycle.\nOn the ADSP-21062/ADSP-21062L, th e memory can be config-\nured as a maximum of 64k word s of 32-bit data, 128k words of \n16-bit data, 40k words of 48-bit in structions (or 40-bit data), or \ncombinations of different word sizes up to two megabits. All of the memory can be accessed as 16-bit, 32-bit, or 48-bit words.On the ADSP-21060/ADSP-21060L, th e memory can be config-\nured as a maximum of 128k words of 32-bit data, 256k words of \n16-bit data, 80k words of 48-bit in structions (or 40-bit data), or \ncombinations of different word sizes up to four megabits. All of \nthe memory can be accessed as 16-bit, 32-bit or 48-bit words.\nA 16-bit floating-point storage format is supported, which effec-\ntively doubles the amount of data that can be stored on-chip. Conversion between the 32-bit floating-point and 16-bit float-\ning-point formats is done in a single instruction.\nWhile each memory block can store combinations of code and \ndata, accesses are most efficien t when one block stores data, \nusing the DM bus for transfers, and the other block stores \ninstructions and data, using the PM bus for transfers. Using the \nDM bus and PM bus in this way, with one dedicated to each memory block, assures single-c ycle execution with two data \ntransfers. In this ca se, the instruction must  be available in the \ncache. Single-cycle execution is also maintained when one of the \ndata operands is transferred to or from off-chip, via the \nADSP-2106x’s external port.\nOn-Chip Memory and Peripherals Interface\nThe ADSP-2106x’s external port provides the processor’s inter-\nface to off-chip memory and pe ripherals. The 4-gigaword off-\nchip address space is included in the ADSP-2106x’s unified \naddress space. The separate on -chip buses—for PM addresses, \nPM data, DM addresses, DM data, I/O addresses, and I/O \ndata—are multiplexed at the external port to create an external \nsystem bus with a single 32-bit address bus and a single 48-bit \n(or 32-bit) data bus.\nAddressing of external memory devices is facilitated by on-chip \ndecoding of high-order address lines to generate memory bank \nselect signals. Separa te control lines are also generated for sim-\nplified addressing of page -mode DRAM. The ADSP-2106x \nprovides programmable memory wait states and external mem-\nory acknowledge controls to a llow interfacing to DRAM and \nperipherals with variable ac cess, hold and disable time \nrequirements.\nHost Processor Interface\nThe ADSP-2106x’s host interface allows easy co nnection to \nstandard microprocessor buses, both 16-bit and 32-bit, with lit-\ntle additional hardware required. Asynchronous transfers at \nspeeds up to the full clock rate of the processor are supported. \nThe host interface is accessed through the ADSP-2106x’s exter-\nnal port and is memory-mapped in to the unified address space. \nFour channels of DMA are availabl e for the host interface; code \nand data transfers are accomp lished with low software \noverhead.\nThe host processor requests the ADSP-2106x’s external bus with \nthe host bus request (HBR ), host bus grant (HBG ), and ready \n(REDY) signals. The host can di rectly read and write the inter-\nnal memory of the ADSP- 2106x, and can access the DMA \nchannel setup and mailbox register s. Vector interrupt support is \nprovided for efficient exec ution of host commands.\nRev. H | Page 6 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 3. Shared Memory Multiprocessing SystemADDR 31–0\nCPABMSCONTROLAD SP-2106x #1\n5CONTROLAD SP-2106x #2ADDR 31–0\nCONTROLAD SP-2106x # 3\n5ID2–0RESET\nRPBACLKIN\nID2–0RESET\nRPBA\nID2–0RESET\nRPBACLKINAD SP-2106x #6\nAD SP-2106x #5\nAD SP-2106x #4\nCLOCKRE SET\nADDR\nDATAHO STP R O C E SSOR\nINTERFACE (OPTIONAL)ACKGLOBAL MEMORY\nAND\nPERIPHERAL (OPTIONAL) OEADDR\nDATA\nCS\nADDR\nDATABOOT EPROM (OPTIONAL)RDx\nMS3–0\nSBTS\nCSACKADDR 31–0 CLKIN\n3\n001\nPAGE3\n0103\n011\nBR1BR2–6REDYHBGHBRCSWE WRx5\nCONTROL\nADDRESS\nDATACONTROL\nADDRESS\nDATA\nDATA47–0\nBR1–2, BR4–6\nBR3\nDATA47–0\nBR1, BR3–6\nBR2\nDATA47–0\nBU S\nPRIORITYCPA\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 7 of 64 | March 2013DMA Controller\nThe ADSP-2106x’s on-chip DMA controller allows zero-over-\nhead data transfers without pr ocessor intervention. The DMA \ncontroller operates independently and invisibly to the processor \ncore, allowing DMA operations to  occur while the core is simul-\ntaneously executing its program instructions. \nDMA transfers can occur between  the ADSP-2106x’s internal \nmemory and external memory, external peripherals, or a host \nprocessor. DMA transfers can also occur between the ADSP-\n2106x’s internal memory and its se rial ports or link ports. DMA \ntransfers between external memo ry and external peripheral \ndevices are another option. External bus packing to 16-, 32-, or 48-bit words is perf ormed during DMA transfers.\nTen channels of DMA are available on the ADSP-2106x—two \nvia the link ports, four via the serial ports, and four via the \nprocessor’s external port (for either host processor, other \nADSP-2106xs, memory, or I/O tran sfers). Four additional link \nport DMA channels are shared with Serial Port 1 and the exter-\nnal port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchrono us off-chip peripherals can control two DMA channels using DMA request/grant lines \n(DMAR1–2\n, DMAG1–2 ). Other DMA features include inter-\nrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.\nMultiprocessing\nThe ADSP-2106x offers powerful fe atures tailored to multipro-\ncessor DSP systems. The unified address space (see Figure 4 ) \nallows direct interprocessor accesses of each ADSP-2106x’s \ninternal memory. Distributed bus arbitration logic is included \non-chip for simple, glueless conne ction of systems containing \nup to six ADSP-2106xs and a host  processor. Master processor \nchangeover incurs only one cycle of overhead. Bus arbitration is \nselectable as either fixed or ro tating priority. Bus lock allows \nindivisible read-modify-write sequences for semaphores. A vec-\ntor interrupt is provided for interprocessor commands. Maxi-\nmum throughput for interpro cessor data transfer is \n240M bytes/s over the link port s or external port. Broadcast \nwrites allow simultaneous tr ansmission of data to all \nADSP-2106xs and can be used to implement reflective \nsemaphores.\nFigure 4. Memory Map0x0004 0000\n0x0010 00000x000 80000\n0x001 80000\n0x0012 0000\n0x002 80000\n0x00 3800000x0000 0000\n0x0002 00000x0040 0000\nBANK 1MS0\nBANK 2MS1\nBANK 3MS2\nMS3IOP REGI STER S\nSHORT WORD ADDRE SSING\n(16-BIT DATA WORD S)NORMAL WORD ADDRE SSING\n(32-BIT DATA WORD S\n48-BIT IN STRUCTION WORD S)ADDRE SS\nBANK 0\nSRAM\n(OPTIONAL)\n0x0FFF FFFFNONBANKED\nNOTE: BANK SIZE SARE SELECTED BY\nMSIZE BIT SIN THE SYSCON REGI STER0x00 30 0000INTERNAL\nMEMORY\nSPACE\nMULTIPROCE SSOR\nMEMORY\nSPACEADDRE SS\nINTERNAL MEMORY SPACE\nWITH ID = 001\n0x003F FFFFEXTERNAL\nMEMORY\nSPACEINTERNAL MEMORY SPACE\nWITH ID = 010\nINTERNAL MEMORY SPACE\nWITH ID = 011\nINTERNAL MEMORY SPACE\nWITH ID = 100\nINTERNAL MEMORY SPACE\nWITH ID = 101\nINTERNAL MEMORY SPACE\nWITH ID = 110\nBROADCA STW R I T E\nTO ALL AD SP-21061s\nRev. H | Page 8 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nLink Ports\nThe ADSP-2106x features six 4-bit link ports that  provide addi-\ntional I/O capabilities. The link  ports can be clocked twice per \ncycle, allowing each to transfer ei ght bits of data per cycle. Link-\nport I/O is especially useful for point-to-point interprocessor \ncommunication in mult iprocessing systems.\nThe link ports can operate inde pendently and simultaneously, \nwith a maximum data throughput  of 240M bytes/s. Link port \ndata is packed into 32- or 48-bit words, and can be directly read \nby the core processor or DMA- transferred to on-chip memory. \nEach link port has its own double-buffered input and output \nregisters. Clock/acknowledge handshaking controls link port \ntransfers. Transfers are programm able as either transmit or \nreceive.\nProgram Booting\nThe internal memory of the AD SP-2106x can be booted at sys-\ntem power-up from an 8-bit EPROM, a host processor, or \nthrough one of the link ports. Se lection of the boot source is \ncontrolled by the BMS (boot me mory select), EBOOT (EPROM \nBoot), and LBOOT (link/host bo ot) pins. 32-bit and 16-bit host \nprocessors can be used for bo oting. The processor also sup-\nports a no-boot mode in which instruction execution is sourced \nfrom the external memory.\nDEVELOPMENT TOOLS\nAnalog Devices supports its proce ssors with a complete line of \nsoftware and hardware development tools, including integrated \ndevelopment environments (which include CrossCore® Embed-\nded Studio and/or VisualDSP++®), evaluation products, \nemulators, and a wide vari ety of software add-ins.\nIntegrated Development Environments (IDEs)\nFor C/C++ software writing and editing, code generation, and \ndebug support, Analog Devices offers two IDEs. \nThe newest IDE, CrossCore Embe dded Studio, is based on the \nEclipseTM framework. Supporting most Analog Devices proces-\nsor families, it is the IDE of choice for future processors, \nincluding multicore devices. CrossCore Embedded Studio \nseamlessly integrates available software add-ins to support real \ntime operating systems,  file systems, TCP/IP stacks, USB stacks, \nalgorithmic software modules, and evaluation hardware board \nsupport packages. For more information visit \nwww.analog.com/cces .\nThe other Analog Devices IDE, VisualDSP++, supports proces-\nsor families introduced prior to the release of CrossCore \nEmbedded Studio. This IDE includes the Analog Devices VDK \nreal time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp . Note \nthat VisualDSP++ will not support future Analog Devices \nprocessors.\nEZ-KIT Lite Evaluation Board\nFor processor evaluation, Analog  Devices provides wide range \nof EZ-KIT Lite® evaluation boards. Incl uding the processor and \nkey peripherals, the evaluation  board also supports on-chip emulation capabilities and other evaluation and development \nfeatures. Also available are various EZ-Extenders®, which are \ndaughter cards delivering additional specialized functionality, including audio and video processing. For more information \nvisit www.analog.com  and search on “ezkit” or “ezextender”.\nEZ-KIT Lite Evaluation Kits\nFor a cost-effective way to lear n more about developing with \nAnalog Devices processors, Analog Devices offer a range of EZ-\nKIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation \nversion of the available IDE(s), a USB cable, and a power supply. \nThe USB controller on the EZ-KIT Lite board connects to the USB port of the user’s PC, enab ling the chosen IDE evaluation \nsuite to emulate the on-board pr ocessor in-circuit. This permits \nthe customer to download, execut e, and debug programs for the \nEZ-KIT Lite system. It also su pports in-circuit programming of \nthe on-board Flash device to store user-specific boot code, \nenabling standalone operation. With the full version of Cross-\nCore Embedded Studio or VisualDSP++ installed (sold \nseparately), engineers can deve lop software for supported EZ-\nKITs or any custom system util izing supported Analog Devices \nprocessors.\nSoftware Add-Ins for CrossCore Embedded Studio\nAnalog Devices offers software  add-ins which seamlessly inte-\ngrate with CrossCore Embedded Stud io to extend its capabilities \nand reduce development time. Add-ins include board support packages for evaluation hardwa re, various middleware pack-\nages, and algorithmic modules. Documentation, help, \nconfiguration dialogs, and coding examples present in these add-ins are viewable through th e CrossCore Embedded Studio \nIDE once the add-in is installed.\nBoard Support Packages for Evaluation Hardware\nSoftware support for the EZ-KIT Lite evaluation boards and EZ-\nExtender daughter cards is prov ided by software add-ins called \nBoard Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the \ngiven evaluation hardware. A downlo ad link for a specific BSP is \nlocated on the web page for th e associated EZ-KIT or EZ-\nExtender product. The link is found in the Product Download  \narea of the product web page.\nMiddleware Packages\nAnalog Devices separately offers  middleware add-ins such as \nreal time operating systems, file systems, USB stacks, and \nTCP/IP stacks. For more info rmation see the following web \npages:\n•www.analog.com/ucos3\n•www.analog.com/ucfs\n•www.analog.com/ucusbd\n•www.analog.com/lwip\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 9 of 64 | March 2013Algorithmic Modules\nTo speed development, Analog De vices offers add-ins that per-\nform popular audio and video processing algorithms. These are \navailable for use with both Cr ossCore Embedded Studio and \nVisualDSP++. For more information visit  www.analog.com  \nand search on “Blackfin software modules” or “SHARC software \nmodules”.\nDesigning an Emulator-Compatible DSP Board (Target)\nFor embedded system test and de bug, Analog Devices provides \na family of emulators. On each  JTAG DSP, Analog Devices sup-\nplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit \nemulation is facilitated by use of  this JTAG interface. The emu-\nlator accesses the processor’s internal features via the \nprocessor’s TAP, allowing the de veloper to load code, set break-\npoints, and view variables, memory, and registers. The \nprocessor must be halted to se nd data and commands, but once \nan operation is completed by the emulator, the DSP system is set \nto run at full speed with no im pact on system timing. The emu-\nlators require the target board to  include a header that supports \nconnection of the DSP’s JTAG port to the emulator.\nFor details on target board desi gn issues including mechanical \nlayout, single processor connections, signal buffering, signal ter-\nmination, and emulator pod logic, see the EE-68: Analog Devices \nJTAG Emulation Technical Reference  on the Analog Devices \nwebsite ( www.analog.com )—use site search on “EE-68.” This \ndocument is updated regularly to  keep pace with improvements \nto emulator support.\nADDITIONAL INFORMATION\nThis data sheet provides a gene ral overview of the ADSP-2106x \narchitecture and functionality. For detailed information on the ADSP-21000 family core  architecture and in struction set, refer \nto the ADSP-2106x SHARC User’s Manual , Revision 2.1.\nRELATED SIGNAL CHAINS\nA signal chain  is a series of signal-conditioning electronic com-\nponents that receive input (data acquired from sampling either \nreal-time phenomena or from stor ed data) in tandem, with the \noutput of one portion of the ch ain supplying input to the next. \nSignal chains are often used in signal processing applications to \ngather and process data or to apply system controls based on \nanalysis of real-time phenomena. For more information about this term and related topics, see the “signal chain” entry in the \nGlossary of EE Terms  on the Analog Devices website.\nAnalog Devices eases signal proc essing system development by \nproviding signal proc essing components that are designed to \nwork together well. A tool for viewing relationships between \nspecific applications and related components is available on the \nwww.analog.com  website.The Application Signal Chains page in the Circuits from the \nLab\nTM site ( http://www.analog. com/signalchains ) provides:\n• Graphical circuit block diagram presentation of signal \nchains for a variety of circuit types and applications\n• Drill down links for components  in each chain to selection \nguides and application information\n• Reference designs applying be st practice design techniques\nRev. H | Page 10 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nPIN FUNCTION DESCRIPTIONS\nThe ADSP-2106x pin defi nitions are listed be low. Inputs identi-\nfied as synchronous (S) must m eet timing requirements with \nrespect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchro-\nnously to CLKIN (or to TCK for TRST\n).Unused inputs should be tied or pulled to VDD or GND, except \nfor ADDR31–0, DATA47–0, FLAG3– 0, and inputs that have \ninternal pull-up or pu ll-down resistors (CPA , ACK, DTx, DRx, \nTCLKx, RCLKx, LxDAT3–0, LxCLK, LxACK, TMS, and \nTDI)—these pins can be left floating. These pins have a \nlogic-level hold circuit that pr events the input from floating \ninternally. \nTable 3. Pin Descriptions\nPin Type Function\nADDR31–0 I/O/T External Bus Address.  The ADSP-2106x outputs addresses for ex ternal memory and peripherals on these \npins. In a multiprocessor system, the bus master outp uts addresses for read/write of the internal memory \nor IOP registers of other ADSP-2106xs. The ADSP-2106x  inputs addresses when a host processor or multi-\nprocessing bus master is reading or writing its internal memory or IOP registers.\nDATA47–0 I/O/T External Bus Data.  The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-\nprecision floating-point data and 32-bit fixed-point data  is transferred over bits 47–16 of the bus. 40-bit \nextended-precision floating- point data is transferred over bits 47–8 of the bus. 16-bit short word data is \ntransferred over bits 31–16 of the bus. In PROM boot mo de, 8-bit data is transferred over bits 23–16. Pull-up \nresistors on unused DATA pins are not necessary.\nMS3–0 O/T Memory Select Lines. These lines are asserted (low) as chip selects for the corresponding banks of external \nmemory. Memory bank size must be defined in the ADSP-2106x’s system control register (SYSCON). The MS3–0\n lines are decoded memory address lines that change  at the same time as the other address lines. \nWhen no external memory access is occurring, the MS3–0  lines are inactive; they are active however when \na conditional memory access instruction is executed, whether or not the condition is true. MS0  can be used \nwith the PAGE signal to implement a bank of DRAM me mory (Bank 0). In a multiprocessing system the MS3–0  \nlines are output by  the bus master.\nRD I/O/T Memory Read Strobe. This pin is asserted (low) when the ADSP-2106x reads from external memory devices \nor from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert RD\n to read from the ADSP-2106x’s internal memory. In a multiprocessing system, RD  is output by the \nbus master and is input by all other ADSP-2106xs.\nWR I/O/T Memory Write Strobe.  This pin is asserted (low) when the ADSP-2106x writes to external memory devices \nor to the internal memory of other ADSP -2106xs. External devices must assert WR  to write to the ADSP-\n2106x’s internal memory. In a multiprocessing system, WR  is output by the bus master and is input by all \nother ADSP-2106xs.\nPAGE O/T DRAM Page Boundary.  The ADSP-2106x asserts this pin to signal that an external DRAM page boundary \nhas been crossed. DRAM page size must be defined in the ADSP-2106x’s memory control register (WAIT). \nDRAM can only be implemented in external memory Bank  0; the PAGE signal can only be activated for Bank \n0 accesses. In a multiprocessing system, PAGE is output by the bus master\nADRCLK O/T Clock Output Reference. In a multiprocessing system, ADRCLK is output by the bus master.\nSW I/O/T Synchronous Write Select.  This signal is used to interface the ADSP-2106x to synchronous memory devices \n(including other ADSP-2106xs). The ADSP-2106x asserts SW  (low) to provide an early indication of an \nimpending write cycle, which can be aborted if WR  is not later asserted (e.g., in a conditional write \ninstruction). In a multiprocessing system, SW  is output by the bus master and is input by all other \nADSP-2106xs to determine if the multiprocessor memory access is a read or write. SW  is asserted at the same \ntime as the address output. A host pr ocessor using synchronous writes must assert this pin when writing to \nthe ADSP-2106x(s).\nA = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drai n, \nT = Three-State (when SBTS  is asserted, or when the ADSP-2106x is a bus slave)\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 11 of 64 | March 2013ACK I/O/S Memory Acknowledge.  External devices can deassert ACK (low) to add wait states to an external memory \naccess. ACK is used by I/O devices, memory controllers , or other peripherals to ho ld off completion of an \nexternal memory access. The ADSP-2106x deasserts AC K as an output to add waitstates to a synchronous \naccess of its internal memory. In a multiprocessing sy stem, a slave ADSP-2106x deasserts the bus master’s \nACK input to add wait state(s) to an access of its inte rnal memory. The bus master has a keeper latch on its \nACK pin that maintains the input at the level to which it was last driven.\nSBTS I/S Suspend Bus Three-State.  External devices can assert SBTS  (low) to place the external bus address, data, \nselects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access \nexternal memory while SBTS  is asserted, the processor will halt and the memory access will not be completed \nuntil SBTS  is deasserted. SBTS  should only be used to recover from  host processor/ADSP-2106x deadlock, \nor used with a DRAM controller.\nIRQ2–0 I/A Interrupt Request Lines.  May be either edge-triggered or level-sensitive.\nFLAG3–0 I/O/A Flag Pins.  Each is configured via control bits as either an in put or output. As an input,  they can be tested as \na condition. As an output, they can be  used to signal external peripherals.\nTIMEXP O Timer Expired.  Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.\nHBR I/A Host Bus Request.  This pin must be asserted by a host proc essor to request control of the ADSP-2106x’s \nexternal bus. When HBR  is asserted in a multiprocessing system , the ADSP-2106x that is bus master will \nrelinquish the bus and assert HBG . To relinquish the bus, the ADSP-2106x places the address, data, select \nand strobe lines in a high impedance state. HBR  has priority over all ADSP -2106x bus requests BR6–1  in a \nmultiprocessing system.\nHBG I/O Host Bus Grant.  Acknowledges a bus request, indicating that the host processor may take control of the \nexternal bus. HBG  is asserted (held low) by  the ADSP-2106x until HBR  is released. In a multiprocessing system, \nHBG  is output by the ADSP-2106x bus master and is monitored by all others.\nCS I/A Chip Select.  Asserted by host processor to select the ADSP-2106x.\nREDY O (O/D) Host Bus Acknowledge.  The ADSP-2106x deasserts REDY (low) to a dd wait states to an asynchronous access \nof its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be \nprogrammed in the ADREDY bit of the SYSCON register to  be active drive (A/D). REDY will only be output if \nthe CS  and HBR  inputs are asserted.\nDMAR2–1 I/A DMA Request 1  (DMA Channel 7) and DMA Request 2  (DMA Channel 8). \nDMAG2–1 O/T DMA Grant 1  (DMA Channel 7) and DMA Grant 2  (DMA Channel 8).\nBR6–1 I/O/S Multiprocessing Bus Requests.  Used by multiprocessing ADSP-2106xs to arbitrate for bus master-ship. An \nADSP-2106x only drives its own BR x line (corresponding to the value of its ID2-0 inputs) and monitors all \nothers. In a multiprocessor system with less than six ADSP-2106xs, the unused BR x pins should be pulled \nhigh; the processor’s own BR x line must not be pulled high or low because it is an output.\nID2–0 O (O/D) Multiprocessing ID.  Determines which multiprocessing bus request (BR1 – BR6 ) is used by ADSP-2106x.\nID = 001 corresponds to BR1 , ID = 010 corresponds to BR2 , etc. ID = 000 in single-processor systems. These \nlines are a system configuration selection that should be hardwired or changed at reset only.\nRPBA I/S Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus \narbitration is selected. When RPBA is low, fixed priori ty is selected. This signal is a system configuration \nselection that must be set to the same value on every  ADSP-2106x. If the value of RPBA is changed during \nsystem operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.\nCPA I/O (O/D) Core Priority Access. Asserting its CPA  pin allows the core processor of an ADSP-2106x bus sla ve to interrupt \nbackground DMA transfers and gain access to the external bus. CPA  is an open drain output that is connected \nto all ADSP-2106xs in the system. The CPA  pin has an internal 5 k \uf057 pull-up resistor. If core access priority is \nnot required in a system, the CPA  pin should be left unconnected.\nDTx O Data Transmit (Serial Ports 0, 1).  Each DT pin has a 50 k \uf057 internal pull-up resistor.\nDRx I Data Receive (Serial Ports 0, 1).  Each DR pin has a 50 k \uf057 internal pull-up resistor.\nTCLKx I/O Transmit Clock (Serial Ports 0, 1).  Each TCLK pin has a 50 k \uf057 internal pull-up resistor.\nRCLKx I/O Receive Clock (Serial Ports 0, 1).  Each RCLK pin has a 50 k \uf057 internal pull-up resistor.Table 3. Pin Descriptions (Continued)\nPin Type Function\nA = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drai n, \nT = Three-State (when SBTS  is asserted, or when the ADSP-2106x is a bus slave)\nRev. H | Page 12 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nTFSx I/O Transmit Frame Sync (Serial Ports 0, 1).\nRFSx I/O Receive Frame Sync (Serial Ports 0, 1).\nLxDAT3–0 I/O Link Port Data (Link Ports 0–5).  Each LxDAT pin has a 50 k \uf057 internal pull-down resistor that is enabled or \ndisabled by the LPDRD bi t of the LCOM register.\nLxCLK I/O Link Port Clock (Link Ports 0–5).  Each LxCLK pin has a 50 k \uf057 internal pull-down resistor that is enabled or \ndisabled by the LPDRD bi t of the LCOM register.\nLxACK I/O Link Port Acknowledge (Link Ports 0–5).  Each LxACK pin has a 50 k \uf057 internal pull-down resistor that is \nenabled or disabled by the LPDRD bit of the LCOM register.\nEBOOT I EPROM Boot Select.  When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. \nWhen EBOOT is low, the LBOOT and BMS  inputs determine booting mode. See the table in the BMS  pin \ndescription below. This signal is a system co nfiguration selection that should be hardwired.\nLBOOT I Link Boot.  When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, \nthe ADSP-2106x is configured for host processor booting or no booting. See the table in the BMS  pin \ndescription below. This signal is a system co nfiguration selection that should be hardwired.\nBMS I/OT Boot Memory Select.  Output : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). \nIn a multiprocessor system, BMS  is output by the bus master. Input:  When low, indicates that no booting will \noccur and that ADSP-2106x will begin executing instru ctions from external memory. See table below. This \ninput is a system configuration selection that should  be hardwired. *Three-statable only in EPROM boot \nmode (when BMS  is an output).\nEBOOT LBOOT  BMS Booting Mode\n1 0 Output EPROM (Connect BMS  to EPROM chip select.)\n0 0 1 (Input)  Host Processor\n0 1 1 (Input)  Link Port\n0 0 0 (Input)  No Booting. Processor executes from external memory.\n01 0  ( I n p u t )  R e s e r v e d\n1 1   x (Input)  Reserved\nCLKIN I Clock In.  External clock input to the ADSP-2106x. The instru ction cycle rate is equal to CLKIN. CLKIN should \nnot be halted, changed, or operated below the minimum specified frequency.\nRESET I/A Processor Reset.  Resets the ADSP-2106x to a known state an d begins program execution at the program \nmemory location specified by the ha rdware reset vector address. This input must be asserted (low) at \npower-up.\nTCK I Test Clock (JTAG).  Provides an asynchronous clock for JTAG boundary scan.\nTMS I/S Test Mode Select (JTAG).  Used to control the test state machine. TMS has a 20 k \uf057 internal pull-up resistor.\nTDI I/S Test Data Input (JTAG).  Provides serial data for the boundary scan logic. TDI has a 20 k \uf057 internal pull-up \nresistor.\nTDO O Test Data Output (JTAG).  Serial scan output of the boundary scan path.\nTRST I/A Test Reset (JTAG).  Resets the test state machine. TRST  must be asserted (pulsed low) after power-up or held \nlow for proper operation of the ADSP-2106x. TRST  has a 20 k \uf057 internal pull-up resistor.\nEMU O Emulation Status.  Must be connected to the ADSP-2106x  EZ-ICE target board connector only.\nICSA O Reserved,  leave unconnected.\nVDD P Power Supply; nominally 5.0 V dc for 5 V devices or 3.3 V dc for 3.3 V devices. (30 pins).\nGND G Power Supply Return.  (30 pins).\nNC Do Not Connect.  Reserved pins which must be left open and unconnected.Table 3. Pin Descriptions (Continued)\nPin Type Function\nA = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drai n, \nT = Three-State (when SBTS  is asserted, or when the ADSP-2106x is a bus slave)\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 13 of 64 | March 2013TARGET BOARD CONNECTOR FOR EZ-ICE PROBE\nThe ADSP-2106x EZ-ICE® Emulator uses the IEEE \n1149.1JTAG test access port of the ADSP-2106x to monitor and \ncontrol the target board processor during emulation. The \nEZ-ICE probe requires the ADSP-2106x’s CLKIN, TMS, TCK, \nTRST , TDI, TDO, EMU , and GND signals be made accessible \non the target system via a 14-pi n connector (a 2-row 7-pin strip \nheader) such as that shown in Fi gure 5. The EZ-ICE probe plugs \ndirectly onto this connector for chip-on-board emulation. You must add this connector to your  target board design if you \nintend to use the ADSP-2106x EZ -ICE. The total trace length \nbetween the EZ-ICE connector an d the furthest device sharing \nthe EZ-ICE JTAG pin should be limited to 15 inches maximum \nfor guaranteed operation. This length restriction must include \nEZ-ICE JTAG signals that ar e routed to one or more \nADSP-2106x devices, or a comb ination of ADSP-2106x devices \nand other JTAG devices on the chain.\nThe 14-pin, 2-row pin strip header is keyed at the Pin 3 loca-\ntion—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0. 20 inch in length. Pin spacing \nshould be 0.1 \uf0b4 0.1 inches. Pin strip headers are available from \nvendors such as 3M, McKenzie , and Samtec. The BTMS, BTCK, \nBTRST\n, and BTDI signals are provid ed so that the test access \nport can also be used for board-level testing. \nWhen the connector is not bein g used for emulation, place \njumpers on the Bxxx pins as shown in Figure 5 . If you are not \ngoing to use the test access po rt for board testing, tie BTRST  to \nGND and tie or pull up BTCK to V DD. The TRST  pin must be \nasserted (pulsed low) afte r power-up (through BTRST  on the \nconnector) or held low for proper operation of the ADSP-\n2106x. None of the Bxxx pins (P ins 5, 7, 9, and 11) are con-\nnected on the EZ-ICE probe.The JTAG signals are terminated on the EZ-ICE probe as shown \nin Table 4 .\nFigure 6  shows JTAG scan path co nnections for systems that \ncontain multiple ADSP-2106x processors.\nConnecting CLKIN to Pin 4 of the EZ-ICE header is optional. \nThe emulator only uses CLKIN wh en directed to perform oper-\nations such as starting, stoppi ng, and single-stepping multiple \nADSP-2106xs in a synchronous ma nner. If you do not need \nthese operations to occur synchronously on the multiple proces-sors, simply tie Pin 4 of th e EZ-ICE header to ground.\nIf synchronous multiprocessor operations are needed and \nCLKIN is connected, clock skew between the multiple \nADSP-2106x processors and th e CLKIN pin on the EZ-ICE \nheader must be minimal. If the skew is too large, synchronous \noperations may be off by one or more cycles between proces-\nsors. For synchronous multipro cessor operation TCK, TMS, \nCLKIN, and EMU\n should be treated as cr itical signals in terms \nof skew, and should be laid ou t as short as possible on your \nboard. If TCK, TMS, and CLKIN are driving a large number of \nADSP-2106xs (more than eight) in your syst em, then treat them \nas a “clock tree” using multiple drivers to minimize skew. (See \nFigure 7  and “JTAG Clock Tree” and “Clock Distribution” in \nthe “High Frequency Design Co nsiderations” section of the \nADSP-2106x User’s Manual , Revision 2.1.) \nIf synchronous multiprocessor op erations are not needed (i.e., \nCLKIN is not connected), just use appropriate parallel termina-tion on TCK and TMS. TDI, TDO, EMU\n and TRST  are not \ncritical signals in terms of skew.\nFor complete information on the SHARC EZ-ICE, see the \nADSP-21000 Family JTAG EZ-ICE User's Guide and Reference .Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator \n(Jumpers in Place)TOP VIEW13 1411 1291 0\n97 8563 412\nEMU\nGNDTM S\nTCK\nTR ST\nTDI\nTDOGND\nKEY (NO PIN)\nBTM S\nBTCK\nBTR ST\nBTDI\nGNDTable 4. Core Instruction Rate/CLKIN Ratio Selection\nSignal Termination\nTMS Driven Through 22 \uf057 Resistor (16 mA Driver)\nTCK Driven at 10 MHz Through 22 \uf057 Resistor (16 mA \nDriver)\nTRST1\n1TRST  is driven low until the EZ-ICE probe is  turned on by the emulator at software \nstart-up. After software st art-up, is driven high.Active Low Driven Through 22 \uf057 Resistor (16 mA \nDriver) (Pulled-Up by On-Chip 20 k \uf057 Resistor)\nTDI Driven by 22 \uf057 Resistor (16 mA Driver)\nTDO One TTL Load, Split Termination (160/220)\nCLKIN One TTL Load, Split Termination (160/220)\nEMU Active Low 4.7 k \uf057 Pull-Up Resistor, One TTL Load \n(Open-Drain Output from the DSP)\nRev. H | Page 14 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems\nFigure 7. JTAG Clock Tree for Multiple ADSP-2106x SystemsTRST\nEMU\nTRSTAD SP-2106x\n#1JTAG\nDEVICE\n(OPTIONAL)AD SP-2106x\nn\nTDI\nEZ-ICE\nJTAG\nCONNECTOR\nOTHER\nJTAG\nCONTROLLER\nOPTIONALTCK\nTMS\nEMUTM STCK\nTDO\nCLKINTRSTTCK\nTMS\nTCK\nTMSTDI TDO TDI TDO TDO TDI\nTRST\nTRST\nEMU\nEMU\nSYSTEM\nCLKINEMU5k/H9024\n*TDI TDO5k/H9024\nTDI\nEMU\nTM STCK\nTDOTRST\nCLKIN\n*OPEN-DRAIN DRIVER OR EQUIVALENT, i.e.,TDI TDO TDI TDOTDI TDO TDI TDO TDI TDO\n*\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 15 of 64 | March 2013ADSP-21060/ADSP-210 62 SPECIFICATIONS\nNote that component specificat ions are subject to change \nwithout notice.\nOPERATING CONDITIONS (5 V)\nELECTRICAL CHARACTERISTICS (5 V)A Grade C Grade K Grade\nParameter Description Min Max Min Max Min Max Unit\nVDD Supply Voltage 4.75 5.25 4.75 5.25 4.75 5.25 V\nTCASE Case Operating Temperature –40 +85 –40 +100 –40 +85 \uf0b0C\nVIH11\n1Applies to input and bidirectio nal pins: DATA47–0, ADDR31–0, RD , WR , SW , ACK, SBTS , IRQ 2–0, FLAG3–0, HGB , CS, DMAR1 , DMAR2 , BR6–1 , ID2–0, RPBA, CPA , TFS0, \nTFS1, RFS0, RFS1, LxDAT3–0, Lx CLK, LxACK, EBOOT, LBOOT, BMS , TMS, TDI, TCK, HBR , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.High Level Input Voltage @ V DD = Max 2.0 V DD + 0.5 2.0 V DD + 0.5 2.0 V DD + 0.5 V\nVIH22\n2Applies to input pins: CLKIN, RESET , TRST.High Level Input Voltage @ V DD = Max 2.2 V DD + 0.5 2.2 V DD + 0.5 2.2 V DD + 0.5 V\nVIL 1, 2Low Level Input Voltage @ V DD = Min –0.5 +0.8 –0.5 +0.8 –0.5 +0.8 V\nParameter Description Test Conditions Min Max Unit\nVOH1, 2High Level Output Voltage @ V DD = Min, I OH = –2.0 mA 4.1 V\nVOL1, 2Low Level Output Voltage @ V DD = Min, I OL = 4.0 mA 0.4 V\nIIH3, 4High Level Input Current @ V DD = Max, V IN = V DD Max 10 μA\nIIL3Low Level Input Current @ V DD = Max, V IN = 0 V 10 μA\nIILP4Low Level Input Current @ V DD = Max, V IN = 0 V 150 μA\nIOZH5, 6, 7, 8Three-State Leakage Current @ V DD = Max, V IN = V DD Max 10 μA\nIOZL5, 9Three-State Leakage Current @ V DD = Max, V IN = 0 V 10 μA\nIOZHP9Three-State Leakage Current @ V DD = Max, V IN = V DD Max 350 μA\nIOZLC7Three-State Leakage Current @ V DD = Max, V IN = 0 V 1.5 mA\nIOZLA10Three-State Leakage Current @ V DD = Max, V IN = 1.5 V 350 μA\nIOZLAR8Three-State Leakage Current @ V DD = Max, V IN = 0 V 4.2 mA\nIOZLS6Three-State Leakage Current @ V DD = Max, V IN = 0 V 150 μA\nCIN11, 12Input Capacitance f IN = 1 MHz, T CASE = 25°C, V IN = 2.5 V 4.7 pF\n1Applies to output and bidirectional pins: DATA 47–0, ADDR31-0, MS3–0 , RD , WR , PAGE, ADRCLK, SW , ACK, FLAG3–0, TIMEXP, HBG , REDY, DMAG1 , DMAG2 , \nBR6–1 , CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, BMS , TDO, EMU , ICSA.\n2See Figure 31 , Output Drive Currents 5 V, for typical drive current capabilities.\n3Applies to input pins: ACK, SBTS , IRQ2–0 , HBR , CS, DMAR1 , DMAR2 , ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET , TCK.\n4Applies to input pins with internal pull-ups: DR0, DR1, TRST , TMS, TDI.\n5Applies to three-statable pin s: DATA47–0, ADDR31–0, MS3–0 , RD , WR , PAGE, ADRCLK, SW , ACK, FLAG3–0, HBG , REDY, DMAG1 , DMAG2 , BMS , BR6–1 , TFSx, RFSx, \nTDO, EMU . (Note that ACK is pulled up internally with 2 k \uf057 during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus \nmastership.)\n6Applies to three-statable pins with internal pu ll-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.\n7Applies to CPA  pin.\n8Applies to ACK pin when pulle d up. (Note that ACK is pulled up internally with 2 k \uf057 during reset in a multiproc essor system, when ID2–0 = 001 and another ADSP-2106xL \nis not requesting bus mastership).\n9Applies to three-statable pins with inte rnal pull-downs: LxDAT3–0, LxCLK, LxACK.\n10Applies to ACK pin when keeper latch enabled.\n11Applies to all signal pins.\n12Guaranteed but not tested.\nRev. H | Page 16 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nINTERNAL POWER DISSIPATION (5 V)\nThese specifications apply to th e internal power portion of V DD \nonly. For a complete discussion of the code used to measure \npower dissipation, see the technical note “SHARC Power Dissi-\npation Measurements.”\nSpecifications are based on  the operating scenarios. \nTo estimate power consumption fo r a specific application, use \nthe following equation where% is  the amount of time your pro-\ngram spends in that state:\n%PEAK I DDINPEAK  +%HIGH I DDINHIGH  +%LOW I DDINLOW  + \n%IDLE I DDIDLE  = Power Consumption   Operation Peak Activity (I DDINPEAK ) High Activity (I DDINHIGH ) Low Activity (I DDINLOW )\nInstruction Type Multifunction Multifunction Single FunctionInstruction Fetch Cache Internal Memory Internal MemoryCore memory Access 2 Per Cycle (DM and PM) 1 Per Cycle (DM) NoneInternal Memory DMA 1 Per Cycle 1 Per 2 Cycles 1 Per 2 Cycles\nParameter Test Conditions Max UnitI\nDDINPEAK  Supply Current (Internal)1tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max745\n850mA\nmA\nIDDINHIGH  Supply Current (Internal)2tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max575\n670mA\nmA\nIDDINLOW  Supply Current (Internal)2tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max340\n390mA\nmA\nIDDIDLE  Supply Current (Idle)3VDD = Max 200 mA\n1The test program used to measure I DDINPEAK  represents worst case processor operation and is not sustaina ble under normal application co nditions. Actual internal power \nmeasurements made using typical appl ications are less than specified.\n2IDDINHIGH  is a composite average based on a range of high activity code. I DDINLOW  is a composite average based on a range of low activity code.\n3Idle denotes ADSP-2106x state duri ng execution of IDLE instruction.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 17 of 64 | March 2013EXTERNAL POWER DISSIPATION (5 V)\nTotal power dissipation has two components, one due to inter-\nnal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruc-\ntion execution sequence and the data operands involved. \nInternal power dissipation is ca lculated in the following way: \nP\nINT = IDDIN \uf0b4 VDD\nThe external component of total power dissipation is caused by \nthe switching of output pins. Its magnitude depends on: \n• the number of output pins th at switch during each cycle \n(O)\n• the maximum frequency at which they can switch (f)• their load capacitance (C)• their voltage swing (V\nDD)\nand is calculated by:\nPEXT = O \uf0b4 C \uf0b4 VDD2 \uf0b4 f\nThe load capacitance should in clude the processor’s package \ncapacitance (CIN). The switchin g frequency includes driving \nthe load high and then back low. Address and data pins can drive high and low at a maximum rate of 1/(2t CK). The write \nstrobe can switch every cycle at a frequency of 1/t CK. Select pins \nswitch at 1/(2t CK), but selects can switch on each cycle.\nExample:  Estimate P EXT with the following assumptions:\n• A system with one bank of  external data memory RAM \n(32-bit)\n• Four 128K \uf0b4 8 RAM chips are used, each with a load of \n10 pF\n• External data memory writes occur every other cycle, a rate \nof 1/(4t CK), with 50% of the pins switching\n• The instruction cycle rate is 40 MHz (t CK = 25 ns)\nThe P EXT equation is calculated for each class of pins that can \ndrive:\nA typical power consum ption can now be calculated for these \nconditions by adding a typical internal power dissipation: \nPTOTAL  = P EXT + (I DDIN 2 \uf0b4 5.0 V)\nNote that the conditions causing a worst-case P EXT are different \nfrom those causing a worst-case P INT. Maximum P INT cannot \noccur while 100% of the output pi ns are switching from all ones \nto all zeros. Note also that it is  not common for an application to \nhave 100% or even 50% of the outputs switching \nsimultaneously.\nTable 5. External Power Calculations (5 V Devices)\nPin Type No. of Pins % Switching \uf0b4 C \uf0b4 f \uf0b4 VDD2= P EXT\nAddress 15 50 \uf0b4 44.7 pF \uf0b4 10 MHz \uf0b4 25 V = 0.084 W\nMS0 10 \uf0b4 44.7 pF \uf0b4 10 MHz \uf0b4 25 V = 0.000 W\nWR 1– \uf0b4 44.7 pF \uf0b4 20 MHz \uf0b4 25 V = 0.022 W\nData 32 50 \uf0b4 14.7 pF \uf0b4 10 MHz \uf0b4 25 V = 0.059 W\nADDRCLK 1 – \uf0b4 4.7 pF \uf0b4 20 MHz \uf0b4 25 V = 0.002 W\nPEXT = 0.167 W\nRev. H | Page 18 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nADSP-21060L/ADSP-2106 2L SPECIFICATIONS\nNote that component specificat ions are subject to change \nwithout notice.\nOPERATING CONDITIONS (3.3 V)\nELECTRICAL CHARACTERISTICS (3.3 V)A Grade C Grade K Grade\nParameter Description Min Max Min Max Min Max Unit\nVDD Supply Voltage 3.15 3.45 3.15 3.45 3.15 3.45 V\nTCASE Case Operating Temperature –40 +85 –40 +100 –40 +85 \uf0b0C\nVIH11\n1Applies to input and bidirectional pins: DA TA47–0, ADDR31–0, RD , WR , SW , ACK, SBTS , IRQ2–0 , FLAG3–0, HGB , CS, DMAR1 , DMAR2 , BR6–1 , ID2–0, RPBA, CPA , \nTFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT, BMS , TMS, TDI, TCK, HBR , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.High Level Input Voltage @ V DD = Max 2.0 V DD + 0.5 2.0 V DD + 0.5 2.0 V DD + 0.5 V\nVIH22\n2Applies to input pins: CLKIN, RESET , TRST.High Level Input Voltage @ V DD = Max 2.2 V DD + 0.5 2.2 V DD + 0.5 2.2 V DD + 0.5 V\nVIL 1, 2Low Level Input Voltage @ V DD = Min –0.5 +0.8 –0.5 +0.8 –0.5 +0.8 V\nParameter Description Test Conditions Min Max Unit\nVOH1, 2High Level Output Voltage @ V DD = Min, I OH = –2.0 mA 2.4 V\nVOL1, 2Low Level Output Voltage @ V DD = Min, I OL = 4.0 mA 0.4 V\nIIH3, 4High Level Input Current @ V DD = Max, V IN = V DD Max 10 μA\nIIL3Low Level Input Current @ V DD = Max, V IN = 0 V 10 μA\nIILP4Low Level Input Current @ V DD = Max, V IN = 0 V 150 μA\nIOZH5, 6, 7, 8Three-State Leakage Current @ V DD = Max, V IN = V DD Max 10 μA\nIOZL5, 9Three-State Leakage Current @ V DD = Max, V IN = 0 V 10 μA\nIOZHP9Three-State Leakage Current @ V DD = Max, V IN = V DD Max 350 μA\nIOZLC7Three-State Leakage Current @ V DD = Max, V IN = 0 V 1.5 mA\nIOZLA10Three-State Leakage Current @ V DD = Max, V IN = 1.5 V 350 μA\nIOZLAR8Three-State Leakage Current @ V DD = Max, V IN = 0 V 4.2 mA\nIOZLS6Three-State Leakage Current @ V DD = Max, V IN = 0 V 150 μA\nCIN11, 12Input Capacitance f IN = 1 MHz, T CASE = 25°C, V IN = 2.5 V 4.7 pF\n1Applies to output and bidirectional pins: DA TA47–0, ADDR31–0, MS3–0 , RD , WR , PAGE, ADRCLK, SW , ACK, FLAG3–0, TIMEXP, HBG , REDY, DMAG1 , DMAG2 , \nBR6–1 , CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, BMS , TDO, EMU , ICSA.\n2See Figure 35 , Output Drive Currents 3.3 V, for typical drive current capabilities.\n3Applies to input pins: ACK, SBTS , IRQ2 –0, HBR , CS, DMAR1 , DMAR2 , ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET , TCK.\n4Applies to input pins with internal pull-ups: DR0, DR1, TRST , TMS, TDI.\n5Applies to three-statable pin s: DATA47–0, ADDR31–0, MS3–0 , RD , WR , PAGE, ADRCLK, SW , ACK, FLAG3–0, HBG , REDY, DMAG1 , DMAG2 , BMS , BR6–1 , TFSx, RFSx, \nTDO, EMU . (Note that ACK is pulled up internally with 2 k \uf057 during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus \nmastership.)\n6Applies to three-statable pins with internal pu ll-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.\n7Applies to CPA  pin.\n8Applies to ACK pin when pulled up. (Note th at ACK is pulled up internally with 2 k \uf057 during reset in a multiproc essor system, when ID2–0 = 001 and another ADSP-2106xL \nis not requesting bus mastership).\n9Applies to three-statable pins with inte rnal pull-downs: LxDAT3–0, LxCLK, LxACK.\n10Applies to ACK pin when keeper latch enabled.\n11Applies to all signal pins.\n12Guaranteed but not tested.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 19 of 64 | March 2013INTERNAL POWER DISSIPATION (3.3 V)\nThese specifications apply to th e internal power portion of V DD \nonly. For a complete discussion of the code used to measure \npower dissipation, see the technical note “SHARC Power Dissi-\npation Measurements.”\nSpecifications are based on the operating scenarios. \nTo estimate power consumption fo r a specific application, use \nthe following equation where % is  the amount of time your pro-\ngram spends in that state:\n%PEAK I DDINPEAK  + %HIGH I DDINHIGH  + %LOW I DDINLOW  + \n%IDLE I DDIDLE  = Power Consumption   Operation Peak Activity (I DDINPEAK ) High Activity (I DDINHIGH ) Low Activity (I DDINLOW )\nInstruction Type Multifunction Multifunction Single FunctionInstruction Fetch Cache Internal Memory Internal MemoryCore memory Access 2 Per Cycle (DM and PM) 1 Per Cycle (DM) NoneInternal Memory DMA 1 Per Cycle 1 Per 2 Cycles 1 Per 2 Cycles\nParameter Test Conditions Max UnitI\nDDINPEAK  Supply Current (Internal)1tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max540\n600mA\nmA\nIDDINHIGH  Supply Current (Internal)2tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max425\n475mA\nmA\nIDDINLOW  Supply Current (Internal)2tCK = 30 ns, V DD = Max\ntCK = 25 ns, V DD = Max250\n275mA\nmA\nIDDIDLE  Supply Current (Idle)3VDD = Max 180 mA\n1The test program used to measure I DDINPEAK  represents worst case processor operation and is not sustaina ble under normal application co nditions. Actual internal power \nmeasurements made using typical appl ications are less  than specified.\n2IDDINHIGH  is a composite average based on a range of high activity code. I DDINLOW  is a composite avera ge based on a range of low activity code.\n3Idle denotes ADSP-2106xL state duri ng execution of IDLE instruction.\nRev. H | Page 20 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nEXTERNAL POWER DISSIPATION (3.3 V)\nTotal power dissipation has two components, one due to inter-\nnal circuitry and one due to the switching of external output \ndrivers. Internal power dissipation is dependent on the instruc-\ntion execution sequence and the data operands involved. \nInternal power dissipation is ca lculated in the following way:\nPINT = IDDIN \uf0b4 VDD\nThe external component of total power dissipation is caused by \nthe switching of output pins. Its magnitude depends on: \n• the number of output pins th at switch during each cycle \n(O)\n• the maximum frequency at which they can switch (f)• their load capacitance (C)• their voltage swing (V\nDD)\nand is calculated by:\nPEXT = O \uf0b4 C \uf0b4 VDD2 \uf0b4 f\nThe load capacitance should in clude the processor’s package \ncapacitance (CIN). The switchin g frequency includes driving \nthe load high and then back low. Address and data pins can drive high and low at a maximum rate of 1/(2t CK). The write \nstrobe can switch every cy cle at a frequency of 1/t CK. Select pins \nswitch at 1/(2t CK), but selects can switch on each cycle.\nExample:  Estimate P EXT with the following assumptions:\n• A system with one bank of  external data memory RAM \n(32-bit)\n• Four 128K \uf0b4 8 RAM chips are used, each with a load of \n10 pF\n• External data memory writes occur every other cycle, a rate \nof 1/(4t CK), with 50% of the pins switching\n• The instruction cycl e rate is 40 MHz (t CK = 25 ns)\nThe P EXT equation is calculated for each class of pins that can \ndrive:\nA typical power consumption can now be calculated for these \nconditions by adding a typical internal power dissipation: \nPTOTAL  = P EXT + (I DDIN 2 \uf0b4 3.3 V)\nNote that the conditions causing a worst-case P EXT are different \nfrom those causing a worst-case P INT. Maximum P INT cannot \noccur while 100% of the output pi ns are switching from all ones \nto all zeros. Note also that it is  not common for an application to \nhave 100% or even 50% of the outputs switching \nsimultaneously.\nABSOLUTE MAXIMUM RATINGS\nStresses greater than those listed Table 7  may cause permanent \ndamage to the device. These are stress ratings only; functional \noperation of the device at these or any other conditions greater than those indicated in the operational sections of this specifica-\ntion is not implied. Exposure to absolute maximum rating \nconditions for extended periods may affect device reliability. Table 6. External Power Calculations (3.3 V Devices)\nPin Type No. of Pins % Switching \uf0b4 C \uf0b4 f \uf0b4 VDD2= P EXT\nAddress 15 50 \uf0b4 44.7 pF \uf0b4 10 MHz \uf0b4 10.9 V = 0.037 W\nMS0 10 \uf0b4 44.7 pF \uf0b4 10 MHz \uf0b4 10.9 V = 0.000 W\nWR 1– \uf0b4 44.7 pF \uf0b4 20 MHz \uf0b4 10.9 V = 0.010 W\nData 32 50 \uf0b4 14.7 pF \uf0b4 10 MHz \uf0b4 10.9 V = 0.026 W\nADDRCLK 1 – \uf0b4 4.7 pF \uf0b4 20 MHz \uf0b4 10.9 V = 0.001 W\nPEXT = 0.074 W\nTable 7. Absolute Maximum Ratings\nParameterADSP-21060/ADSP-21060C\nADSP-21062ADSP-21060L/ADSP-21060LC\nADSP-21062L\n5 V 3.3 V\nSupply Voltage (V DD) –0.3 V to +7.0 V –0.3 V to +4.6 V\nInput Voltage –0.5 V to V DD + 0.5 V –0.5 V to V DD +0.5 V\nOutput Voltage Swing –0.5 V to V DD + 0.5 V –0.5 V to V DD + 0.5 V\nLoad Capacitance 200 pF 200 pFStorage Temperature Range –65 \uf0b0C to +150 \uf0b0C– 6 5 \uf0b0C to +150 \uf0b0C\nLead Temperature (5 seconds) 280 \uf0b0C2 8 0 \uf0b0C\nJunction Temperature Under Bias 130 \uf0b0C1 3 0 \uf0b0C\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 21 of 64 | March 2013ESD CAUTION\nPACKAGE MARKING INFORMATION\nFigure 8  and Table 8  provide information on detail contained \nwithin the package marking fo r the ADSP-2106x processors \n(actual marking format may vary ). For a complete listing of \nproduct availability, see Ordering Guide on Page 62 . TIMING SPECIFICATIONS\nThe ADSP-2106x processors are available at maximum proces-\nsor speeds of 33 MHz (–133), and 40 MHz (–160). The timing specifications are based on a CLKIN frequency of 40 MHz \nt\nCK = 25 ns). The DT derating fact or enables the calculation for \ntiming specifications within the min to max range of the t CK \nspecification (see Table 9 ). DT is the difference between the \nderated CLKIN period and a CLKIN period of 25 ns: \nDT = t CK – 25 ns\nUse the exact timing information given. Do not attempt to \nderive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results \nfor an individual device, the va lues given in this data sheet \nreflect statistical variations and worst cases. Consequently, you cannot meaningfully add parame ters to derive longer times.\nFor voltage reference levels, see Figure 28 on Page 48  under Test \nConditions.\nTiming Requirements  apply to signals that are controlled by cir-\ncuitry external to the processor, such as the data input for a read \noperation. Timing requirements  guarantee that the processor \noperates correctly with other devices. (O/D) = Open Drain, \n(A/D) = Active Drive.\nSwitching Characteristics  specify how the processor changes its \nsignals. You have no control over  this timing—circuitry external \nto the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the \nprocessor will do in a given ci rcumstance. You can also use \nswitching characteristics to ensu re that any timing requirement \nof a device connected to the processor (such as memory) is \nsatisfied.\nFigure 8. Typical Package Brand\nTable 8. Package Brand Information\nBrand Key Field Description\nt Temperature Rangepp Package TypeZ Lead (Pb) Free Option\nccc See Ordering Guide\nvvvvvv.x Assembly Lot Coden.n Silicon Revisionyyww Date Code \n \n ESD   (electrostatic   discharge)   sensitive   device.\nCharged devices and circuit boards can discharge  \nwithout detection. Although this product features  \npatented or proprietary protection circuitry, damage  \nmay occur on devices subjected to high energy ESD. \nTherefore, proper ESD precautions should be taken to  \navoid   performance  degradation or loss of functionality. \nvvvvvv.x n.ntppZccc\nSADSP-2106xa\nyyww country_of_origin\nRev. H | Page 22 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nClock Input\nResetTable 9. Clock Input\nParameterADSP-21060\nADSP-21062\n40 MHz, 5 VADSP-21060\nADSP-21062\n33 MHz, 5 VADSP-21060L\nADSP-21062L\n40 MHz, 3.3 VADSP-21060L\nADSP-21062L\n33 MHz, 3.3 V\nUnit M i nM a x M i nM a x M i nM a x M i nM a x\nTiming Requirementst\nCK CLKIN Period 25 100 30 100 25 100 30 100 ns\ntCKL CLKIN Width Low 7 7 8.75 8.751ns\ntCKH C L K I N  W i d t h  H i g h 5555n s\ntCKRF CLKIN Rise/Fall (0.4 V to 2.0 V) 3 3 3 3 ns\n1For the ADSP-21060LC, this sp ecification is 9.5 ns min.\nFigure 9. Clock InputCLKIN\ntCKH tCKLtCK\nTable 10. Reset\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nWRST RESET  Pulse Width Low14tCK ns\ntSRST RESET  Setup Before CLKIN High214 + DT/2 t CK ns\n1Applies after the power-up sequence is comp lete. At power-up, the proces sor’s internal phase-locked l oop requires no more than 1 00 μs while RESET  is low, assuming stable \nVDD and CLKIN (not including start-up time of external clock oscillator). \n2Only required if multiple ADSP-210 6xs must come out of reset synchronous to CLKIN with program counters (PC) equal. Not require d for multiple AD SP-2106xs commu-\nnicating over the shared bus (through th e external port), because the bus arbitration  logic automatically synchronizes itself a fter reset.\nFigure 10. ResetCLKIN\nRESETtWR STtSRST\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 23 of 64 | March 2013Interrupts\nTimerTable 11. Interrupts\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nSIR IRQ2–0  Setup Before CLKIN High118 + 3DT/4 ns\ntHIR IRQ2–0  Hold Before CLKIN High112 + 3DT/4 ns\ntIPW IRQ2–0  Pulse Width22+t CK ns\n1Only required for IRQx  recognition in the following cycle.\n2Applies only if t SIR and t HIR requirements are not met.\nFigure 11. InterruptsCLKIN\nIRQ2–0\ntIPWtSIR\ntHIR\nTable 12. Timer\n5 V and 3.3 V\nUnit Parameter Min Max\nSwitching Characteristict\nDTEX CLKIN High to TIMEXP 15 ns\nFigure 12. TimerCLKIN\nTIMEXPtDTEX tDTEX\nRev. H | Page 24 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFlags\nTable 13. Flags \n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nSFI FLAG3–0 IN Setup Before CLKIN High18 + 5DT/16 ns\ntHFI FLAG3–0 IN Hold After CLKIN High10 – 5DT/16 ns\ntDWRFI FLAG3–0 IN Delay After RD /WR  Low15 + 7DT/16 ns\ntHFIWR FLAG3–0 IN Hold After RD /WR  Deasserted10n s\nSwitching Characteristics\ntDFO FLAG3–0 OUT Delay After CLKIN High 16 ns\ntHFO FLAG3–0 OUT Hold After CLKIN High 4 ns\ntDFOE CLKIN High to FLAG3–0 OUT Enable 3 ns\ntDFOD CLKIN High to FLAG3–0 OUT Disable 14 ns\n1Flag inputs meeting these setup and hold times for instruction cycle N will affect conditional instructions in instruction cycl e N+2.\nFigure 13. FlagsCLKIN\nFLAG 3–0 OUT\nFLAG OUTPUT\nCLKIN\nFLAG INPUTtDFO\ntHFOtDFOtDFODtDFOE\ntSFI tHFI\ntHFIWR tDWRFI\nRD/WRFLAG 3–0 IN\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 25 of 64 | March 2013Memory Read—Bus Master\nUse these specifications for asyn chronous interfacing to memo-\nries (and memory-mapped periph erals) without reference to \nCLKIN. These specifications apply when the ADSP-2106x is the bus master accessing external memory space in asynchronous \naccess mode. Note that timing for ACK, DATA, RD , WR , and \nDMAGx  strobe timing parameters only applies to asynchronous \naccess mode.\nTable 14. Memory Read—Bus Master\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements  \ntDAD Address Selects Delay to Data Valid1, 218 + DT+W ns\ntDRLD RD Low to Data Valid112 + 5DT/8 + W ns\ntHDA Data Hold from Address, Selects30.5 ns\ntHDRH Data Hold from RD  High32.0 ns\ntDAAK ACK Delay from Address, Selects2, 414 + 7DT/8 + W ns\ntDSAK ACK Delay from RD  Low48 + DT/2 + W ns\nSwitching Characteristicst\nDRHA Address Selects Hold After RD  High 0+H ns\ntDARL Address Selects to RD  Low22 + 3DT/8 ns\ntRW RD Pulse Width 12.5 + 5DT/8 + W ns\ntRWR RD High to WR , RD , DMAGx  Low 8 + 3DT/8 + HI ns\ntSADADC Address, Selects Setup Before ADRCLK High20 + DT/4 ns\nW = (number of wait states specified in WAIT register) × t CK. \nHI = t CK (if an address hold cycle or bus idle cycle occurs , as specified in WAIT register; otherwise HI = 0).\nH = t CK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).\n1Data delay/setup: user must meet t DAD or t DRLD or synchronous spec t SSDATI .\n2The falling edge of MSx , SW , BMS  is referenced.\n3Data hold: user must meet t HDA or t HDRH or synchronous spec t HSDATI . See Example System Hold Time Calculation on Page 48  for the calculation of ho ld times given capacitive \nand dc loads.\n4ACK is not sampled on external memory accesse s that use the internal wait state mode. For the first CLKIN cycle of a new extern al memory access, ACK must be valid by \ntDAAK  or t DSAK  or synchronous specification t SACKC  for wait state modes external, either, or both (both, if the internal wait state is zero). For the second and subsequent cycle s \nof a wait stated external memory a ccess, synchronous specifications t SACKC  and t HACK  must be met for wait state modes external, either, or both (both, after internal wait \nstates have completed). \nFigure 14. Memory Read—Bus MasterWR,DMAGACKDATARDADDRE SS\nMSx,SW\nBMS\ntDARLtRW\ntDAD\ntSADADCtDAAKtHDRHtHDA\ntRWRtDRLD\nADRCLK\n(OUT)tDRHA\ntDSAK\nRev. H | Page 26 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nMemory Write—Bus Master\nUse these specifications for asyn chronous interfacing to memo-\nries (and memory-mapped periph erals) without reference to \nCLKIN. These specifications a pply when the ADSP-2106x is the bus master accessing external memory space in asynchronous \naccess mode. Note that timing for ACK, DATA, RD , WR , and \nDMAGx  strobe timing parameters only applies to asynchronous \naccess mode. \nTable 15. Memory Write—Bus Master\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements\ntDAAK ACK Delay from Address, Selects1, 214 + 7DT/8 + W ns\ntDSAK ACK Delay from WR  Low18 + DT/2 + W ns\nSwitching Characteristicst\nDAWH Address Selects to WR  Deasserted217 + 15DT/16 + W ns\ntDAWL Address Selects to WR  Low23 + 3DT/8 ns\ntWW WR Pulse Width 12 + 9DT/16 + W ns\ntDDWH Data Setup Before WR  High 7 + DT/2 + W ns\ntDWHA Address Hold After WR  Deasserted 0.5 + DT/16 + H ns\ntDATRWH Data Disable After WR  Deasserted31 + DT/16 +H 6 + DT/16+H ns\ntWWR WR High to WR , RD , DMAGx  Low 8 + 7DT/16 + H ns\ntDDWR Data Disable Before WR  or RD  Low 5 + 3DT/8 + I ns\ntWDE WR Low to Data Enabled –1 + DT/16 ns\ntSADADC Address, Selects Setup Before ADRCLK High20 + DT/4 ns\nW = (number of wait states specified in WAIT register) × t CK.\nH = t CK (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).\nHI = t CK (if an address hold cycle or bus idle cycle occurs , as specified in WAIT register; otherwise HI = 0).\nI = t CK (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).\n1ACK is not sampled on external memory accesse s that use the internal wait state mode. For the first CLKIN cycle of a new extern al memory access, ACK must be valid by \ntDAAK  or t DSAK  or synchronous specification t SACKC  for wait state modes external, either, or both (both, if the internal wait state is zero). For the second and subsequent cycle s \nof a wait stated external memory a ccess, synchronous specifications t SACKC  and t HACK  must be met for wait state modes external, either, or both (both, after internal wait \nstates have completed). \n2The falling edge of MSx , SW , BMS  is referenced.\n3See Example System Hold Time Calculation on Page 48  for calculation of hold times given capacitive and dc loads.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 27 of 64 | March 2013Figure 15. Memory Write—Bus MasterRD,DMAGACKDATAWRADDRE SS\nMSx ,SW\nBMS\ntWW\ntSADADCtDAAKtWWR\nADRCLK\n(OUT)tDWHA\ntDSAKtDAWL\ntWDEtDDWRtDATRWHtDDWHtDAWH\nRev. H | Page 28 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nSynchronous Read/Write—Bus Master\nUse these specifications for interfacing to external memory sys-\ntems that require CLKIN—relative timing or for accessing a \nslave ADSP-2106x (in multiprocessor memory space). These \nsynchronous switching characteri stics are also valid during \nasynchronous memory reads and writes except where noted (see \nMemory Read—Bus Ma ster on Page 25  and Memory Write—Bus Master on Page 26 ). When accessing a slave ADSP-2106x, \nthese switching characteristics must meet the slave’s timing \nrequirements for synchronous read/writes (see Synchronous \nRead/Write—Bus Slave on Page 30 ). The slave ADSP-2106x \nmust also meet these (bus master ) timing requirements for data \nand acknowledge setup and hold times.\nTable 16. Synchronous Read/Write—Bus Master\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements\ntSSDATI Data Setup Before CLKIN 3 + DT/8 ns\ntHSDATI Data Hold After CLKIN 3.5 – DT/8 ns\ntDAAK ACK Delay After Address, Selects1, 214 + 7DT/8 + W ns\ntSACKC ACK Setup Before CLKIN26.5+DT/4 ns\ntHACK ACK Hold After CLKIN –1 – DT/4 ns\nSwitching Characteristics\ntDADRO Address, MSx , BMS , SW  Delay After CLKIN17 – DT/8 ns\ntHADRO Address, MSx , BMS , SW  Hold After CLKIN –1 – DT/8 ns\ntDPGC PAGE Delay After CLKIN 9 + DT/8 16 + DT/8 ns\ntDRDO RD High Delay After CLKIN –2 – DT/8 4 – DT/8 ns\ntDWRO WR High Delay After CLKIN –3 – 3DT/16 4 – 3DT/16 ns\ntDRWL RD/WR  Low Delay After CLKIN 8 + DT/4 12.5 + DT/4 ns\ntSDDATO Data Delay After CLKIN 19 + 5DT/16 ns\ntDATTR Data Disable After CLKIN30 – DT/8 7 – DT/8 ns\ntDADCCK ADRCLK Delay After CLKIN 4 + DT/8 10 + DT/8 ns\ntADRCK ADRCLK Period t CK ns\ntADRCKH ADRCLK Width High (t CK/2 – 2) ns\ntADRCKL ADRCLK Width Low (t CK/2 – 2) ns\n1The falling edge of MSx , SW , BMS  is referenced.\n2ACK delay/setup: user must meet t DAAK  or t DSAK  or synchronous specification t SAKC  for deassertion of ACK (low), all three spec ifications must be met for assertion of ACK \n(high).\n3See Example System Hold Time Calculation on Page 48  for calculation of hold times given capacitive and dc loads.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 29 of 64 | March 2013Figure 16. Synchronous Read/Write—Bus Master CLKIN\nADDRCLK\nADDRE SS,\nBMS ,SW,MSx\nACK\n(IN)PAGE\nRD\nDATA\n(OUT)WRDATA (IN)\nWRITE CYCLEREAD CYCLE\ntDRWL\ntHSDATI tSSDATItDRDO\ntDWRO\ntDATTRtSDDATOtDRWLtDADCCKtADRCK\ntADRCKL\ntHADRO\ntDPGC\ntSACKCtHACKtDADROtADRCKH\ntDAAK\nRev. H | Page 30 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nSynchronous Read/Write—Bus Slave\nUse these specifications for bus master accesses of a slave’s IOP \nregisters or internal memory (i n multiprocessor memory space). \nThe bus master must meet the bus slave timing requirements.\nTable 17. Synchronous Read/Write—Bus Slave \n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements  \ntSADRI Address, SW  Setup Before CLKIN 15 + DT/2 ns\ntHADRI Address, SW  Hold After CLKIN 5 + DT/2 ns\ntSRWLI RD/WR  Low Setup Before CLKIN19.5 + 5DT/16 ns\ntHRWLI RD/WR  Low Hold After CLKIN2–4 – 5DT/16 8 + 7DT/16 ns\ntRWHPI RD/WR  Pulse High 3 ns\ntSDATWH Data Setup Before WR  High 5 ns\ntHDATWH Data Hold After WR  High 1 ns\nSwitching Characteristicst\nSDDATO Data Delay After CLKIN318 + 5DT/16 ns\ntDATTR Data Disable After CLKIN40 – DT/8 7 – DT/8 ns\ntDACKAD ACK Delay After Address, SW5 9n s\ntACKTR ACK Disable After CLKIN5–1 – DT/8 6 – DT/8 ns\n1tSRWLI (min) = 9.5 + 5DT/16 when Mult iprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabl ed, t SRWLI (min)= 4 + DT/8.\n2For ADSP-21060C specific ation is –3.5 – 5DT/16 ns min, 8 + 7DT/16 ns max; for ADSP-21060LC specification is –3.75 – 5DT/16 ns m in, 8 + 7DT/16 ns max.\n3For ADSP-21062/ADSP-21062 L/ADSP-21060C specific ation is 19 + 5DT/16 ns ma x; for ADSP-21060LC specifi cation is 19.25 + 5DT/16 ns  max.\n4See Example System Hold Time Calculation on Page 48  for calculation of hold times given capacitive and dc loads.\n5tDACKAD  is true only if the address and SW  inputs have setup times (before CLKIN) grea ter than 10 + DT/8 and less than 19 + 3DT/4. If the address and inputs have setup t imes \ngreater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will  respond with ACK regardless of the state \nof MMSWS or strobes. A slave will three-state ACK every cycle with t ACKTR .\nFigure 17. Synchronous Read/Write—Bus SlaveCLKIN\nADDRE SS\nACK\nRD\nDATA\n(OUT)\nWRWRITE ACCE SS\nDATA\n(IN)READ ACCE SStSADRI\ntHADRI\ntDACKADtACKTR\ntHRWLItSRWLI\ntSDDATOtDATTR\ntSRWLI tHRWLI\ntHDATWH tSDATWHtRWHPItRWHPI\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 31 of 64 | March 2013Multiprocessor Bus Request and Host Bus Request\nUse these specifications for passi ng of bus mastership between \nmultiprocessing ADSP-2106xs (BRx ) or a host processor, both \nsynchronous and asynchronous (HBR , HBG ).\nTable 18. Multiprocessor Bus Request and Host Bus Request \n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements\ntHBGRCSV HBG  Low to RD /WR /CS Valid120 + 5DT/4 ns\ntSHBRI HBR  Setup Before CLKIN220 + 3DT/4 ns\ntHHBRI HBR  Hold After CLKIN214 + 3DT/4 ns\ntSHBGI HBG  Setup Before CLKIN 13 + DT/2 ns\ntHHBGI HBG  Hold After CLKIN High 6 + DT/2 ns\ntSBRI BRx, CPA  Setup Before CLKIN313 + DT/2 ns\ntHBRI BRx, CPA  Hold After CLKIN High 6 + DT/2 ns\ntSRPBAI  RPBA Setup Before CLKIN 21 + 3DT/4 ns\ntHRPBAI RPBA Hold After CLKIN 12 + 3DT/4 ns\nSwitching Characteristicst\nDHBGO HBG  Delay After CLKIN 7 – DT/8 ns\ntHHBGO HBG  Hold After CLKIN –2 – DT/8 ns\ntDBRO BRx Delay After CLKIN 7 – DT/8 ns\ntHBRO BRx Hold After CLKIN –2 – DT/8 ns\ntDCPAO CPA  Low Delay After CLKIN48 – DT/8 ns\ntTRCPA CPA  Disable After CLKIN –2 – DT/8 4.5 – DT/8 ns\ntDRDYCS REDY (O/D) or (A/D) Low from CS  and HBR  Low5, 68.5 ns\ntTRDYHG REDY (O/D) Disable or REDY (A/D) High from HBG6, 744 + 23DT/16 ns\ntARDYTR REDY (A/D) Disable from CS  or HBR  High610 ns\n1For first asynchronous  access after HBR  and CS  asserted, ADDR31-0 must be a non-MMS value 1/2 t CK before RD  or WR  goes low or by t HBGRCSV  after HBG  goes low. This is \neasily accomplished by driving an upper address signal high when HBG  is asserted. See the “Host Processor Control of the ADSP-2106x” section in the ADSP-2106x SHARC \nUser’s Manual, Revision  2.1.\n2Only required for recognition in the current cycle.\n3CPA  assertion must meet the setup to CLKIN; deassert ion does not need to meet the setup to CLKIN.\n4For ADSP-21060LC, specificat ion is 8.5 – DT/8 ns max.\n5For ADSP-21060L, specification is  9.5 ns max, For ADSP-21060LC, specification is 11.0 ns max, For ADSP-210 62L, specification is  8.75 ns max.\n6(O/D) = open drain, (A/D) = active drive.\n7For ADSP-21060C/ADSP-21060LC, specif ication is 40 + 23DT/16 ns min.\nRev. H | Page 32 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 18. Multiprocessor Bus Request and Host Bus RequestBRx,CPA ( IN, O/D)\nHBR\nCSRP BA\nRE DY\n(O /D)\nREDY\n(A/D)\nHB G (OUT)\nRD\nWR\nCS\nO/D = OPEN DRAIN, A/D = ACTIVE DRIVEtSRPBAIHB G (I N)CLKIN\nHBR\nHB G (OUT)\nBR x (OUT)\nCPA (OUT, O/D)tHHBGO\ntHBRO\ntTRCPA\ntHRPBAItHBRItSBRItSHBGI\ntHHBGItDCPAOtDBROtDH BGOtHHBRItSHBRI\ntDR DYC StTRDYHG\ntHBGRC SVtARD YTR\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 33 of 64 | March 2013Asynchronous Read/Write—Host to ADSP-2106x\nUse these specifications for asynchronous host processor \naccesses of an ADSP-2106x, afte r the host has asserted CS  and \nHBR  (low). After HBG  is returned by the ADSP-2106x, the host \ncan drive the RD  and WR  pins to access the ADSP-2106x’s \ninternal memory or IOP registers. HBR  and HBG  are assumed \nlow for this timing. Not required if and address are valid t HBGRCSV  after goes low. For first acce ss after asserted, ADDR31–0 must \nbe a non-MMS value 1/2 t CLK before or goes low or by t HBGRCSV  \nafter goes low. This is easily accomplished by driving an upper \naddress signal high when is a sserted. See the “Host Processor \nControl of the ADSP-2106x” section in the ADSP-2106x  \nSHARC User’s Manual , Revision 2.1.\nTable 19. Read Cycle\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirements\ntSADRDL Address Setup/CS  Low Before RD  Low10n s\ntHADRDH Address Hold/CS  Hold Low After RD 0n s\ntWRWH RD/WR  High Width 6 ns\ntDRDHRDY RD High Delay After REDY (O/D) Disable 0 ns\ntDRDHRDY RD High Delay After REDY (A/D) Disable 0 ns\nSwitching Characteristics\ntSDATRDY Data Valid Before REDY Disable from Low 2 ns\ntDRDYRDL REDY (O/D) or (A/D) Low Delay After RD  Low210 ns\ntRDYPRD REDY (O/D) or (A/D) Low Pulse Width for Read 45 + 21DT/16 ns\ntHDARWH Data Disable After RD  High328 n s\n1Not required if RD  and address are valid t HBGRCSV  after HBG  goes low. For first access after HBR  asserted, ADDR31-0 must be a non-MMS value 1/2 t CLK before RD  or WR  goes \nlow or by t HBGRCSV  after HBG  goes low. This is easily acc omplished by driving an upper address signal high when HBG  is asserted. See the “Host Processor Control of the \nADSP-2106x” section in the ADSP-2106x  SHARC User’s Manual,  Revision 2.1.\n2For ADSP-21060L, specification is  10.5 ns max; for ADSP-21060LC,  specification is 12.5 ns max.\n3For ADSP-21060L/ADSP-21060LC, specif ication is 2 ns min, 8.5 ns max.\nTable 20. Write Cycle \n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nSCSWRL CS Low Setup Before WR  Low 0 ns\ntHCSWRH CS Low Hold After WR  High 0 ns\ntSADWRH Address Setup Before WR  High 5 ns\ntHADWRH Address Hold After WR  High 2 ns\ntWWRL WR Low Width 7 ns\ntWRWH RD/WR  High Width 6 ns\ntDWRHRDY WR High Delay After REDY (O/D) or (A/D) Disable 0 ns\ntSDATWH Data Setup Before WR High 5 ns\ntHDATWH Data Hold After WR  High 1 ns\nSwitching Characteristics\ntDRDYWRL REDY (O/D) or (A/D) Low Delay After WR /CS Low 10 ns\ntRDYPWR REDY (O/D) or (A/D) Low Pulse Width for Write 15 + 7DT/16 ns\ntSRDYCK REDY (O/D) or (A/D) Disable to CLKIN 1 + 7DT/16 8 + 7DT/16 ns\nRev. H | Page 34 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 19. Synchronous REDY Timing\nFigure 20. Asynchronous Read/Write—Host to ADSP-2106xCLKIN\nRE DY (O/D)\nO/D = OPEN DRAIN, A/D =ACTIVE DRIVEtSRDYCK\nREDY (A/D)\ntSAD RDL\nREDY (O/ D)RD\ntDR DY R DLtWR WHtHA DRDH\ntHD ARWH\ntRDYPRDtDRDHR DYtSDA TRD YREAD CYCLE\nADDRE SS/CS\nDATA ( OUT)\nREDY (A/D)\nO/D = OPEN DRAIN, A/D = ACTIVE DRIVEtSDA TWHtHDA TWHtWW RL\nRE DY ( O/D)WR\ntDRDYWRLtWRWHtHADWRH\ntRD YPWRtDWRHRD YWRITE CYCLE\ntSADWRH\nDATA (IN)ADDRE SS\nREDY (A/D)tSCSWRL\nCStHC SWRH\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 35 of 64 | March 2013Three-State Timing—Bus Master, Bus Slave\nThese specifications show how the memory interface is disabled \n(stops driving) or enabled (resum es driving) relative to CLKIN \nand the SBTS  pin. This timing is applic able to bus master transi-\ntion cycles (BTC) and host transi tion cycles (HTC) as well as the \nSBTS  pin.\nTable 21. Three-State Timing —Bus Master, Bus Slave\n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nSTSCK SBTS  Setup Before CLKIN 12 + DT/2 ns\ntHTSCK SBTS  Hold Before CLKIN 6 + DT/2 ns\nSwitching Characteristics\ntMIENA Address/Select Enable After CLKIN1–1.5 – DT/8 ns\ntMIENS Strobes Enable After CLKIN2–1.5 – DT/8 ns\ntMIENHG HBG  Enable After CLKIN –1.5 – DT/8 ns\ntMITRA Address/Select Disable After CLKIN30 – DT/4 ns\ntMITRS Strobes Disable After CLKIN21.5 – DT/4 ns\ntMITRHG HBG  Disable After CLKIN 2.0 – DT/4 ns\ntDATEN Data Enable After CLKIN49 + 5DT/16 ns\ntDATTR Data Disable After CLKIN40 – DT/8 7 – DT/8 ns\ntACKEN ACK Enable After CLKIN47.5 + DT/4 ns\ntACKTR ACK Disable After CLKIN4–1 – DT/8 6 – DT/8 ns\ntADCEN ADRCLK Enable After CLKIN –2 – DT/8 ns\ntADCTR ADRCLK Disable After CLKIN 8 – DT/4 ns\ntMTRHBG Memory Interface Disable Before HBG  Low50 + DT/8 ns\ntMENHBG Memory Interface Enable After HBG  High519 + DT ns\n1For ADSP-21060L/ADSP-21060LC/ADSP- 21062L, specification is –1.25 – DT/8 ns min, fo r ADSP-21062, specificatio n is –1 – DT/8 ns m in.\n2Strobes = RD , WR , PAGE, DMAG , BMS , SW .\n3For ADSP-21060LC, specificatio n is 0.25 – DT/4 ns max.\n4In addition to bus master transition cycles, these specs al so apply to bus master and bus slave synchronous read/write.\n5Memory Interface = Address, RD , WR , MSx , SW , PAGE, DMAGx , and BMS  (in EPROM boot mode).\nFigure 21. Three-State Timing (Bus Transition Cycle, SBTS  Assertion)MEMORY\nINTERFACEHBG\nMEMORY INTERFACE = ADDRE SS,RD,WR,MSx ,SW,P A G E , DMAGx. BMS (IN EPROM BOOT MODE)tMENHBGtMTRHBG\nRev. H | Page 36 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 22. Three-State Timing (Bus Transition Cycle, SBTS  Assertion)CLKIN\nSBTS\nACK\nADRCLKDATAMEMORY\nINTERFACEtMITRA, tMITR S,tMITRHGtSTSCK\ntHT SCK\ntDATTRtDATEN\ntACKTR tACKEN\ntADCTRtADCENtMIENA, tMIEN S,tMIENHG\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 37 of 64 | March 2013DMA Handshake\nThese specifications describe the three DMA handshake modes. \nIn all three modes, DMARx  is used to initiate transfers. For \nHandshake mode, DMAGx  controls the latchi ng or enabling of \ndata externally. For External ha ndshake mode, the data transfer \nis controlled by the ADDR31–0, RD , WR , PAGE, MS3–0 , ACK, and DMAG x signals. For Paced Master  mode, the data transfer \nis controlled by ADDR31–0, RD , WR , MS3–0 , and ACK (not \nDMAG ). For Paced Master mode, the Memory Read-Bus Mas-\nter, Memory Write-Bus Master , and Synchronous Read/Write-\nBus Master timing specifications for ADDR31–0, RD , WR , \nMS3–0 , PAGE, DATA63–0, and ACK also apply.\nTable 22. DMA Handshake \n5 V and 3.3 V\nUnit Parameter Min Max\nTiming Requirementst\nSDRLC DMARx  Low Setup Before CLKIN15n s\ntSDRHC DMARx  High Setup Before CLKIN15n s\ntWDR DMARx  Width Low (Nonsynchronous) 6 ns\ntSDATDGL Data Setup After DMAGx  Low210 + 5DT/8 ns\ntHDATIDG Data Hold After DMAGx  High 2 ns\ntDATDRH Data Valid After DMARx  High216 + 7DT/8 ns\ntDMARLL DMARx  Low Edge to Low Edge 23 + 7DT/8 ns\ntDMARH DMARx  Width High26n s\nSwitching Characteristics\ntDDGL DMAGx  Low Delay After CLKIN 9 + DT/4 15 + DT/4 ns\ntWDGH DMAGx  High Width 6 + 3DT/8 ns\ntWDGL DMAGx  Low Width 12 + 5DT/8 ns\ntHDGC DMAGx  High Delay After CLKIN –2 – DT/8 6 – DT/8 ns\ntVDATDGH Data Valid Before DMAGx  High38 + 9DT/16 ns\ntDATRDGH Data Disable After DMAGx  High407 n s\ntDGWRL WR Low Before DMAGx  Low502 n s\ntDGWRH DMAG x Low Before WR  High 10 + 5DT/8 +W ns\ntDGWRR WR High Before DMAGx  High 1 + DT/16 3 + DT/16 ns\ntDGRDL RD Low Before DMAGx  Low 0 2 ns\ntDRDGH RD Low Before DMAGx  High 11 + 9DT/16 + W ns\ntDGRDR RD High Before DMAGx  High 0 3 ns\ntDGWR DMAGx  High to WR , RD , DMAGx  Low 5 + 3DT/8 + HI ns\ntDADGH Address/Select Valid to DMAGx  High 17 + DT ns\ntDDGHA Address/Select Hold After DMAGx  High6–0.5 ns\nW = (number of wait states specified in WAIT register) × t CK.\nHI = t CK (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).\n1Only required for recognition in the current cycle.\n2tSDATDGL  is the data setup requirement if DMARx  is not being used to hold off compl etion of a write. Otherwise, if DMARx  low holds off completion of  the write, the data can \nbe driven t DATDRH  after DMARx  is brought high.\n3tVDATDGH  is valid if DMARx  is not being used to hold off completion of a read. If DMARx  is used to prolong the read, then t VDATDGH =t CK–0 . 2 5 t CCLK–8+( n×t CK) where n equals \nthe number of extra cycles that the access is prolonged.\n4See Example System Hold Time Calculation on Page 48  for calculation of hold times given capacitive and dc loads.\n5For ADSP-21062/ADSP-21062L specificat ion is –2.5 ns min, 2 ns max.\n6For ADSP-21060L/ADSP-21062L sp ecification is –1 ns min.\nRev. H | Page 38 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 23. DMA Handshake CLKIN\ntSDRLC\nDMARx\nDATA\n(OUT)\nDATA\n(IN)\nRDWRtWDRtSDRHC\ntDMARHtDMARLL\ntHDGC\ntWDGHtDDGL\nDMAGx\ntVDATDGH\ntDATDRHtDATRDGH\ntHDATIDG\ntDGWRL tDGWRHtDGWRR\ntDGRDL\ntDRDGHtDGRDRtSDATDGL\n*MEMORY READ BU SMA STER, MEMORY WRITE BU SMA STER, OR SYNCHRONOU SREAD/WRITE BU SMA STER\nTIMING SPECIFICATION SFOR ADDR 31–0, RD,WR,SW MS3–0 , AND ACK AL SO APPLY HERE.(EXTERNAL DEVICE TO EXTERNAL MEMORY)\n(EXTERNAL MEMORY TO EXTERNAL DEVICE)TRAN SFER SBETWEEN AD SP-2106x\nINTERNAL MEMORY AND EXTERNAL DEVICE\nTRAN SFER SBETWEEN EXTERNAL DEVICE AND\nEXTERNAL MEMORY* (EXTERNAL HAND SHAKE MODE)\ntDDGHA\nADDR\nMSx,SWtDADGHtWDGL\n(FROM EXTERNAL DEVICE TO AD SP-2106x)(FROM AD SP-2106x TO EXTERNAL DEVICE)\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 39 of 64 | March 2013Link Ports —1 × CLK Speed Operation\nTable 23. Link Ports—Receive \n5 V 3.3 V \nUnit Parameter Min Max Min Max\nTiming Requirementst\nSLDCL Data Setup Before LCLK Low13.5 3 ns\ntHLDCL Data Hold After LCLK Low 3 3 ns\ntLCLKIW LCLK Period (1 \uf0b4 Operation) t CK tCK ns\ntLCLKRWL LCLK Width Low 6 6 ns\ntLCLKRWH L C L K  W i d t h  H i g h  55n s\nSwitching Characteristicst\nDLAHC LACK High Delay After CLKIN High2, 318 + DT/2 28.5 + DT/2 18 + DT/2 28.5 + DT/2 ns\ntDLALC LACK Low Delay After LCLK High –3 +13 –3 +13 ns\ntENDLK LACK Enable From CLKIN 5 + DT/2 5 + DT/2 ns\ntTDLK LACK Disable From CLKIN 20 + DT/2 20 + DT/2 ns\n1For ADSP-21062, specification is 3 ns min.\n2LACK goes low with t DLALC  relative to rise of LCLK af ter first nibble, but does not go low if the receiver’s link buffer is not about to fill.\n3For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.\nTable 24. Link Ports—Transmit\n5 V 3.3 V\nUnit Parameter Min Max Min Max\nTiming Requirementst\nSLACH LACK Setup Before LCLK High118 18 ns\ntHLACH LACK Hold After LCLK High –7 –7 ns\nSwitching Characteristics\ntDLCLK Data Delay After CLKIN (1 \uf0b4 \nOperation)215.5 15.5 ns\ntDLDCH Data Delay After LCLK High332 . 5 n s\ntHLDCH Data Hold After LCLK High –3 –3 ns\ntLCLKTWL LCLK Width Low4(tCK/2) – 2 (t CK/2) + 2 (t CK/2) – 1 (t CK/2) + 1.25 ns\ntLCLKTWH LCLK Width High5(tCK/2) – 2 (t CK/2) + 2 (t CK/2) – 1.25 (t CK/2) + 1 ns\ntDLACLK LCLK Low Delay After LACK High6(tCK/2) + 8.5 (3 \uf0b4 tCK/2) + 17 (t CK/2) + 8 (3 \uf0b4 tCK/2) + 17.5 ns\ntENDLK LACK Enable From CLKIN 5 + DT/2 5 + DT/2 ns\ntTDLK LACK Disable From CLKIN 20 + DT/2 20 + DT/2 ns\n1For ADSP-21060L/ADSP-21060LC, specification is 20 ns min.\n2For ADSP-21060L, specification is  16.5 ns max; for ADSP-21060LC,  specification is  16.75 ns max.\n3For ADSP-21062, specific ation is 2.5 ns max.\n4For ADSP-21062, specification is (t CK/2) – 1 ns min, (t CK/2) + 1.25 ns max; for ADSP -21062L, specification is (t CK/2) – 1 ns min, (t CK/2) + 1.5 ns max; for ADSP-21060LC \nspecification is (t CK/2) – 1 ns min, (t CK/2) + 2.25 ns max.\n5For ADSP-21062, specification is (t CK/2) – 1.25 ns min, (t CK/2) + 1 ns max; for ADSP-2 1062L, specification is (t CK/2) – 1.5 ns min, (t CK/2) + 1 ns max; for ADSP-21060C \nspecification is (t CK/2) – 2.25 ns min, (t CK/2) + 1 ns max.\n6For ADSP-21062, specification is (t CK/2) + 8.75 ns min, (3 × t CK/2) + 17 ns max; for ADSP-2 1062L, specification is (t CK/2) + 8 ns min, (3 × t CK/2) + 17 ns max; for \nADSP-21060LC specification is (t CK/2) + 8 ns min, (3 × t CK/2) + 18.5 ns max.\nRev. H | Page 40 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nLink Ports —2 × CLK Speed Operation\nCalculation of link receiver data setup and hold relative to link \nclock is required to determin e the maximum allowable skew \nthat can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can \nbe introduced in LDATA relative to LCLK:\nSetup Skew  = t\nLCLKTWH  min – tDLDCH  – tSLDCLHold skew is the maximum dela y that can be introduced in \nLCLK relative to LDATA: \nHold Skew  = tLCLKTWL  min – tHLDCH  – tHLDCL\nCalculations made directly from 2 speed specifications will \nresult in unrealistically small skew times because they include \nmultiple tester guardbands.\nNote that link port transfers at 2× CLK speed at 40 MHz \n(tCK = 25 ns) may fail. However, 2×  CLK speed link port trans-\nfers at 33 MHz (t CK = 30 ns) work as specified.Table 25. Link Port Service Request Interrupts: 1 \uf0b4 and 2\uf0b4 Speed Operations\n5 V 3.3 V\nUnit Parameter Min Max Min Max\nTiming Requirements\ntSLCK LACK/LCLK Setup Before CLKIN Low110 10 ns\ntHLCK LACK/LCLK Hold After CLKIN Low122n s\n1Only required for interrupt recognition in the current cycle.\nTable 26. Link Ports—Receive \n5 V 3.3 V\nUnit Parameter Min Max Min Max\nTiming Requirementst\nSLDCL Data Setup Before LCLK Low 2.5 2.25 ns\ntHLDCL Data Hold After LCLK Low 2.25 2.25 ns\ntLCLKIW LCLK Period (2 \uf0b4 Operation) t CK/2 t CK/2 ns\ntLCLKRWL LCLK Width Low14.5 5.25 ns\ntLCLKRWH LCLK Width High24.25 4 ns\nSwitching Characteristicst\nDLAHC LACK High Delay After CLKIN High318 + DT/2 28.5 + DT/2 18 + DT/2 29.5 + DT/2 ns\ntDLALC LACK Low Delay After LCLK High461 6 61 6 n s\n1For ADSP-21060L, specif ication is 5 ns min.\n2For ADSP-21062, specification is  4 ns min, for ADSP-21060LC, specification is 4.5 ns min.\n3LACK goes low with t DLALC  relative to rise of LCLK af ter first nibble, but does not go low if the receiver’s link  buffer is not about to fill.\n4For ADSP-21060L, specification is 6 ns min, 18 ns max. For ADSP-2 1060C, specification is 6 ns min,  16.5 ns max. For ADSP-21060L C, specification is 6 ns min, 18.5 ns max.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 41 of 64 | March 2013Table 27. Link Ports—Transmit\n5 V 3.3 V\nUnit Parameter Min Max Min Max\nTiming Requirements\ntSLACH LACK Setup Before LCLK High 19 19 ns\ntHLACH LACK Hold After LCLK High –6.75 –6.5 ns\nSwitching Characteristicst\nDLCLK Data Delay After CLKIN 8 8 ns\ntDLDCH Data Delay After LCLK High12.25 2.25 ns\ntHLDCH Data Hold After LCLK High2–2.0 –2 ns\ntLCLKTWL LCLK Width Low3(tCK/4) – 1 (t CK/4) + 1.25 (t CK/4) – 0.75 (t CK/4) + 1.5 ns\ntLCLKTWH LCLK Width High4(tCK/4) – 1.25 (t CK/4) + 1 (t CK/4) – 1.5 (t CK/4) + 1 ns\ntDLACLK LCLK Low Delay After LACK High (t CK/4) + 9 (3 \uf0b4 tCK/4) + 16.5 (t CK/4) + 9 (3 \uf0b4 tCK/4) + 16.5 ns\n1For ADSP-21060/ADSP-21060C, specification is 2.5 ns max.\n2For ADSP-21062L, specific ation is –2.25 ns min.\n3For ADSP-21060, specification is (t CK/4) – 1 ns min, (t CK/4) + 1 ns max; for ADSP-21060C/ ADSP-21062L, spec ification is (t CK/4) – 1 ns min, (t CK/4) + 1.5 ns max.\n4For ADSP-21060, specification is (t CK/4) – 1 ns min, (t CK/4) + 1 ns max; for ADSP-2 1060C, specification is (t CK/4) – 1.5 ns min, (t CK/4) + 1 ns max.\nRev. H | Page 42 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 24. Link Ports—ReceiveCLKIN\nLCLK\nLDAT( 3:0)\nLACKLCLK 1x\nOR\nLCLK 2x\nCLKINLDAT( 3:0)\nLACK (IN)\nLCLK 1x\nOR\nLCLK 2x\nLDA T( 3:0)\nLACK (OUT)THEtSLACHREQUIREMENT APPLIE STO THE RI SING EDGE OF LCLK ONL Y FOR THE FIR ST NIBBLE TRAN SMITTED.\nCLKINTRAN SMIT\ntDLDCH\ntHLDCHtDLCLK\ntLCLKTWH tLCLKTWL\ntSLACH tHLACHtDLACLK\ntSLDCLtHLDCLtLCLKRWH\ntDLAHCtDLALC\nLINK PORT ENABLE OR THREE- STATE TAKE SEFFECT 2 CYCLE SA F T E RAW R I T ET OAL I N KP O R TC O N T R O LR E G I STER.tENDLKtTDLKRECEIVE\nLINK PORT ENABLE/THREE- STATE DELAY FROM IN STRUCTIONtLCLKRWLtLCLKIW\nCLKIN\ntSLCKtHLCKLINK PORT INTERRUPT SETUP TIME\nLCLKLA STN I B B L E\nTRAN SMITTEDFIR STN I B B L E\nTRAN SMITTEDLCLK INACTIVE\n(HIGH)\nOUT\nIN\nLACK\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 43 of 64 | March 2013Serial Ports\nFor serial ports, see Table 28 , Table 29 , Table 30 , Table 31 , \nTable 32 , Table 33 , Table 35 , Figure 26 , and Figure 25 . To deter-\nmine whether communication is possible between two devices at clock speed n, the following sp ecifications must be confirmed: \n1) frame sync delay and frame sync setup and hold, 2) data delay \nand data setup and hold, and 3) SCLK width.\nTable 28. Serial Ports—External Clock\nParameter5 V and 3.3 V\nMin Max Unit\nTiming Requirements\ntSFSE TFS/RFS Setup Before TCLK/RCLK13.5 ns\ntHFSE TFS/RFS Hold After TCLK/RCLK1, 24n s\ntSDRE Receive Data Setup Before RCLK11.5 ns\ntHDRE Receive Data Hold After RCLK16.5 ns\ntSCLKW TCLK/RCLK Width39n s\ntSCLK TCLK/RCLK Period t CK ns\n1Referenced to sample edge.\n2RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK fo r late external TFS is 0 ns mini mum from drive edge.\n3For ADSP-21060/ADSP-21060C/ADSP-21060L C, specification is 9.5 ns min.\nTable 29. Serial Ports—Internal Clock\nParameter5 V and 3.3 V\nMin Max Unit\nTiming Requirementst\nSFSI TFS Setup Before TCLK1; RFS Setup Before RCLK18n s\ntHFSI TFS/RFS Hold After TCLK/RCLK1, 21n s\ntSDRI Receive Data Setup Before RCLK13n s\ntHDRI Receive Data Hold After RCLK13n s\n1Referenced to sample edge.\n2RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK fo r late external TFS is 0 ns mini mum from drive edge.\nTable 30. Serial Ports—External or Internal Clock\nParameter5 V and 3.3 V\nMin Max Unit\nSwitching Characteristicst\nDFSE RFS Delay After RCLK (Internally Generated RFS)113 ns\ntHOFSE RFS Hold After RCLK (I nternally Generated RFS)13n s\n1Referenced to drive edge.\nTable 31. Serial Ports—External Clock\nParameter5 V and 3.3 V\nMin Max Unit\nSwitching Characteristicst\nDFSE TFS Delay After TCLK (Internally Generated TFS)113 ns\ntHOFSE TFS Hold After TCLK (Internally Generated TFS)13n s\ntDDTE Transmit Data Delay After TCLK116 ns\ntHDTE Transmit Data Hold After TCLK15n s\n1Referenced to drive edge.\nRev. H | Page 44 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nTable 32. Serial Ports—Internal Clock \nParameter Min Max Unit\nSwitching Characteristicst\nDFSI TFS Delay After TCLK (Internally Generated TFS)14.5 ns\ntHOFSI TFS Hold After TCLK (Internally Generated TFS)1–1.5 ns\ntDDTI Transmit Data Delay After TCLK17.5 ns\ntHDTI Transmit Data Hold After TCLK10n s\ntSCLKIW TCLK/RCLK Width20.5t SCLK –2.5 0.5t SCLK +2.5 ns\n1Referenced to drive edge.\n2For ADSP-21060L/ADSP-21060 C, specification is 0.5 TSCLK – 2 ns min, 0.5t SCLK + 2 ns max.\nTable 33. Serial Ports—Enable and Three-State\nParameter Min Max Unit\nSwitching Characteristicst\nDDTEN Data Enable from External TCLK1, 24n s\ntDDTTE Data Disable from External TCLK1, 310.5 ns\ntDDTIN Data Enable from Internal TCLK10n s\ntDDTTI Data Disable from Internal TCLK1, 43n s\ntDCLK TCLK/RCLK Delay from CLKIN 22 + 3 DT/8 ns\ntDPTR SPORT Disable After CLKIN 17 ns\n1Referenced to drive edge.\n2For ADSP-21060L/ADSP-21060C, specif ication is 3.5 ns min; for ADSP-2 1062 specification is 4.5 ns min.\n3For ADSP-21062L, specific ation is 16 ns max. \n4For ADSP-21062L, specif ication is 7.5 ns max.\nTable 34. Serial Ports—GATED SCLK with  External TFS (Mesh Multiprocessing)1\nParameter Min Max Unit\nSwitching Characteristicst\nSTFSCK TFS Setup Before CLKIN 4 ns\ntHTFSCK TFS Hold After CLKIN t CK/2 ns\n1Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.\nTable 35. Serial Ports—External Late Frame Sync\nParameter Min Max Unit\nSwitching Characteristicst\nDDTLFSE Data Delay from Late External TF S or External RFS with MCE = 1, \nMFD = 01, 212 ns\ntDDTENFS Data Enable from Late FS or MCE = 1, MFD = 01, 33.5 ns\n1MCE = 1, TFS enable and TFS valid follow t DDTLFSE  and t DDTENFS .\n2For ADSP-21062/ADSP-21 062L, specification is 12.75 ns max; for ADSP-210 60L/ADSP-21060LC, specific ation is 12.8 ns max.\n3For ADSP-21060/ADSP-2 1060C, specificat ion is 3 ns min.\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 45 of 64 | March 2013Figure 25. Serial PortsDTDTDRIVE EDGE DRIVE EDGE\nDRIVE\nEDGEDRIVE\nEDGE\nTCLK/RCLK TCLK\n(INT)TCLK/RCLKTCLK\n(EXT)RCLK\nRF S\nDRDRIVE\nEDGESAMPLE\nEDGEDATA RECEIVE— INTERNAL CLOCK DATA RECEIVE— EXTERNAL CLOCK\nRCLK\nRF S\nDRDRIVE\nEDGESAMPLE\nEDGE\nNOTE: EITHER THE RI SING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE U SED A STHE ACTIVE SAMPLING EDGE.\nTCLK\nTF S\nDTDRIVE\nEDGESAMPLE\nEDGE\nTCLK\nTF S\nDTDRIVE\nEDGESAMPLE\nEDGEDATA TRAN SMIT— INTERNAL CLOCK DATA TRAN SMIT— EXTERNAL CLOCK\nNOTE: EITHER THE RI SING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE U SED A STHE ACTIVE SAMPLING EDGE.\ntDDTTE tDDTEN\ntDDTTItDDTINtSDRI tHDRItSFSI tHF SItDF SE\ntHOF SEtSCLKIW\ntSDRE tHDREtSFSE tHF SEtDF SEtSCLKW\ntHOF SE\ntDDTI\ntHDTItSFSI tHF SItSCLKIW\ntDF SI\ntHOF SI\ntDDTE\ntHDTEtSFSE tHF SEtDF SEtSCLKW\ntHOF SE\nCLKIN\ntDPTR\nSPORT DI SABLE DELAY\nFROM IN STRUCTIONTCLK, RCLK\nTF S,R F S,D T\nTCLK (INT)\nRCLK (INT)SPORT ENABLE AND\nTHREE- STATE\nLATENCY\nISTWO CYCLE S\ntDCLK\nLOW TO HIGH ONLYtSTF SCKCLKINtHTF SCK\nNOTE: APPLIE SONLY TO GATED SERIAL CLOCK MODE WITH\nEXTERNAL TF S,A SUSED IN THE SERIAL PORT SYSTEM I/O\nFOR ME SHM U L T I P R O C E SSING.TF S(EXT)\nRev. H | Page 46 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 26. Serial Ports—External Late Frame SyncDRIVE SAMPLE DRIVE\nTCLK\nTF S\nDTDRIVE SAMPLE DRIVELATE EXTERNAL TF SEXTERNAL RF SWITH MCE = 1, MFD = 0\n1ST BIT 2ND BIT DTRCLK\nRF S\n1ST BIT 2ND BITtHOF SE/I tSFSE/I\ntDDTE/I\ntDDTENF S\ntDDTLF SEtHDTE/I\ntHOF SE/ItSFSE/I\ntDDTE/I\nTDDTENF S\ntDDTLF SEtHDTE/I\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 47 of 64 | March 2013JTAG Test Access Port and Emulation\nFor JTAG Test Access Port and Emulation, see Table 36  and \nFigure 27 .\nTable 36. JTAG Test Access Port and Emulation\nParameter Min Max Unit\nTiming Requirementst\nTCK TCK Period t CK ns\ntSTAP TDI, TMS Setup Before TCK High 5 ns\ntHTAP TDI, TMS Hold After TCK High 6 ns\ntSSYS System Inputs Setup Before TCK Low17n s\ntHSYS System Inputs Hold After TCK Low1, 218 ns\ntTRSTW TRST  Pulse Width 4t CK ns\nSwitching Characteristicst\nDTDO TDO Delay from TCK Low 13 ns\ntDSYS System Outputs Delay After TCK Low318.5 ns\n1System Inputs = DATA63–0, ADDR31–0, RD , WR , ACK, SBTS , HBR , HBG , CS, DMAR1 , DMAR2 , BR6–1, ID2–0, RPBA, IRQ2–0 , FLAG3–0, PA , BRST, DR0, DR1, TCLK0, \nTCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7–0, LxCLK, LxACK, EBOOT, LBOOT, BMS , CLKIN, RESET .\n2For ADSP-21060L/ADSP-21060 LC/ADSP-21062L, specific ation is 18.5 ns min.\n3System Outputs = DATA63–0, ADDR31–0, MS3–0 , RD , WR , ACK, PAGE, CLKOUT, HBG , REDY, DMAG1 , DMAG2 , BR6–1 , PA , BRST, CIF , FLAG3–0, TIMEXP, DT0, \nDT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7–0, LxCLK, LxACK, BMS .\nFigure 27. JTAG Test Ac cess Port and EmulationTCK\nTM S\nTDI\nTDO\nSYSTEM\nINPUT S\nSYSTEM\nOUTPUT StSTAPtTCK\ntHTAP\ntDTDO\ntSSYS tHSYS\ntDSYS\nRev. H | Page 48 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nTEST CONDITIONS\nFor the ac signal specifications (timing parameters), see Timing \nSpecifications on Page 21 . These specifications include output \ndisable time, output enable time , and capacitive  loading. The \ntiming specifications for the DS P apply for the voltage reference \nlevels in Figure 28 .\nOutput Disable Time\nOutput pins are considered to be  disabled when they stop driv-\ning, go into a high impedance stat e, and start to decay from their \noutput high or low voltage. The time for the voltage on the bus \nto decay by \uf044V is dependent on the capacitive load, C L, and the \nload current, I L. This decay time can be approximated by the fol-\nlowing equation:\nThe output disable time t DIS is the difference between \ntMEASURED  and t DECAY  as shown in Figure 29 . The time t MEASURED  is \nthe interval from when the refere nce signal switches to when the \noutput voltage decays \uf044V from the measured output high or \noutput low voltage. t DECAY  is calculated with test loads C L and I L, \nand with \uf044V equal to 0.5 V.\nOutput Enable Time\nOutput pins are considered to be enabled when they have made \na transition from a high impedance state to when they start driv-\ning. The output enable time t ENA is the interval from when a \nreference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown \nin the Output Enable/Disable diagram ( Figure 29 ). If multiple \npins (such as the data bus) ar e enabled, the measurement value \nis that of the first pin to start driving.\nExample System Hold Time Calculation\nTo determine the data output hold  time in a particular system, \nfirst calculate t DECAY  using the equation given above. Choose \uf044V \nto be the difference between th e ADSP-2106x’s output voltage \nand the input threshold for the device requiring the hold time. A typical \uf044V will be 0.4 V. C\nL is the total bus capacitance (per data \nline), and I L is the total leakage or three-state current (per data \nline). The hold time will be t DECAY  plus the minimum disable \ntime (i.e., t DATRWH  for the write cycle).\nCapacitive Loading\nOutput delays and holds are based on standard capacitive loads: \n50 pF on all pins (see Figure 30 ). The delay and hold specifica-\ntions given should be derated by  a factor of 1.5 ns/50 pF for \nloads other than the nominal value of 50 pF. Figure 32 , \nFigure 33 , Figure 37 , and Figure 38  show how output rise time \nvaries with capacitance. Figure 34  and Figure 36  show \ngraphically how output delays an d holds vary with  load capaci-\ntance. (Note that this graph or de rating does not apply to output \ndisable delays; see the previous  section Output Disable Time \nunder Test Conditions.) The graphs of Figure 32 , Figure 33 , \nFigure 37 , and Figure 38  may not be linear outside the ranges \nshown.\nOutput Drive Characteristics\nFigure 31  shows typical I-V characteristics for the output driv-\ners of the ADSP-2106x. The curves  represent the current drive \ncapability of the output drivers as a function of output voltage.Figure 28. Voltage Reference Levels for AC Measurements (Except Output \nEnable/Disable)\nFigure 29. Output Enable/DisableINPUT\nOR\nOUTPUT1.5V 1.5V\nPEXTCLV\uf044\nIL------------- - =\nREFERENCE\nSIGNAL\ntDIS\nOUTPUT START S\nDRIVINGVOH (MEA SURED) -/H9004V\nVOL (MEA SURED) +/H9004VtMEA SURED\nVOH (MEA SURED)\nVOL (MEA SURED)2.0V\n1.0VVOH (MEA SURED)\nVOL (MEA SURED)\nHIGH IMPEDANCE STATE.\nTE STC O N D I T I O N SCAU SE\nTHI SVOLTAGE TO BE\nAPPROXIMATELY 1.5VOUTPUT STOP S\nDRIVINGtENA\ntDECAYFigure 30. Equivalent Device Loading for AC Measurements (Includes All \nFixtures)+1.5V\n50pFTO\nOUTPUT\nPINIOL\nIOH\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 49 of 64 | March 2013Output Characteristics (5 V)\nFigure 31. ADSP-21062 Typical Output Drive Currents (V DD = 5 V)\nFigure 32. Typical Output Rise Time (10% to 90% V DD) vs. Load Capacitance \n(VDD = 5 V)SOURCE VOLTAGE -V-75\n-150\n05 . 2 5SOURCECURRENT-mA\n0.75 1.50 2.25 3.00 3.75 4.5075\n-50\n-100\n-12525\n-2550\n0\n4.75V, +100°C\n4.75V,+100°C\n5.0V, +25°C\n5.25V, -40°C5.0V, +25°C5.25V, -40°C\nLOAD CAPACITANCE -pF16.0\n8.0\n0\n02 0 0 20 40 60 80 100 120 140 160 1 8014.0\n12.0\n4.0\n2.010.0\n6.0FALL TIMERISET I M E\nRISEANDFALLTIMES-ns\n(0.5Vto4.5V,10%to90%)\nY = 0.005x + 3.7\nY = 0.00 31x + 1.1Figure 33. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance \n(VDD = 5 V)\nFigure 34. Typical Output Delay or Hold vs. Load Capacitance (at Maximum \nCase Temperature) (V DD = 5 V)3.5\n0RISEANDFALLTIMES-ns(0.8Vto2.0V)\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\nLOAD CAPACITANCE -pF02 0 0 20 40 60 80 100 120 140 160 1 80FALL TIMERISET I M E\nY = 0.009x + 1.1\nY=0 . 0 0 5 x+0 . 6\nLOAD CAPACITANCE -pFOUTPUTDELAYORHOLD-ns5\n-1\n25 200 50 75 100 125 150 1754\n3\n2\n1\nNOMINALY=0 . 0 3x-1.45\nRev. H | Page 50 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nOutput Characteristics (3.3 V)\nFigure 35. ADSP-21062 Typical Output Drive Currents (V DD = 3.3 V)\nFigure 36. Typical Output Delay or Hold vs. Load Capacitance (at Maximum \nCase Temperature) (V DD = 3.3 V)SOURCE VOLTAGE -V120\n-20\n-80\n0 3.5SOURCECURRENT-mA\n0.5 1.0 1.5 2.0 2.5 3.0100\n0\n-40\n-6060\n2080\n40\n-100\n-1203.0V, + 85°C\n3.3V, +25°C\n3.6V,-40°C3.6V,-40°C3.3V, +25°C\n3.0V, + 85°C\nVOH\nVOL\nLOAD CAPACITANCE -pFOUTPUTDELAYORHOLD-ns5\n-1\n25 200 50 75 100 125 150 1754\n3\n2\n1\nNOMINALY=0 . 0 329x-1.65Figure 37. Typical Output Rise Time (10% to 90% V DD) vs. Load Capacitance \n(VDD = 3.3 V)\nFigure 38. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance \n(VDD = 3.3 V)LOAD CAPACITANCE -pF02\n0\n20 40 60 80 100 120Y = 0.0796x + 1.17\nY = 0.0467x + 0.55RISET I M E\nFALL TIME\n140 160 1 80 2004681012141618\nRISEANDFALLTIMES-ns(10%to90%)\nLOAD CAPACITANCE -pF00\n20 40 60 80 100 120Y=0 . 0 391x + 0. 36\nY=0 . 0 305x + 0.24RISET I M E\nFALL TIME\n140 160 1 802 0 0RISEANDFALLTIMES-ns(0.8Vto2.0V)\n123456789\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 51 of 64 | March 2013ENVIRONMENTAL CONDITIONS\nThe ADSP-2106x processors are rated for performance under \nTCASE environmental conditions specified in the Operating Con-\nditions (5 V) on Page 15  and Operating Conditions (3.3 V) on \nPage 18 .\nThermal Characteristics for MQFP_PQ4 and PBGA \nPackages\nThe ADSP-21060/ADSP-21060L  and ADSP-21062/ADSP-\n21062L are available in 240-le ad thermally enhanced \nMQFP_PQ4 and 225-ball plastic ball grid array packages. The top surface of the thermally en hanced MQFP_PQ4 contains a \nmetal slug from which most of the die heat is dissipated. The \nslug is flush with the top surface of the package. Note that the metal slug is internally connected to GND through the device \nsubstrate.\nBoth packages are specifie d for a case temperature (T\nCASE ). To \nensure that the T CASE  is not exceeded, a heatsink and/or an air-\nflow source may be used. A heatsi nk should be attached with a \nthermal adhesive.\nTCASE = TAMB + (PD \uf0b4 \uf071CA)\nTCASE = Case temperature (measure d on top surface of package)\nTAMB = Ambient temperature \uf0b0C\nPD =Power dissipation in W (t his value depends upon the spe-\ncific application; a method for calculating PD is shown under \nPower Dissipation).\n\uf071CA =Values from Table 37  and Table 38  below.Thermal Characteristics for CQFP Package\nThe ADSP-21060C/ADSP-21060LC ar e available in 240-lead \nthermally enhanced ceramic QF P (CQFP). There are two pack-\nage versions, one with a copper/tungsten heat slug on top of the \npackage (CZ) for air cooling, and one with the heat slug on the \nbottom (CW) for cooling thro ugh the board. The ADSP-2106x \nis specified for a case temperature (T CASE ). To ensure that the \nTCASE  data sheet specification is not exceeded, a heatsink and/or \nan air flow source may be used. A heatsink should be attached \nwith a thermal adhesive.\nTCASE = TAMB + (PD \uf0b4 \uf071CA)\nTCASE = Case temperature (measure d on top surface of package)\nTAMB = Ambient temperature \uf0b0C\nPD = Power dissipation in W (t his value depends upon the spe-\ncific application; a method for calculating PD is shown under \nPower Dissipation).\n\uf071CA =Value from Table 39  below.\nTable 37. Thermal Characteristics for Thermally Enhanced \n240-Lead MQFP_PQ41\n1This represents thermal resistance at total power of 5 W. With airflow, no \nvariance is seen in \uf071CA at 5 W.\n \uf071CA at 0 LFM varies with power:\nat 2 W, \uf071CA = 14°C/W\nat 3 W, \uf071CA = 11°C/W Parameter Airflow (LFM2)\n2LFM = Linear feet per minute of airflow.Typical Unit\n\uf071CA  01 0 ° C / W\n\uf071CA 100 9 °C/W\n\uf071CA 200 8 °C/W\n\uf071CA 400 7 °C/W\n\uf071CA 600 6 °C/W\nTable 38. Thermal Characteristics for BGA\nParameter Airflow (LFM1)\n1LFM = Linear feet per minute of airflow.Typical Unit\n\uf071CA 02 0 . 7 0 ° C / W\n\uf071CA 200 15.30 °C/W\n\uf071CA 400 12.90 °C/WTable 39. Thermal Characteristics for Thermally Enhanced \n240-Lead CQFP1\n1This represents thermal resistance at total power of 5 W. With airflow, no \nvariance is seen in \uf071CA at 5W. \n\uf071CA at 0 LFM varies with power. \nADSP-21060CW/ADSP-21060LCW: at 2 W, \uf071\nCA = 23°C/W\nat 3 W, \uf071CA = 21.5°C/W\nADSP-21060CZ/ADSP-21060LCZ:at 2 W, \uf071\nCA = 24°C/W\nat 3 W, \uf071CA = 21.5°C/W\n\uf071JC = 0.24°C/W for all CQFP models.Parameter Airflow (LFM2)\n2LFM = Linear feet per minute of airflow.Typical Unit\nADSP-21060CW/ADSP-21060LCW\uf071\nCA 0 19.5 °C/W\n\uf071CA 100 16 °C/W\n\uf071CA 200 14 °C/W\n\uf071CA 400 12 °C/W\n\uf071CA 600 10 °C/W\nADSP-21060CZ/ADSP-21060LCZ\n\uf071CA 0 20 °C/W\n\uf071CA 100 16 °C/W\n\uf071CA 200 14 °C/W\n\uf071CA 400 11.5 °C/W\n\uf071CA 600 9.5 °C/W\nRev. H | Page 52 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\n225-BALL PBGA BALL CONFIGURATION\nTable 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)\nBall NameBall \nNumber Ball NameBall \nNumber Ball NameBall \nNumber Ball NameBall \nNumber Ball NameBall \nNumber\nBMS A01 ADDR25 D01 ADDR14 G01 ADDR6 K01 EMU N01\nADDR30 A02 ADDR26 D02 ADDR15 G02 ADDR5 K02 TDO N02DMAR2\nA03 MS2 D03 ADDR16 G03 ADDR3 K03 IRQ0 N03\nDT1 A04 ADDR29 D04 ADDR19 G04 ADDR0 K04 IRQ1 N04\nRCLK1 A05 DMAR1 D05 GND G05 ICSA K05 ID2 N05\nTCLK0 A06 TFS1 D06 V DD G06 GND K06 L5DAT1 N06\nRCLK0 A07 CPA D07 V DD G07 V DD K07 L4CLK N07\nADRCLK A08 HBG D08 V DD G08 V DD K08 L3CLK N08\nCS A09 DMAG2 D09 V DD G09 V DD K09 L3DAT3 N09\nCLKIN A10 BR5 D10 V DD G10 GND K10 L2DAT0 N10\nPAGE A11 BR1 D11 GND G11 GND K11 L1ACK N11\nBR3 A12 DATA40 D12 DATA22 G12 DATA8 K12 L1DAT3 N12\nDATA47 A13 DATA37 D13 DATA25 G13 DATA11 K13 L0DAT3 N13\nDATA44 A14 DATA35 D14 DATA24 G14 DATA13 K14 DATA1 N14\nDATA42 A15 DATA34 D15 DATA23 G15 DATA14 K15 DATA3 N15\nMS0 B01 ADDR21 E01 ADDR12 H01 ADDR2 L01 TRST P01\nSW B02 ADDR22 E02 ADDR11 H02 ADDR1 L02 TMS P02\nADDR31 B03 ADDR24 E03 ADDR13 H03 FLAG0 L03 EBOOT P03\nHBR B04 ADDR27 E04 ADDR10 H04 FLAG3 L04 ID0 P04\nDR1 B05 GND E05 GND H05 RPBA L05 L5CLK P05\nDT0 B06 GND E06 V DD H06 GND L06 L5DAT3 P06\nDR0 B07 GND E07 V DD H07 GND L07 L4DAT0 P07\nREDY B08 GND E08 V DD H08 GND L08 L4DAT3 P08\nRD B09 GND E09 V DD H09 GND L09 L3DAT2 P09\nACK B10 GND E10 V DD H10 GND L10 L2CLK P10\nBR6 B11 NC E11 GND H11 NC L11 L2DAT2 P11\nBR2 B12 DATA33 E12 DATA18 H12 DATA4 L12 L1DAT0 P12\nDATA45 B13 DATA30 E13 DATA19 H13 DATA7 L13 L0ACK P13\nDATA43 B14 DATA32 E14 DATA21 H14 DATA9 L14 L0DAT1 P14DATA39 B15 DATA31 E15 DATA20 H15 DATA10 L15 DATA0 P15\nMS3\nC01 ADDR17 F01 ADDR9 J01 FLAG1 M01 TCK R01\nMS1 C02 ADDR18 F02 ADDR8 J02 FLAG2 M02 IRQ2 R02\nADDR28 C03 ADDR20 F03 ADDR7 J03 TIMEXP M03 RESET R03\nSBTS C04 ADDR23 F04 ADDR4 J04 TDI M04 ID1 R04\nTCLK1 C05 GND F05 GND J05 LBOOT M05 L5DAT0 R05\nRFS1 C06 GND F06 V DD J06 L5ACK M06 L4ACK R06\nTFS0 C07 V DD F07 V DD J07 L5DAT2 M07 L4DAT1 R07\nRFS0 C08 V DD F08 V DD J08 L4DAT2 M08 L3ACK R08\nWR C09 V DD F09 V DD J09 L3DAT0 M09 L3DAT1 R09\nDMAG1 C10 GND F10 V DD J10 L2DAT3 M10 L2ACK R10\nBR4 C11 GND F11 GND J11 L1DAT1 M11 L2DAT1 R11\nDATA46 C12 DATA29 F12 DATA12 J12 L0DAT0 M12 L1CLK R12\nDATA41 C13 DATA26 F13 DATA15 J13 DATA2 M13 L1DAT2 R13\nDATA38 C14 DATA28 F14 DATA16 J14 DATA5 M14 L0CLK R14DATA36 C15 DATA27 F15 DATA17 J15 DATA6 M15 L0DAT2 R15\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 53 of 64 | March 2013Figure 39. ADSP-21060/ADSP-21062 PBGA  Ball Assignments (Top View, Summary)15 14 13 12 11 10 9 8 7 6 5 4 3 2 1\nA\nB\nC\nD\nE\nF\nG\nH\nJK\nL\nM\nN\nP\nRADRCLK BMS ADDR30 DMAR2 DT1 RCLK1 TCLK0 RCLK0 CS CLKIN PAGE BR3 DATA47 DATA44 DATA42\nMS0 SW ADDR31 HBR DR1 DT0 DR0 REDY RD ACK BR6 BR2 DATA45 DATA43 DATA39\nMS3 MS1 ADDR28 SBTS TCLK1 RFS1 TFS0 RFS0 WR DMAG1 BR4 DATA46 DATA41 DATA38 DATA36\nADDR25 ADDR26 MS2 ADDR29 DMAR1 TFS1 CPA HBG DMAG2 BR5 BR1 DATA40 DATA37 DATA35 DATA34\nADDR21 ADDR22 ADDR24 ADDR27 GND GND GND GND GND GND NC DATA33 DATA30 DATA32 DATA31\nADDR17 ADDR18 ADDR20 ADDR23 GND GND VDDVDDVDDGND GND DATA29 DATA26 DATA28 DATA27\nADDR14 ADDR15 ADDR16 ADDR19 GND VDDVDDVDDVDDVDDGND DATA22 DATA25 DATA24 DATA23\nADDR12 ADDR11 ADDR13 ADDR10 GND VDDVDDVDDVDDVDDGND DATA18 DATA19 DATA21 DATA20\nADDR9 ADDR8 ADDR7 ADDR4 GND VDDVDDVDDVDDVDDGND DATA12 DATA15 DATA16 DATA17\nADDR6 ADDR5 ADDR3 ADDR0 ICSA GND VDDVDDVDDGND GND DATA8 DATA11 DATA13 DATA14\nADDR2 ADDR1 FLAG0 FLAG3 RPBA GND GND GND GND GND NC DATA4 DATA7 DATA9 DATA10\nFLAG1 FLAG2 TIMEXP TDI LBOOT L5ACK L5DAT2 L4DAT2 L3DAT0 L2DAT3 L1DAT1 L0DAT0 DATA2 DATA5 DATA6\nEMU TDO IRQ0 IRQ1 ID2 L5DAT1 L4CLK L3CLK L3DAT3 L2DAT0 L1ACK L1DAT3 L0DAT3 DATA1 DATA3\nTRST TMS EBOOT ID0 L5CLK L5DAT3 L4DAT0 L4DAT3 L3DAT2 L2CLK L2DAT2 L1DAT0 L0ACK L0DAT1 DATA0\nTCK IRQ2 RESET ID1 L5DAT0 L4ACK L4DAT1 L3ACK L0DAT2 L0CLK L1DAT2 L1CLK L2DAT1 L2ACK L3DAT1\nRev. H | Page 54 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\n240-LEAD MQFP_PQ4/C QFP PIN CONFIGURATION\nTable 41. ADSP-2106x MQFP_PQ4 and ADSP-21060CZ CQFP Pin Assignments (SP-240-2, QS-240-2A, QS-240-2B)\nPin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No.\nTDI 1 ADDR20 41 TCLK0 81 DATA41 121 DATA14 161 L2DAT0 201TRST\n2 ADDR21 42 TFS0 82 DATA40 122 DATA13 162 L2CLK 202\nVDD 3G N D 43 DR0 83 DATA39 123 DATA12 163 L2ACK 203\nTDO 4 ADDR22 44 RCLK0 84 V DD 124 GND 164 NC 204\nTIMEXP 5 ADDR23 45 RFS0 85 DATA38 125 DATA11 165 V DD 205\nEMU 6A D D R 2 4 4 6 V DD 86 DATA37 126 DATA10 166 L3DAT3 206 \nICSA 7 V DD 47 V DD 87 DATA36 127 DATA9 167 L3DAT2 207\nFLAG3 8 GND 48 GND 88 GND 128 V DD 168 L3DAT1 208\nFLAG2 9 V DD 49 ADRCLK 89 NC 129 DATA8 169 L3DAT0 209\nFLAG1 10 ADDR25 50 REDY 90 DATA35 130 DATA7 170 L3CLK 210F L A G 0 1 1A D D R 2 6 5 1H B G\n91 DATA34 131 DATA6 171 L3ACK 211\nG N D1 2A D D R 2 7 5 2C S 92 DATA33 132 GND 172 GND 212\nADDR0 13 GND 53 RD 93 V DD 133 DATA5 173 L4DAT3 213\nADDR1 14 MS3 54 WR 94 V DD 134 DATA4 174 L4DAT2 214\nVDD 15 MS2 55 GND 95 GND 135 DATA3 175 L4DAT1 215\nADDR2 16 MS1 56 V DD 96 DATA32 136 V DD 176 L4DAT0 216\nADDR3 17 MS0 57 GND 97 DATA31 137 DATA2 177 L4CLK 217\nADDR4 18 SW 58 CLKIN 98 DATA30 138 DATA1 178 L4ACK 218\nGND 19 BMS 59 ACK 99 GND 139 DATA0 179 V DD 219\nA D D R 5 2 0A D D R 2 8 6 0D M A G 2 100 DATA29 140 GND 180 GND 220\nADDR6 21 GND 61 DMAG1 101 DATA28 141 GND 181 V DD 221\nADDR7 22 V DD 62 PAGE 102 DATA27 142 L0DAT3 182 L5DAT3 222\nVDD 23 V DD 63 V DD 103 V DD 143 L0DAT2 183 L5DAT2 223\nA D D R 8 2 4A D D R 2 9 6 4B R 6 104 V DD 144 L0DAT1 184 L5DAT1 224\nA D D R 9 2 5A D D R 3 0 6 5B R 5 105 DATA26 145 L0DAT0 185 L5DAT0 225\nADDR10 26 ADDR31 66 BR4 106 DATA25 146 L0CLK 186 L5CLK 226\nGND 27 GND 67 BR3 107 DATA24 147 L0ACK 187 L5ACK 227\nADDR11 28 SBTS 68 BR2 108 GND 148 V DD 188 GND 228\nADDR12 29 DMAR2 69 BR1 109 DATA23 149 L1DAT3 189 ID2 229\nADDR13 30 DMAR1 70 GND 110 DATA22 150 L1DAT2 190 ID1 230\nVDD 31 HBR 71 V DD 111 DATA21 151 L1DAT1 191 ID0 231\nADDR14 32 DT1 72 GND 112 V DD 152 L1DAT0 192 LBOOT 232\nADDR15 33 TCLK1 73 DATA47 113 DATA20 153 L1CLK 193 RPBA 233GND 34 TFS1 74 DATA46 114 DATA19 154 L1ACK 194 RESET\n234\nADDR16 35 DR1 75 DATA45 115 DATA18 155 GND 195 EBOOT 235ADDR17 36 RCLK1 76 V\nDD 116 GND 156 GND 196 IRQ2 236\nADDR18 37 RFS1 77 DATA44 117 DATA17 157 V DD 197 IRQ1 237\nVDD 38 GND 78 DATA43 118 DATA16 158 L2DAT3 198 IRQ0 238\nVDD 39 CPA 79 DATA42 119 DATA15 159 L2DAT2 199 TCK 239\nADDR19 40 DT0 80 GND 120 V DD 160 L2DAT1 200 TMS 240\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 55 of 64 | March 2013Table 42. ADSP-21060CW/21060LCW CQFP Pin Assignments (QS-240-1A, QS-240-1B)\nPin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No.\nGND 1 DATA29 41 DMAG2 81 ADDR28 121 ADDR5 161 GND 201\nDATA0 2 GND 42 ACK 82 BMS 122 GND 162 V DD 202\nDATA1 3 DATA30 43 CLKIN 83 SW 123 ADDR4 163 L4ACK 203\nDATA2 4 DATA31 44 GND 84 MS0 124 ADDR3 164 L4CLK 204\nVDD 5D A T A 3 2 4 5 V DD 85 MS1 125 ADDR2 165 L4DAT0 205\nDATA3 6 GND 46 GND 86 MS2 126 V DD 166 L4DAT1 206 \nDATA4 7 V DD 47 WR 87 MS3 127 ADDR1 167 L4DAT2 207\nDATA5 8 V DD 48 RD 88 GND 128 ADDR0 168 L4DAT3 208\nGND 9 DATA33 49 CS 89 ADDR27 129 GND 169 GND 209\nD A T A 6 1 0D A T A 3 4 5 0H B G 90 ADDR26 130 FLAG0 170 L3ACK 210\nDATA7 11 DATA35 51 REDY 91 ADDR25 131 FLAG1 171 L3CLK 211D A T A 8 1 2N C 5 2A D R C L K 9 2V\nDD 132 FLAG2 172 L3DAT0 212\nVDD 13 GND 53 GND 93 GND 133 FLAG3 173 L3DAT1 213\nD A T A 9 1 4D A T A 3 6 5 4V DD 94 V DD 134 ICSA 174 L3DAT2 214\nDATA10 15 DATA37 55 V DD 95 ADDR24 135 EMU 175 L3DAT3 215\nDATA11 16 DATA38 56 RFS0 96 ADDR23 136 TIMEXP 176 V DD 216\nGND 17 V DD 57 RCLK0 97 ADDR22 137 TDO 177 NC 217\nDATA12 18 DATA39 58 DR0 98 GND 138 V DD 178 L2ACK 218\nDATA13 19 DATA40 59 TFS0 99 ADDR21 139 TRST 179 L2CLK 219\nDATA14 20 DATA41 60 TCLK0 100 ADDR20 140 TDI 180 L2DAT0 220V\nDD 21 GND 61 DT0 101 ADDR19 141 TMS 181 L2DAT1 221\nDATA15 22 DATA42 62 CPA 102 V DD 142 TCK 182 L2DAT2 222\nDATA16 23 DATA43 63 GND 103 V DD 143 IRQ0 183 L2DAT3 223\nDATA17 24 DATA44 64 RFS1 104 ADDR18 144 IRQ1 184 V DD 224\nGND 25 V DD 65 RCLK1 105 ADDR17 145 IRQ2 185 GND 225\nDATA18 26 DATA45 66 DR1 106 ADDR16 146 EBOOT 186 GND 226DATA19 27 DATA46 67 TFS1 107 GND 147 RESET\n187 L1ACK 227\nDATA20 28 DATA47 68 TCLK1 108 ADDR15 148 RPBA 188 L1CLK 228\nVDD 29 GND 69 DT1 109 ADDR14 149 LBOOT 189 L1DAT0 229\nDATA21 30 V DD 70 HBR 110 V DD 150 ID0 190 L1DAT1 230\nDATA22 31 GND 71 DMAR1 111 ADDR13 151 ID1 191 L1DAT2 231\nDATA23 32 BR1 72 DMAR2 112 ADDR12 152 ID2 192 L1DAT3 232\nGND 33 BR2 73 SBTS 113 ADDR11 153 GND 193 V DD 233\nDATA24 34 BR3 74 GND 114 GND 154 L5ACK 194 L0ACK 234\nDATA25 35 BR4 75 ADDR31 115 ADDR10 155 L5CLK 195 L0CLK 235\nDATA26 36 BR5 76 ADDR30 116 ADDR9 156 L5DAT0 196 L0DAT0 236\nVDD 37 BR6 77 ADDR29 117 ADDR8 157 L5DAT1 197 L0DAT1 237\nVDD 38 V DD 78 V DD 118 V DD 158 L5DAT2 198 L0DAT2 238\nDATA27 39 PAGE 79 V DD 119 ADDR7 159 L5DAT3 199 L0DAT3 239\nDATA28 40 DMAG1 80 GND 120 ADDR6 160 V DD 200 GND 240\nRev. H | Page 56 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nOUTLINE DIMENSIONS\nFigure 40. 225-Ball Plastic Ball Grid Array [PBGA]\n(B-225-2)\nDimensions shown in millimetersCOMPLIANT TO JEDEC STANDARDS MS-034-AAJ-22.70 MAX1.27\nBSC18.00\nBSC SQA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR151413121110987654231\nTOP VIEW\n1.30\n1.201.10\n0.15 MAX\nCOPLANARITY0.70\n0.600.50DETAIL A\n0.900.750.60\nBALL DIAMETERBOTTOM VIEW\nDETAIL AA1 CORNER\nINDEX AREA\n20.10\n20.00 SQ19.9023.2023.00 SQ22.80\nBALL A1\nINDICATOR\n0.50 R 3 PLACES\nSEATING\nPLANE\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 57 of 64 | March 2013Figure 41. 240-Lead Metric Quad  Flat Package, Thermally En hanced “PowerQuad” [MQFP_PQ4]\n(SP-240-2)\nDimensions shown in millimetersCOMPLIANT WITH JEDEC STANDARDS MS-029-GA 0.66\n0.560.464.103.783.55\nSEATING\nPLANE\nVIEW A\n0.38\n0.250.200.09\n0.076\nCOPLANARITY3.50\n3.403.30\n7°\n0°\nVIEW A\nROTATED 90° CCW1240 181\n180\n121\n120 6160PIN 1 \nHEAT SLUG\nTOP VIEW\n(PINS DOWN)34.60 BSC\nSQ\n29.50 REF\nSQ\n32.00 BSC \nSQ\n3.92 × 45° \n(4 PLACES)24.00 REF\nSQ\n0.27 MAX\n0.17 MIN0.50\nBSC\nLEAD PITCH\nRev. H | Page 58 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 42. 240-Lead Ceramic Quad Flat Package, Heat Slug Up [CQFP]\n(QS-240-2A)\nDimensions shown in millimeters32.00 BSC SQ\n1\n60\n61 120121180240 18136.60\n36.13 SQ35.65\n28.0527.80 SQ27.55\n0.50 BSC3.703.222.75\n0.900.750.600.230.200.17  7°\n-3°180181\n1240\n120121 60\n61\n19.00\n REF SQBOTTOM VIEW\n(PINS UP)\nHEAT SLUG\nNOTES:\n1. LEAD FINISH = GOLD PLATE2. LEAD SWEEP/LEAD OFFSET = 0.013mm MAX    (Sweep and/or Offset can be used as the controlling dimension).LIDSEAL RING\nTOP VIEW\n(PINS DOWN)PIN 1\nINDICATOR\n4.30\n3.622.95\n0.600.400.20VIEW A\n0.1750.1560.1371.70\n0.350.300.250.15\n0.180\n0.1550.130\n2.06 REFLEAD THICKNESS0.15\nVIEW A\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 59 of 64 | March 2013Figure 43. 240-Lead Ceramic Quad Flat Package, Mounte d with Cavity Down [CQFP]\n(QS-240-2B)\nDimensions shown in millimeters65.90\nBSC\n75.50 BSC SQ121\n180\n181 240160120 61\nINDEX 1\nGOLDPLATED29.50 BSC\nTOP VIEW75.00 BSC SQ2.60\n2.552.50 \n3.603.553.50\n29.50\nBSC\n1\n240 181180121120\nBOTTOM VIEW\nHEAT SLUG6061\nINDEX 2\n1.50 DIA\nNO GOLD\nNONCONDUCTIVECERAMIC TIE BAR\n70.00 BSC SQ2.05  \nSIDE VIEW0.50 \n0.90\n0.800.703.423.172.92 1.22 (4 ×)16.50 (8 ×)\nLIDSEAL RING\nRev. H | Page 60 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nFigure 44. 240-Lead Cerami c Quad Flat Package, Heat Slug Down [CQFP]\n(QS-240-1A)\nDimensions shown in millimeters32.00 BSC SQ\n1\n60\n61 120121180240\nLIDSEAL RING\nTOP VIEW\n(PINS DOWN)18136.60\n36.13 SQ35.65\n28.0527.80 SQ27.55\n0.50 BSC3.703.222.75\n0.900.750.600.230.200.17  7°\n-3°19.00\n REF SQ\n180181\n1240\n120121 60\n61BOTTOM VIEW\n(PINS UP)\nHEAT SLUG\nNOTES:\n1. LEAD FINISH = GOLD PLATE2. LEAD SWEEP/LEAD OFFSET = 0.013mm MAX    (Sweep and/or Offset can be used as the controlling dimension).1.70\n0.35\n0.300.250.15\n0.180\n0.1550.130\n2.06 REFLEAD THICKNESS0.15PIN 1\nINDICATOR\n4.20\n3.522.85\n0.500.300.10VIEW A\nVIEW A0.1750.1560.137\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 61 of 64 | March 2013SURFACE-MOUNT DESIGN\nTable 43  is provided as an aide to PCB design. For industry-\nstandard design recommendations, refer to IPC-7351, Generic \nRequirements for Surface-Mount Design and Land Pattern Standard .Figure 45. 240-Lead Ceramic Quad Flat Package, Mounted with Cavity Up [CQFP]\n(QS-240-1B)\nDimensions shown in millimeters65.90\nBSC\n75.50 BSC SQ121\n180\n181 240160120 61\nINDEX 1\nGOLDPLATED29.50 BSC\nLIDSEAL RING\nTOP VIEW75.00 BSC SQ2.60\n2.552.50 \n3.603.553.50\n29.50\nBSC\n1\n240 181180121120\nBOTTOM VIEW\nHEAT SLUG6061\nINDEX 2\n2.00 DIA\nNO GOLD\nNONCONDUCTIVECERAMIC TIE BAR\n70.00 BSC SQ2.05  \nSIDE VIEW0.50 \n0.90\n0.800.703.423.172.92 1.22 (4 ×)16.50 (8 ×)\nTable 43. BGA Data for Use with Surface-Mount Design\nPackage Ball Attach Type Solder Mask Opening Ball Pad Size\n225-Ball Grid Array (PBGA) Solder Mask Defined 0.63 mm diameter 0.76 mm diameter\nRev. H | Page 62 of 64 | March 2013ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nORDERING GUIDE\nModel NotesTemperature \nRangeInstruction \nRateOn-Chip \nSRAMOperating \nVoltage Package DescriptionPackage \nOption\nASDP-21060CZ-1331, 2\n1Model refers to package with fo rmed leads. For model numbers of  unformed lead versions (QS-240 -1B, QS-240-2B), contact Analog D evices or an Analog Devices sales \nrepresentative.\n2RoHS compliant part.–40\uf0b0C to +100 \uf0b0C 33 MHz 4M Bit 5 V 240-Lead CQFP [Heat Slug Up] QS-240-2A\nASDP-21060CZ-1601, 2–40\uf0b0C to +100 \uf0b0C 40 MHz 4M Bit 5 V 240-Lead CQFP [Heat Slug Up] QS-240-2A\nASDP-21060CW-1331, 2–40\uf0b0C to +100 \uf0b0C 33 MHz 4M Bit 5 V 240-Lead CQFP [Heat Slug Down] QS-240-1A\nASDP-21060CW-1601, 2–40\uf0b0C to +100 \uf0b0C 40 MHz 4M Bit 5 V 240-Lead CQFP [Heat Slug Down] QS-240-1A\nADSP-21060KS-133 0 \uf0b0C to 85\uf0b0C 33 MHz 4M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060KSZ-13320\uf0b0C to 85\uf0b0C 33 MHz 4M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060KS-160 0 \uf0b0C to 85\uf0b0C 40 MHz 4M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060KSZ-16020\uf0b0C to 85\uf0b0C 40 MHz 4M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060KB-160 0 \uf0b0C to 85\uf0b0C 40 MHz 4M Bit 5 V 225-Ball PBGA B-225-2\nADSP-21060KBZ-16020\uf0b0C to 85\uf0b0C 40 MHz 4M Bit 5 V 225-Ball PBGA B-225-2\nADSP-21060LKSZ-13320\uf0b0C to 85\uf0b0C 33 MHz 4M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060LKS-160 0 \uf0b0C to 85\uf0b0C 40 MHz 4M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060LKSZ-16020\uf0b0C to 85\uf0b0C 40 MHz 4M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060LKB-160 0 \uf0b0C to 85\uf0b0C 40 MHz 4M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21060LAB-160 –40 \uf0b0C to +85\uf0b0C 40 MHz 4M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21060LABZ-1602–40\uf0b0C to +85\uf0b0C 40 MHz 4M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21060LCB-133 –40 \uf0b0C to +100 \uf0b0C 33 MHz 4M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21060LCBZ-1332–40\uf0b0C to +100 \uf0b0C 33 MHz 4M Bit 3.3 V 225-Ball PBGA B-225-2\nASDP-21060LCW-1601, 2–40\uf0b0C to +100 \uf0b0C 40 MHz 4M Bit 3.3 V 240-Lead CQFP [Heat Slug Down] QS-240-1A\nADSP-21062KS-133 0 \uf0b0C to 85\uf0b0C 33 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062KSZ-13320\uf0b0C to 85\uf0b0C 33 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062KS-160 0 \uf0b0C to 85\uf0b0C 40 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062KSZ-16020\uf0b0C to 85\uf0b0C 40 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062KB-160 0 \uf0b0C to 85\uf0b0C 40 MHz 2M Bit 5 V 225-Ball PBGA B-225-2\nADSP-21062KBZ-16020\uf0b0C to 85\uf0b0C 40 MHz 2M Bit 5 V 225-Ball PBGA B-225-2\nADSP-21062CS-160 –40 \uf0b0C to +100 \uf0b0C 40 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062CSZ-1602–40\uf0b0C to +100 \uf0b0C 40 MHz 2M Bit 5 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062LKSZ-13320\uf0b0C to 85\uf0b0C 33 MHz 2M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062LKS-160 0 \uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062LKSZ-16020\uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062LKB-160 0 \uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21062LKBZ-16020\uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21062LAB-160 –40 \uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21062LABZ-1602–40\uf0b0C to 85\uf0b0C 40 MHz 2M Bit 3.3 V 225-Ball PBGA B-225-2\nADSP-21062LCS-160 –40 \uf0b0C to +100 \uf0b0C 40 MHz 2M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21062LCSZ-1602–40\uf0b0C to +100 \uf0b0C 40 MHz 2M Bit 3.3 V 240-Lead MQFP_PQ4 SP-240-2\nADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\nRev. H | Page 63 of 64 | March 2013\nRev. H | Page 64 of 64 | March 2013©2013 Analog Devices, Inc. All rights reserved. Trademarks and\nregistered trademarks are the property of their respective owners.\nD00167-0-3/13(H)ADSP-21060 /ADSP-21060L /ADSP-21062 /ADSP-21062L /ADSP-21060C /ADSP-21060LC\n"}]
!==============================================================================!
### Component Summary: ADSP-21060CZ-160

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 5 V (for ADSP-21060)
  - Operating Voltage: 3.3 V (for ADSP-21060L)
  
- **Current Ratings**: 
  - Supply Current (Internal) at 5 V: 
    - Peak: 745 mA
    - High Activity: 575 mA
    - Low Activity: 340 mA
    - Idle: 200 mA
  - Supply Current (Internal) at 3.3 V: 
    - Peak: 540 mA
    - High Activity: 425 mA
    - Low Activity: 250 mA
    - Idle: 180 mA

- **Power Consumption**: 
  - Internal Power Dissipation (5 V): Varies based on activity; maximum 745 mA under peak conditions.
  - External Power Dissipation: Calculated based on output pin switching and load capacitance.

- **Operating Temperature Range**: 
  - ADSP-21060: -40°C to +100°C
  - ADSP-21060L: -40°C to +85°C

- **Package Type**: 
  - 240-lead thermally enhanced MQFP_PQ4
  - 225-ball plastic ball grid array (PBGA)
  - 240-lead hermetic CQFP package

- **Special Features**: 
  - 40 MIPS performance with a 25 ns instruction cycle time.
  - Integrated dual-ported on-chip SRAM (4M bits).
  - Supports IEEE floating-point computation.
  - Multiprocessing capabilities with glueless connection for scalable DSP systems.
  - JTAG Test Access Port for debugging and emulation.

- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E: Level 1 (no dry pack required).

#### Description:
The **ADSP-21060CZ-160** is a high-performance digital signal processor (DSP) from Analog Devices, part of the SHARC family. It features a Super Harvard Architecture, allowing for efficient data processing with dual data fetch capabilities. The processor is designed for applications requiring high-speed computations, such as communications, graphics, and imaging.

#### Typical Applications:
- **Signal Processing**: Used in applications that require real-time processing of audio, video, and other signals.
- **Communications**: Ideal for systems that need to handle complex algorithms for data transmission and reception.
- **Graphics Processing**: Suitable for applications in graphics rendering and image processing.
- **Embedded Systems**: Commonly used in embedded systems where high computational power is required in a compact form factor.

This DSP is particularly well-suited for applications that demand high throughput and low latency, making it a popular choice in advanced digital signal processing tasks.