// Seed: 1622476472
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3
);
  assign id_3 = ~-1;
endmodule
module module_1 #(
    parameter id_14 = 32'd61
) (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    output wor id_13,
    input supply1 _id_14,
    output tri0 id_15,
    output supply0 id_16
);
  parameter id_18 = 1;
  logic id_19;
  ;
  assign id_16 = -1;
  logic id_20 [id_14 : 1];
  logic id_21;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6,
      id_13
  );
  assign modCall_1.id_2 = 0;
  logic id_22;
endmodule
