Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 16 12:57:44 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                64          
TIMING-18  Warning   Missing input or output delay  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                46607        0.012        0.000                      0                46607        4.500        0.000                       0                 23916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.003        0.000                      0                46607        0.012        0.000                      0                46607        4.500        0.000                       0                 23916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 4.973ns (49.895%)  route 4.994ns (50.105%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.739     5.120    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X89Y44         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y44         FDCE (Prop_fdce_C_Q)         0.456     5.576 r  genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/Q
                         net (fo=1, routed)           0.575     6.151    genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1]_repN
    SLICE_X88Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.275 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_55__14/O
                         net (fo=1, routed)           0.000     6.275    genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_55__14_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__14/CO[3]
                         net (fo=1, routed)           0.000     6.825    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__14_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.159 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__14/O[1]
                         net (fo=7, routed)           0.716     7.874    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__14_n_6
    SLICE_X91Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.177 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_235__14/O
                         net (fo=1, routed)           0.000     8.177    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_235__14_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.727 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__14/CO[3]
                         net (fo=1, routed)           0.000     8.727    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__14_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.966 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__14/O[2]
                         net (fo=4, routed)           0.780     9.746    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__14_n_5
    SLICE_X89Y41         LUT6 (Prop_lut6_I4_O)        0.302    10.048 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_73__14/O
                         net (fo=2, routed)           0.898    10.946    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_73__14_n_0
    SLICE_X93Y44         LUT3 (Prop_lut3_I2_O)        0.153    11.099 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_43__14/O
                         net (fo=2, routed)           0.597    11.696    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_43__14_n_0
    SLICE_X94Y42         LUT6 (Prop_lut6_I0_O)        0.327    12.023 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_23__14/O
                         net (fo=1, routed)           0.000    12.023    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_23__14_n_0
    SLICE_X94Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    12.237 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_9__14/O
                         net (fo=1, routed)           0.486    12.722    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_9__14_n_0
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.297    13.019 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_3__14/O
                         net (fo=1, routed)           0.000    13.019    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_3__14_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.395    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__14_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.512 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.512    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__14_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.629 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.629    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__14_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.848 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__14/O[0]
                         net (fo=1, routed)           0.943    14.791    genblk1[15].u_lstm_unit/u_mac/in8[20]
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.295    15.086 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[20]_i_1__14/O
                         net (fo=1, routed)           0.000    15.086    genblk1[15].u_lstm_unit/u_mac/accu_bf[20]_i_1__14_n_0
    SLICE_X89Y42         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.562    14.599    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X89Y42         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[20]/C
                         clock pessimism              0.494    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X89Y42         FDCE (Setup_fdce_C_D)        0.031    15.089    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 5.338ns (53.628%)  route 4.616ns (46.372%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.640     5.021    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     5.499 r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/Q
                         net (fo=12, routed)          0.737     6.236    genblk1[5].u_lstm_unit/u_mac/weights_bf_1[2]
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.301     6.537 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4/O
                         net (fo=1, routed)           0.000     6.537    genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4/CO[3]
                         net (fo=1, routed)           0.000     6.935    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4/O[1]
                         net (fo=7, routed)           0.593     7.862    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4_n_6
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     8.561 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.678 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4/CO[3]
                         net (fo=1, routed)           0.000     8.678    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4/CO[3]
                         net (fo=1, routed)           0.009     8.804    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.023 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4/O[0]
                         net (fo=2, routed)           0.641     9.664    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4_n_7
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.289     9.953 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4/O
                         net (fo=4, routed)           0.845    10.798    genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.326    11.124 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4/O
                         net (fo=2, routed)           0.588    11.712    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4/O
                         net (fo=1, routed)           0.000    11.836    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4_n_0
    SLICE_X39Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    12.081 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4/O
                         net (fo=1, routed)           0.595    12.676    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.298    12.974 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4/O
                         net (fo=1, routed)           0.000    12.974    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.524    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.638 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.638    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.752 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009    13.761    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.074 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__4/O[3]
                         net (fo=1, routed)           0.598    14.672    genblk1[5].u_lstm_unit/u_mac/in8[31]
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.302    14.974 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[31]_i_2__4/O
                         net (fo=1, routed)           0.000    14.974    genblk1[5].u_lstm_unit/u_mac/accu_bf[31]_i_2__4_n_0
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.461    14.498    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X45Y75         FDCE (Setup_fdce_C_D)        0.075    14.995    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 5.224ns (51.933%)  route 4.835ns (48.067%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.739     5.120    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X89Y44         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y44         FDCE (Prop_fdce_C_Q)         0.456     5.576 r  genblk1[15].u_lstm_unit/u_mac/weights_bf_2_reg[1]_replica/Q
                         net (fo=1, routed)           0.575     6.151    genblk1[15].u_lstm_unit/u_mac/weights_bf_2[1]_repN
    SLICE_X88Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.275 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_55__14/O
                         net (fo=1, routed)           0.000     6.275    genblk1[15].u_lstm_unit/u_mac/accu_bf[3]_i_55__14_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__14/CO[3]
                         net (fo=1, routed)           0.000     6.825    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__14_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.159 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__14/O[1]
                         net (fo=7, routed)           0.716     7.874    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__14_n_6
    SLICE_X91Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.177 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_235__14/O
                         net (fo=1, routed)           0.000     8.177    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_235__14_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.727 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__14/CO[3]
                         net (fo=1, routed)           0.000     8.727    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__14_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.966 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__14/O[2]
                         net (fo=4, routed)           0.780     9.746    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__14_n_5
    SLICE_X89Y41         LUT6 (Prop_lut6_I4_O)        0.302    10.048 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_73__14/O
                         net (fo=2, routed)           0.898    10.946    genblk1[15].u_lstm_unit/u_mac/accu_bf[15]_i_73__14_n_0
    SLICE_X93Y44         LUT3 (Prop_lut3_I2_O)        0.153    11.099 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_43__14/O
                         net (fo=2, routed)           0.597    11.696    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_43__14_n_0
    SLICE_X94Y42         LUT6 (Prop_lut6_I0_O)        0.327    12.023 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_23__14/O
                         net (fo=1, routed)           0.000    12.023    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_23__14_n_0
    SLICE_X94Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    12.237 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_9__14/O
                         net (fo=1, routed)           0.486    12.722    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_9__14_n_0
    SLICE_X90Y42         LUT6 (Prop_lut6_I4_O)        0.297    13.019 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_3__14/O
                         net (fo=1, routed)           0.000    13.019    genblk1[15].u_lstm_unit/u_mac/accu_bf[11]_i_3__14_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.395    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[11]_i_2__14_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.512 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.512    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__14_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.629 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.629    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__14_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.746    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__14_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.061 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__14/O[3]
                         net (fo=1, routed)           0.784    14.846    genblk1[15].u_lstm_unit/u_mac/in8[27]
    SLICE_X90Y48         LUT2 (Prop_lut2_I1_O)        0.333    15.179 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_1__14/O
                         net (fo=1, routed)           0.000    15.179    genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_1__14_n_0
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.623    14.660    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]/C
                         clock pessimism              0.458    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X90Y48         FDCE (Setup_fdce_C_D)        0.118    15.201    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 5.360ns (54.221%)  route 4.525ns (45.779%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.640     5.021    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     5.499 r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/Q
                         net (fo=12, routed)          0.737     6.236    genblk1[5].u_lstm_unit/u_mac/weights_bf_1[2]
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.301     6.537 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4/O
                         net (fo=1, routed)           0.000     6.537    genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4/CO[3]
                         net (fo=1, routed)           0.000     6.935    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4/O[1]
                         net (fo=7, routed)           0.593     7.862    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4_n_6
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     8.561 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.678 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4/CO[3]
                         net (fo=1, routed)           0.000     8.678    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4/CO[3]
                         net (fo=1, routed)           0.009     8.804    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.023 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4/O[0]
                         net (fo=2, routed)           0.641     9.664    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4_n_7
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.289     9.953 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4/O
                         net (fo=4, routed)           0.845    10.798    genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.326    11.124 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4/O
                         net (fo=2, routed)           0.588    11.712    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4/O
                         net (fo=1, routed)           0.000    11.836    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4_n_0
    SLICE_X39Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    12.081 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4/O
                         net (fo=1, routed)           0.595    12.676    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.298    12.974 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4/O
                         net (fo=1, routed)           0.000    12.974    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.524    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.638 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.638    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.752 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009    13.761    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.095 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__4/O[1]
                         net (fo=1, routed)           0.508    14.603    genblk1[5].u_lstm_unit/u_mac/in8[29]
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.303    14.906 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[29]_i_1__4/O
                         net (fo=1, routed)           0.000    14.906    genblk1[5].u_lstm_unit/u_mac/accu_bf[29]_i_1__4_n_0
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.461    14.498    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X45Y75         FDCE (Setup_fdce_C_D)        0.031    14.951    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 5.244ns (53.050%)  route 4.641ns (46.950%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.021ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.640     5.021    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.478     5.499 r  genblk1[5].u_lstm_unit/u_mac/weights_bf_1_reg[2]/Q
                         net (fo=12, routed)          0.737     6.236    genblk1[5].u_lstm_unit/u_mac/weights_bf_1[2]
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.301     6.537 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4/O
                         net (fo=1, routed)           0.000     6.537    genblk1[5].u_lstm_unit/u_mac/accu_bf[3]_i_54__4_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4/CO[3]
                         net (fo=1, routed)           0.000     6.935    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4/O[1]
                         net (fo=7, routed)           0.593     7.862    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__4_n_6
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     8.561 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_154__4_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.678 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4/CO[3]
                         net (fo=1, routed)           0.000     8.678    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__4_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4/CO[3]
                         net (fo=1, routed)           0.009     8.804    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__4_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.023 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4/O[0]
                         net (fo=2, routed)           0.641     9.664    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__4_n_7
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.289     9.953 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4/O
                         net (fo=4, routed)           0.845    10.798    genblk1[5].u_lstm_unit/u_mac/accu_bf[23]_i_65__4_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.326    11.124 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4/O
                         net (fo=2, routed)           0.588    11.712    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_55__4_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4/O
                         net (fo=1, routed)           0.000    11.836    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_33__4_n_0
    SLICE_X39Y73         MUXF7 (Prop_muxf7_I1_O)      0.245    12.081 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4/O
                         net (fo=1, routed)           0.595    12.676    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_15__4_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.298    12.974 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4/O
                         net (fo=1, routed)           0.000    12.974    genblk1[5].u_lstm_unit/u_mac/accu_bf[19]_i_5__4_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.524 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.524    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__4_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.638 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.638    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.752 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009    13.761    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__4_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.983 r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__4/O[0]
                         net (fo=1, routed)           0.624    14.606    genblk1[5].u_lstm_unit/u_mac/in8[28]
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.299    14.905 r  genblk1[5].u_lstm_unit/u_mac/accu_bf[28]_i_1__4/O
                         net (fo=1, routed)           0.000    14.905    genblk1[5].u_lstm_unit/u_mac/accu_bf[28]_i_1__4_n_0
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.461    14.498    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X45Y75         FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[28]/C
                         clock pessimism              0.458    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X45Y75         FDCE (Setup_fdce_C_D)        0.031    14.951    genblk1[5].u_lstm_unit/u_mac/accu_bf_reg[28]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 5.001ns (50.079%)  route 4.985ns (49.921%))
  Logic Levels:           16  (CARRY4=8 LUT2=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.739     5.120    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X87Y45         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDCE (Prop_fdce_C_Q)         0.419     5.539 r  genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/Q
                         net (fo=96, routed)          0.764     6.303    genblk1[15].u_lstm_unit/u_mac/data_in_bf_1[8]
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.296     6.599 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_256__14/O
                         net (fo=1, routed)           0.000     6.599    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_256__14_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.131 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__14/CO[3]
                         net (fo=1, routed)           0.000     7.131    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__14_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_163__14/O[1]
                         net (fo=5, routed)           0.701     8.166    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_163__14_n_6
    SLICE_X91Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.469 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_243__14/O
                         net (fo=1, routed)           0.000     8.469    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_243__14_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.019 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__14/CO[3]
                         net (fo=1, routed)           0.000     9.019    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__14_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__14/CO[3]
                         net (fo=1, routed)           0.000     9.133    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__14_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_155__14/CO[3]
                         net (fo=1, routed)           0.000     9.247    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_155__14_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.486 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_153__14/O[2]
                         net (fo=1, routed)           0.891    10.377    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_153__14_n_5
    SLICE_X86Y42         LUT6 (Prop_lut6_I5_O)        0.302    10.679 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_109__14/O
                         net (fo=3, routed)           0.756    11.435    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_109__14_n_0
    SLICE_X92Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.559 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_43__14/O
                         net (fo=2, routed)           0.809    12.368    genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_43__14_n_0
    SLICE_X92Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.492 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_23__14/O
                         net (fo=1, routed)           0.000    12.492    genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_23__14_n_0
    SLICE_X92Y46         MUXF7 (Prop_muxf7_I1_O)      0.247    12.739 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_9__14/O
                         net (fo=1, routed)           0.453    13.192    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_9__14_n_0
    SLICE_X90Y46         LUT6 (Prop_lut6_I4_O)        0.298    13.490 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_3__14/O
                         net (fo=1, routed)           0.000    13.490    genblk1[15].u_lstm_unit/u_mac/accu_bf[27]_i_3__14_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.866 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.866    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__14_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.189 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__14/O[1]
                         net (fo=1, routed)           0.611    14.800    genblk1[15].u_lstm_unit/u_mac/in8[29]
    SLICE_X90Y48         LUT2 (Prop_lut2_I1_O)        0.306    15.106 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[29]_i_1__14/O
                         net (fo=1, routed)           0.000    15.106    genblk1[15].u_lstm_unit/u_mac/accu_bf[29]_i_1__14_n_0
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.623    14.660    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]/C
                         clock pessimism              0.458    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X90Y48         FDCE (Setup_fdce_C_D)        0.079    15.162    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[29]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 4.620ns (46.112%)  route 5.399ns (53.888%))
  Logic Levels:           15  (CARRY4=7 LUT2=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.739     5.120    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X87Y45         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDCE (Prop_fdce_C_Q)         0.419     5.539 r  genblk1[15].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/Q
                         net (fo=96, routed)          0.764     6.303    genblk1[15].u_lstm_unit/u_mac/data_in_bf_1[8]
    SLICE_X88Y45         LUT2 (Prop_lut2_I1_O)        0.296     6.599 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_256__14/O
                         net (fo=1, routed)           0.000     6.599    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_256__14_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.131 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__14/CO[3]
                         net (fo=1, routed)           0.000     7.131    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__14_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_163__14/O[1]
                         net (fo=5, routed)           0.701     8.166    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_163__14_n_6
    SLICE_X91Y46         LUT2 (Prop_lut2_I0_O)        0.303     8.469 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_243__14/O
                         net (fo=1, routed)           0.000     8.469    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_243__14_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.019 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__14/CO[3]
                         net (fo=1, routed)           0.000     9.019    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__14_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__14/CO[3]
                         net (fo=1, routed)           0.000     9.133    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_151__14_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_155__14/CO[3]
                         net (fo=1, routed)           0.000     9.247    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_155__14_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_153__14/O[1]
                         net (fo=1, routed)           0.947    10.528    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_153__14_n_6
    SLICE_X87Y46         LUT6 (Prop_lut6_I5_O)        0.303    10.831 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_111__14/O
                         net (fo=4, routed)           1.003    11.834    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_111__14_n_0
    SLICE_X88Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.958 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_65__14/O
                         net (fo=1, routed)           0.645    12.604    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_65__14_n_0
    SLICE_X89Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.728 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_39__14/O
                         net (fo=1, routed)           0.000    12.728    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_39__14_n_0
    SLICE_X89Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    12.945 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_22__14/O
                         net (fo=1, routed)           0.766    13.711    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_22__14_n_0
    SLICE_X90Y47         LUT6 (Prop_lut6_I4_O)        0.299    14.010 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_8__14/O
                         net (fo=1, routed)           0.000    14.010    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_8__14_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.265 r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__14/O[3]
                         net (fo=1, routed)           0.572    14.837    genblk1[15].u_lstm_unit/u_mac/in8[31]
    SLICE_X90Y48         LUT2 (Prop_lut2_I1_O)        0.302    15.139 r  genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_2__14/O
                         net (fo=1, routed)           0.000    15.139    genblk1[15].u_lstm_unit/u_mac/accu_bf[31]_i_2__14_n_0
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.623    14.660    genblk1[15].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X90Y48         FDCE                                         r  genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X90Y48         FDCE (Setup_fdce_C_D)        0.118    15.201    genblk1[15].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 4.923ns (49.648%)  route 4.993ns (50.352%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 14.577 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.714     5.095    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X65Y92         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.456     5.551 r  genblk1[2].u_lstm_unit/u_mac/weights_bf_2_reg[0]/Q
                         net (fo=13, routed)          0.637     6.188    genblk1[2].u_lstm_unit/u_mac/weights_bf_2[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[3]_i_56__1/O
                         net (fo=1, routed)           0.000     6.312    genblk1[2].u_lstm_unit/u_mac/accu_bf[3]_i_56__1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.825 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__1/CO[3]
                         net (fo=1, routed)           0.000     6.825    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[3]_i_48__1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.942 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__1/CO[3]
                         net (fo=1, routed)           0.000     6.942    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.265 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__1/O[1]
                         net (fo=6, routed)           0.704     7.969    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__1_n_6
    SLICE_X64Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     8.658 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__1/CO[3]
                         net (fo=1, routed)           0.000     8.658    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.880 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__1/O[0]
                         net (fo=3, routed)           0.707     9.587    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__1_n_7
    SLICE_X61Y97         LUT4 (Prop_lut4_I2_O)        0.299     9.886 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[19]_i_65__1/O
                         net (fo=4, routed)           0.943    10.828    genblk1[2].u_lstm_unit/u_mac/accu_bf[19]_i_65__1_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.952 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_43__1/O
                         net (fo=2, routed)           0.772    11.724    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_43__1_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.848 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.848    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_23__1_n_0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I1_O)      0.247    12.095 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_9__1/O
                         net (fo=1, routed)           0.595    12.690    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_9__1_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.298    12.988 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_3__1/O
                         net (fo=1, routed)           0.000    12.988    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_3__1_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.389 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.389    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.503    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.617    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.731 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.731    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.044 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__1/O[3]
                         net (fo=1, routed)           0.635    14.679    genblk1[2].u_lstm_unit/u_mac/in8[31]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.331    15.010 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_2__1/O
                         net (fo=1, routed)           0.000    15.010    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_2__1_n_0
    SLICE_X63Y95         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.540    14.577    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]/C
                         clock pessimism              0.458    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X63Y95         FDCE (Setup_fdce_C_D)        0.075    15.074    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 4.555ns (46.010%)  route 5.345ns (53.990%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 14.574 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.711     5.092    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.478     5.570 r  genblk1[2].u_lstm_unit/u_mac/data_in_bf_1_reg[8]/Q
                         net (fo=96, routed)          0.852     6.421    genblk1[2].u_lstm_unit/u_mac/data_in_bf_1[8]
    SLICE_X62Y94         LUT2 (Prop_lut2_I1_O)        0.301     6.722 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_255__1/O
                         net (fo=1, routed)           0.000     6.722    genblk1[2].u_lstm_unit/u_mac/accu_bf[31]_i_255__1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__1/O[2]
                         net (fo=6, routed)           0.816     8.116    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__1_n_5
    SLICE_X64Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     8.691 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__1/CO[3]
                         net (fo=1, routed)           0.000     8.691    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__1_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.913 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__1/O[0]
                         net (fo=3, routed)           0.707     9.619    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__1_n_7
    SLICE_X61Y97         LUT4 (Prop_lut4_I2_O)        0.299     9.918 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[19]_i_65__1/O
                         net (fo=4, routed)           0.943    10.861    genblk1[2].u_lstm_unit/u_mac/accu_bf[19]_i_65__1_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.985 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_43__1/O
                         net (fo=2, routed)           0.772    11.757    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_43__1_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.881 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_23__1/O
                         net (fo=1, routed)           0.000    11.881    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_23__1_n_0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I1_O)      0.247    12.128 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_9__1/O
                         net (fo=1, routed)           0.595    12.723    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_9__1_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.298    13.021 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_3__1/O
                         net (fo=1, routed)           0.000    13.021    genblk1[2].u_lstm_unit/u_mac/accu_bf[15]_i_3__1_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.422 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.422    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[15]_i_2__1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.536 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.536    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.650 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.650    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.764 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.764    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[27]_i_2__1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.003 r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[31]_i_4__1/O[2]
                         net (fo=1, routed)           0.662    14.665    genblk1[2].u_lstm_unit/u_mac/in8[30]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.327    14.992 r  genblk1[2].u_lstm_unit/u_mac/accu_bf[30]_i_1__1/O
                         net (fo=1, routed)           0.000    14.992    genblk1[2].u_lstm_unit/u_mac/accu_bf[30]_i_1__1_n_0
    SLICE_X59Y96         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.537    14.574    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X59Y96         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]/C
                         clock pessimism              0.458    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X59Y96         FDCE (Setup_fdce_C_D)        0.075    15.071    genblk1[2].u_lstm_unit/u_mac/accu_bf_reg[30]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 4.824ns (49.122%)  route 4.996ns (50.878%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       2.038     5.419    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X108Y122       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDCE (Prop_fdce_C_Q)         0.518     5.937 r  genblk1[14].u_lstm_unit/u_mac/weights_bf_1_reg[4]/Q
                         net (fo=10, routed)          0.784     6.721    genblk1[14].u_lstm_unit/u_mac/weights_bf_1[4]
    SLICE_X107Y122       LUT2 (Prop_lut2_I1_O)        0.124     6.845 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_264__13/O
                         net (fo=1, routed)           0.000     6.845    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_264__13_n_0
    SLICE_X107Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.377 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__13/CO[3]
                         net (fo=1, routed)           0.000     7.377    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_161__13_n_0
    SLICE_X107Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.711 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__13/O[1]
                         net (fo=6, routed)           0.577     8.288    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_159__13_n_6
    SLICE_X104Y123       LUT2 (Prop_lut2_I0_O)        0.303     8.591 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_227__13/O
                         net (fo=1, routed)           0.000     8.591    genblk1[14].u_lstm_unit/u_mac/accu_bf[31]_i_227__13_n_0
    SLICE_X104Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.124 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__13/CO[3]
                         net (fo=1, routed)           0.000     9.124    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_152__13_n_0
    SLICE_X104Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.439 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__13/O[3]
                         net (fo=3, routed)           0.491     9.930    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[31]_i_156__13_n_4
    SLICE_X103Y124       LUT4 (Prop_lut4_I2_O)        0.307    10.237 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_69__13/O
                         net (fo=4, routed)           0.921    11.157    genblk1[14].u_lstm_unit/u_mac/accu_bf[23]_i_69__13_n_0
    SLICE_X108Y124       LUT6 (Prop_lut6_I5_O)        0.124    11.281 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_61__13/O
                         net (fo=2, routed)           0.675    11.957    genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_61__13_n_0
    SLICE_X108Y124       LUT6 (Prop_lut6_I0_O)        0.124    12.081 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_38__13/O
                         net (fo=1, routed)           0.000    12.081    genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_38__13_n_0
    SLICE_X108Y124       MUXF7 (Prop_muxf7_I1_O)      0.214    12.295 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_18__13/O
                         net (fo=1, routed)           0.718    13.012    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_18__13_n_0
    SLICE_X106Y121       LUT6 (Prop_lut6_I4_O)        0.297    13.309 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_6__13/O
                         net (fo=1, routed)           0.000    13.309    genblk1[14].u_lstm_unit/u_mac/accu_bf[19]_i_6__13_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.841 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.841    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[19]_i_2__13_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.080 r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[23]_i_2__13/O[2]
                         net (fo=1, routed)           0.831    14.911    genblk1[14].u_lstm_unit/u_mac/in8[22]
    SLICE_X103Y122       LUT2 (Prop_lut2_I1_O)        0.328    15.239 r  genblk1[14].u_lstm_unit/u_mac/accu_bf[22]_i_1__13/O
                         net (fo=1, routed)           0.000    15.239    genblk1[14].u_lstm_unit/u_mac/accu_bf[22]_i_1__13_n_0
    SLICE_X103Y122       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.769    14.806    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X103Y122       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[22]/C
                         clock pessimism              0.476    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X103Y122       FDCE (Setup_fdce_C_D)        0.075    15.321    genblk1[14].u_lstm_unit/u_mac/accu_bf_reg[22]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -15.239    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 genblk1[8].u_lstm_unit/cell_state_bf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[8].u_lstm_unit/q_di_lstm_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.243%)  route 0.170ns (47.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.592     1.594    genblk1[8].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  genblk1[8].u_lstm_unit/cell_state_bf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  genblk1[8].u_lstm_unit/cell_state_bf_reg[29]/Q
                         net (fo=1, routed)           0.170     1.905    genblk1[8].u_lstm_unit/u_mac/q_di_lstm_state_reg[29]_0
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.950 r  genblk1[8].u_lstm_unit/u_mac/q_di_lstm_state[29]_i_1__7/O
                         net (fo=1, routed)           0.000     1.950    genblk1[8].u_lstm_unit/q_di_lstm_state[29]
    SLICE_X27Y50         FDRE                                         r  genblk1[8].u_lstm_unit/q_di_lstm_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.844     2.096    genblk1[8].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y50         FDRE                                         r  genblk1[8].u_lstm_unit/q_di_lstm_state_reg[29]/C
                         clock pessimism             -0.250     1.846    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     1.938    genblk1[8].u_lstm_unit/q_di_lstm_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/cell_state_bf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q_di_lstm_state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.633%)  route 0.181ns (46.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.553     1.555    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  genblk1[10].u_lstm_unit/cell_state_bf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  genblk1[10].u_lstm_unit/cell_state_bf_reg[28]/Q
                         net (fo=1, routed)           0.181     1.900    genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state_reg[28]_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state[28]_i_1__9/O
                         net (fo=1, routed)           0.000     1.945    genblk1[10].u_lstm_unit/q_di_lstm_state[28]
    SLICE_X49Y49         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.830     2.082    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[28]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     1.924    genblk1[10].u_lstm_unit/q_di_lstm_state_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.201%)  route 0.193ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.547     1.549    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X53Y83         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]/Q
                         net (fo=1, routed)           0.193     1.883    genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[0]
    SLICE_X49Y84         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.818     2.070    genblk1[2].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X49Y84         FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[0]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X49Y84         FDCE (Hold_fdce_C_D)         0.046     1.861    genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/pre_sum_bf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.492%)  route 0.225ns (61.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.621     1.623    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y125        FDCE                                         r  genblk1[7].u_lstm_unit/pre_sum_bf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141     1.764 r  genblk1[7].u_lstm_unit/pre_sum_bf_reg[5]/Q
                         net (fo=1, routed)           0.225     1.990    genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[5]
    SLICE_X48Y128        FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.898     2.150    genblk1[7].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X48Y128        FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[5]/C
                         clock pessimism             -0.258     1.892    
    SLICE_X48Y128        FDCE (Hold_fdce_C_D)         0.072     1.964    genblk1[7].u_lstm_unit/u_mac/prev_sum_bf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/cell_state_bf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q_di_lstm_state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.042%)  route 0.217ns (50.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.553     1.555    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  genblk1[10].u_lstm_unit/cell_state_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  genblk1[10].u_lstm_unit/cell_state_bf_reg[27]/Q
                         net (fo=1, routed)           0.217     1.936    genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state_reg[27]_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.981 r  genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state[27]_i_1__9/O
                         net (fo=1, routed)           0.000     1.981    genblk1[10].u_lstm_unit/q_di_lstm_state[27]
    SLICE_X46Y49         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.830     2.082    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[27]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121     1.953    genblk1[10].u_lstm_unit/q_di_lstm_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/cell_state_bf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q_di_lstm_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.802%)  route 0.179ns (46.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.559     1.561    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  genblk1[10].u_lstm_unit/cell_state_bf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  genblk1[10].u_lstm_unit/cell_state_bf_reg[20]/Q
                         net (fo=1, routed)           0.179     1.904    genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state_reg[20]_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.949 r  genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state[20]_i_1__9/O
                         net (fo=1, routed)           0.000     1.949    genblk1[10].u_lstm_unit/q_di_lstm_state[20]
    SLICE_X49Y47         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.830     2.082    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[20]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.092     1.919    genblk1[10].u_lstm_unit/q_di_lstm_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/u_mac/out_temp_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q_di_lstm_state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.404%)  route 0.215ns (53.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.557     1.559    genblk1[10].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/out_temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  genblk1[10].u_lstm_unit/u_mac/out_temp_reg[31]/Q
                         net (fo=6, routed)           0.215     1.915    genblk1[10].u_lstm_unit/u_mac/Q[31]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.960 r  genblk1[10].u_lstm_unit/u_mac/q_di_lstm_state[31]_i_2__9/O
                         net (fo=1, routed)           0.000     1.960    genblk1[10].u_lstm_unit/q_di_lstm_state[31]
    SLICE_X49Y47         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.830     2.082    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  genblk1[10].u_lstm_unit/q_di_lstm_state_reg[31]/C
                         clock pessimism             -0.250     1.832    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.092     1.924    genblk1[10].u_lstm_unit/q_di_lstm_state_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/cell_state_bf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/q_di_lstm_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.944%)  route 0.202ns (52.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.554     1.556    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  genblk1[2].u_lstm_unit/cell_state_bf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  genblk1[2].u_lstm_unit/cell_state_bf_reg[19]/Q
                         net (fo=1, routed)           0.202     1.899    genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state_reg[19]_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.944    genblk1[2].u_lstm_unit/q_di_lstm_state[19]
    SLICE_X51Y89         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.818     2.070    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[19]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092     1.907    genblk1[2].u_lstm_unit/q_di_lstm_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/cell_state_bf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/q_di_lstm_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.748%)  route 0.204ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.554     1.556    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  genblk1[2].u_lstm_unit/cell_state_bf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  genblk1[2].u_lstm_unit/cell_state_bf_reg[23]/Q
                         net (fo=1, routed)           0.204     1.901    genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state_reg[23]_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.946    genblk1[2].u_lstm_unit/q_di_lstm_state[23]
    SLICE_X51Y90         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.819     2.071    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[23]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.092     1.908    genblk1[2].u_lstm_unit/q_di_lstm_state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 genblk1[2].u_lstm_unit/hidden_state_bf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/q_di_lstm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.564%)  route 0.213ns (53.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.548     1.550    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  genblk1[2].u_lstm_unit/hidden_state_bf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  genblk1[2].u_lstm_unit/hidden_state_bf_reg[0]/Q
                         net (fo=3, routed)           0.213     1.905    genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state_reg[0]
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  genblk1[2].u_lstm_unit/u_mac/q_di_lstm_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.950    genblk1[2].u_lstm_unit/q_di_lstm_state[0]
    SLICE_X49Y85         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.819     2.071    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y85         FDRE                                         r  genblk1[2].u_lstm_unit/q_di_lstm_state_reg[0]/C
                         clock pessimism             -0.255     1.816    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.091     1.907    genblk1[2].u_lstm_unit/q_di_lstm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y92   bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y96   bias_bf_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y91    bias_bf_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y91    bias_bf_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y91    bias_bf_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y91    bias_bf_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X93Y91    bias_bf_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y106  bias_bf_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y99   bias_bf_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y92   bias_bf_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y92   bias_bf_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y96   bias_bf_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y96   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y92   bias_bf_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y92   bias_bf_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y96   bias_bf_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y96   bias_bf_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X93Y91    bias_bf_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 3.107ns (45.415%)  route 3.734ns (54.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  out_data_reg[4]/Q
                         net (fo=1, routed)           3.734     9.266    out_data_OBUF[4]
    V18                  OBUF (Prop_obuf_I_O)         2.651    11.917 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.917    out_data[4]
    V18                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.156ns (46.578%)  route 3.620ns (53.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  out_data_reg[3]/Q
                         net (fo=1, routed)           3.620     9.213    out_data_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.638    11.852 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.852    out_data[3]
    W18                                                               r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 3.152ns (46.807%)  route 3.582ns (53.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.692     5.073    clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  out_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  out_data_reg[27]/Q
                         net (fo=1, routed)           3.582     9.110    out_data_OBUF[27]
    U17                  OBUF (Prop_obuf_I_O)         2.696    11.806 r  out_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    11.806    out_data[27]
    U17                                                               r  out_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 3.091ns (46.140%)  route 3.608ns (53.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.701     5.082    clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  out_data_reg[2]/Q
                         net (fo=1, routed)           3.608     9.145    out_data_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.635    11.780 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.780    out_data[2]
    W19                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 3.122ns (47.421%)  route 3.462ns (52.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.692     5.073    clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  out_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  out_data_reg[12]/Q
                         net (fo=1, routed)           3.462     8.991    out_data_OBUF[12]
    Y19                  OBUF (Prop_obuf_I_O)         2.666    11.657 r  out_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.657    out_data[12]
    Y19                                                               r  out_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.128ns (47.787%)  route 3.418ns (52.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.694     5.075    clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  out_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  out_data_reg[13]/Q
                         net (fo=1, routed)           3.418     8.949    out_data_OBUF[13]
    Y18                  OBUF (Prop_obuf_I_O)         2.672    11.621 r  out_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.621    out_data[13]
    Y18                                                               r  out_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 3.102ns (47.512%)  route 3.427ns (52.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.698     5.079    clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  out_data_reg[11]/Q
                         net (fo=1, routed)           3.427     8.962    out_data_OBUF[11]
    V16                  OBUF (Prop_obuf_I_O)         2.646    11.608 r  out_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.608    out_data[11]
    V16                                                               r  out_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 3.245ns (49.758%)  route 3.276ns (50.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.701     5.082    clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  out_data_reg[25]/Q
                         net (fo=1, routed)           3.276     8.876    out_data_OBUF[25]
    W15                  OBUF (Prop_obuf_I_O)         2.727    11.603 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.603    out_data[25]
    W15                                                               r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 3.233ns (49.576%)  route 3.288ns (50.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X66Y74         FDRE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  out_data_reg[31]/Q
                         net (fo=1, routed)           3.288     8.881    out_data_OBUF[31]
    Y17                  OBUF (Prop_obuf_I_O)         2.715    11.596 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.596    out_data[31]
    Y17                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 3.076ns (47.266%)  route 3.432ns (52.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.698     5.079    clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  out_data_reg[6]/Q
                         net (fo=1, routed)           3.432     8.967    out_data_OBUF[6]
    R18                  OBUF (Prop_obuf_I_O)         2.620    11.587 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.587    out_data[6]
    R18                                                               r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.267ns (57.939%)  route 0.920ns (42.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.564     1.566    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  out_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  out_data_reg[21]/Q
                         net (fo=1, routed)           0.920     2.627    out_data_OBUF[21]
    N18                  OBUF (Prop_obuf_I_O)         1.126     3.753 r  out_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.753    out_data[21]
    N18                                                               r  out_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.291ns (58.555%)  route 0.914ns (41.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X67Y72         FDRE                                         r  out_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  out_data_reg[16]/Q
                         net (fo=1, routed)           0.914     2.626    out_data_OBUF[16]
    U20                  OBUF (Prop_obuf_I_O)         1.150     3.776 r  out_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.776    out_data[16]
    U20                                                               r  out_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.308ns (58.492%)  route 0.928ns (41.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.572     1.574    clk_IBUF_BUFG
    SLICE_X66Y68         FDRE                                         r  out_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.164     1.738 r  out_data_reg[9]/Q
                         net (fo=1, routed)           0.928     2.666    out_data_OBUF[9]
    R16                  OBUF (Prop_obuf_I_O)         1.144     3.810 r  out_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.810    out_data[9]
    R16                                                               r  out_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.328ns (58.959%)  route 0.924ns (41.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X67Y71         FDRE                                         r  out_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  out_data_reg[15]/Q
                         net (fo=1, routed)           0.924     2.636    out_data_OBUF[15]
    V20                  OBUF (Prop_obuf_I_O)         1.187     3.823 r  out_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.823    out_data[15]
    V20                                                               r  out_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.304ns (56.271%)  route 1.013ns (43.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.567     1.569    clk_IBUF_BUFG
    SLICE_X67Y73         FDRE                                         r  out_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  out_data_reg[23]/Q
                         net (fo=1, routed)           1.013     2.723    out_data_OBUF[23]
    U18                  OBUF (Prop_obuf_I_O)         1.163     3.886 r  out_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.886    out_data[23]
    U18                                                               r  out_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.288ns (55.372%)  route 1.038ns (44.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  out_data_reg[7]/Q
                         net (fo=1, routed)           1.038     2.750    out_data_OBUF[7]
    T17                  OBUF (Prop_obuf_I_O)         1.147     3.896 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.896    out_data[7]
    T17                                                               r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.260ns (53.905%)  route 1.078ns (46.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  out_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  out_data_reg[19]/Q
                         net (fo=1, routed)           1.078     2.790    out_data_OBUF[19]
    N20                  OBUF (Prop_obuf_I_O)         1.119     3.909 r  out_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.909    out_data[19]
    N20                                                               r  out_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.269ns (54.062%)  route 1.078ns (45.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  out_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  out_data_reg[18]/Q
                         net (fo=1, routed)           1.078     2.790    out_data_OBUF[18]
    P20                  OBUF (Prop_obuf_I_O)         1.128     3.917 r  out_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.917    out_data[18]
    P20                                                               r  out_data[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.313ns (55.915%)  route 1.035ns (44.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.571     1.573    clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  out_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  out_data_reg[17]/Q
                         net (fo=1, routed)           1.035     2.772    out_data_OBUF[17]
    T20                  OBUF (Prop_obuf_I_O)         1.149     3.922 r  out_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.922    out_data[17]
    T20                                                               r  out_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.358ns (57.623%)  route 0.999ns (42.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.566     1.568    clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164     1.732 r  out_data_reg[28]/Q
                         net (fo=1, routed)           0.999     2.731    out_data_OBUF[28]
    T16                  OBUF (Prop_obuf_I_O)         1.194     3.925 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.925    out_data[28]
    T16                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         30237 Endpoints
Min Delay         30237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.727ns  (logic 1.089ns (2.811%)  route 37.638ns (97.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.635    38.727    genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[15]_1
    SLICE_X109Y110       FDCE                                         f  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.855     4.892    genblk1[14].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X109Y110       FDCE                                         r  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.727ns  (logic 1.089ns (2.811%)  route 37.638ns (97.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.635    38.727    genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[15]_1
    SLICE_X109Y110       FDCE                                         f  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.855     4.892    genblk1[14].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X109Y110       FDCE                                         r  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.589ns  (logic 1.089ns (2.821%)  route 37.500ns (97.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.497    38.589    genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[15]_1
    SLICE_X109Y109       FDCE                                         f  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.855     4.892    genblk1[14].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X109Y109       FDCE                                         r  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.589ns  (logic 1.089ns (2.821%)  route 37.500ns (97.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.497    38.589    genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[15]_1
    SLICE_X109Y109       FDCE                                         f  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.855     4.892    genblk1[14].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X109Y109       FDCE                                         r  genblk1[14].u_lstm_unit/u_sigmoid/temp_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/index_reg[4]_rep/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.518ns  (logic 1.089ns (2.826%)  route 37.429ns (97.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.426    38.518    genblk1[14].u_lstm_unit/u_mac/index_reg[1]_rep__0_0
    SLICE_X104Y117       FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/index_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.775     4.812    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X104Y117       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/index_reg[4]_rep/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.382ns  (logic 1.089ns (2.837%)  route 37.293ns (97.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.290    38.382    genblk1[14].u_lstm_unit/u_mac/index_reg[1]_rep__0_0
    SLICE_X105Y115       FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.777     4.814    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X105Y115       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[1]_inv/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.382ns  (logic 1.089ns (2.837%)  route 37.293ns (97.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.290    38.382    genblk1[14].u_lstm_unit/u_mac/index_reg[1]_rep__0_0
    SLICE_X105Y115       FDPE                                         f  genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[1]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.777     4.814    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X105Y115       FDPE                                         r  genblk1[14].u_lstm_unit/u_mac/FSM_sequential_state_reg[1]_inv/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/done_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.382ns  (logic 1.089ns (2.837%)  route 37.293ns (97.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.290    38.382    genblk1[14].u_lstm_unit/u_mac/index_reg[1]_rep__0_0
    SLICE_X105Y115       FDCE                                         f  genblk1[14].u_lstm_unit/u_mac/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.777     4.814    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X105Y115       FDCE                                         r  genblk1[14].u_lstm_unit/u_mac/done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/u_mac/time_remaining_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.382ns  (logic 1.089ns (2.837%)  route 37.293ns (97.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.290    38.382    genblk1[14].u_lstm_unit/u_mac/index_reg[1]_rep__0_0
    SLICE_X105Y115       FDPE                                         f  genblk1[14].u_lstm_unit/u_mac/time_remaining_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.777     4.814    genblk1[14].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X105Y115       FDPE                                         r  genblk1[14].u_lstm_unit/u_mac/time_remaining_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[14].u_lstm_unit/pre_sum_bf_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        38.376ns  (logic 1.089ns (2.837%)  route 37.288ns (97.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=603, routed)         5.003     5.968    genblk1[0].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X112Y12        LUT1 (Prop_lut1_I0_O)        0.124     6.092 f  genblk1[0].u_lstm_unit/u_mac/FSM_sequential_state[0]_i_2/O
                         net (fo=5459, routed)       32.285    38.376    genblk1[14].u_lstm_unit/temp_reg[15]
    SLICE_X100Y112       FDCE                                         f  genblk1[14].u_lstm_unit/pre_sum_bf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       1.778     4.815    genblk1[14].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X100Y112       FDCE                                         r  genblk1[14].u_lstm_unit/pre_sum_bf_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            bias_bf_reg[35][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.179ns (32.875%)  route 0.366ns (67.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.366     0.545    data_in_IBUF[1]
    SLICE_X112Y102       FDRE                                         r  bias_bf_reg[35][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  bias_bf_reg[35][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            bias_bf_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.187ns (30.578%)  route 0.424ns (69.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.424     0.610    data_in_IBUF[2]
    SLICE_X108Y102       FDRE                                         r  bias_bf_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  bias_bf_reg[16][2]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            bias_bf_reg[33][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.215ns (33.636%)  route 0.425ns (66.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.425     0.640    data_in_IBUF[0]
    SLICE_X106Y98        FDRE                                         r  bias_bf_reg[33][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.906     2.158    clk_IBUF_BUFG
    SLICE_X106Y98        FDRE                                         r  bias_bf_reg[33][0]/C

Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            bias_bf_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.254ns (39.222%)  route 0.393ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    L14                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  data_in_IBUF[6]_inst/O
                         net (fo=129, routed)         0.393     0.647    data_in_IBUF[6]
    SLICE_X113Y105       FDRE                                         r  bias_bf_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.994     2.246    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  bias_bf_reg[4][6]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            bias_bf_reg[39][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.179ns (27.555%)  route 0.471ns (72.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.471     0.650    data_in_IBUF[1]
    SLICE_X107Y98        FDRE                                         r  bias_bf_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.906     2.158    clk_IBUF_BUFG
    SLICE_X107Y98        FDRE                                         r  bias_bf_reg[39][1]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            bias_bf_reg[34][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.215ns (32.779%)  route 0.441ns (67.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  data_in_IBUF[0]_inst/O
                         net (fo=129, routed)         0.441     0.657    data_in_IBUF[0]
    SLICE_X106Y99        FDRE                                         r  bias_bf_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.906     2.158    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  bias_bf_reg[34][0]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            bias_bf_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.174ns (26.434%)  route 0.483ns (73.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.483     0.657    data_in_IBUF[21]
    SLICE_X112Y109       FDRE                                         r  bias_bf_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.993     2.245    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  bias_bf_reg[3][21]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            bias_bf_reg[45][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.231ns (34.920%)  route 0.431ns (65.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    N16                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  data_in_IBUF[7]_inst/O
                         net (fo=129, routed)         0.431     0.662    data_in_IBUF[7]
    SLICE_X109Y102       FDRE                                         r  bias_bf_reg[45][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X109Y102       FDRE                                         r  bias_bf_reg[45][7]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            bias_bf_reg[16][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.179ns (26.919%)  route 0.486ns (73.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.486     0.666    data_in_IBUF[1]
    SLICE_X108Y102       FDRE                                         r  bias_bf_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  bias_bf_reg[16][1]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            bias_bf_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.906%)  route 0.480ns (72.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.480     0.666    data_in_IBUF[16]
    SLICE_X112Y105       FDRE                                         r  bias_bf_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=23979, routed)       0.994     2.246    clk_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  bias_bf_reg[1][16]/C





