// Seed: 3735628424
module module_0;
  logic id_1;
  assign id_1 = id_1;
  always begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  nand primCall (id_1, id_2, id_3, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  wire id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_3 = 1;
endmodule
