<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga_syn" solutionName="solution1" date="2018-10-13T23:26:21.442-0700"/>
        <logs message="ERROR: [HLS 200-101] Message ID '1-1' value invalid for uint argument.&#xD;&#xA;&#xD;&#xA;FORMAT&#xD;&#xA;  ap_puts_err [OPTIONS] [ Message namespace] [ Message ID] [ Message string]&#xD;&#xA;      &lt;string>&#xD;&#xA;      &lt;uint>&#xD;&#xA;      &lt;string>&#xD;&#xA;&#xD;&#xA;g++.exe: error: obj/fpga_tb.o: No such file or directory&#xD;&#xA;make: *** [csim.exe] Error 1" projectName="fpga_syn" solutionName="solution1" date="2018-10-13T23:26:21.424-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="fpga_syn" solutionName="solution1" date="2018-10-13T15:53:51.291-0700"/>
        <logs message="ERROR: [HLS 200-101] Message ID '1-1' value invalid for uint argument.&#xD;&#xA;&#xD;&#xA;FORMAT&#xD;&#xA;  ap_puts_err [OPTIONS] [ Message namespace] [ Message ID] [ Message string]&#xD;&#xA;      &lt;string>&#xD;&#xA;      &lt;uint>&#xD;&#xA;      &lt;string>&#xD;&#xA;&#xD;&#xA;g++.exe: error: obj/fpga_tb.o: No such file or directory&#xD;&#xA;make: *** [csim.exe] Error 1" projectName="fpga_syn" solutionName="solution1" date="2018-10-13T15:53:51.266-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'temp' will not be exposed as RTL port." projectName="fpga_syn" solutionName="solution1" date="2018-10-08T17:35:39.088-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'deconv/out' to 'deconv/out_r' to avoid the conflict with HDL keywords or other object names." projectName="fpga_syn" solutionName="solution1" date="2018-10-08T17:35:38.748-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'deconv/in' to 'deconv/in_r' to avoid the conflict with HDL keywords or other object names." projectName="fpga_syn" solutionName="solution1" date="2018-10-08T17:35:38.732-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
