
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800200  000017f0  00001884  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  0080021c  0080021c  000018a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000018a0  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  000018d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000101a  00000000  00000000  00001ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000008bf  00000000  00000000  00002afa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001203  00000000  00000000  000033b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000060c  00000000  00000000  000045bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005f9  00000000  00000000  00004bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b32  00000000  00000000  000051c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000198  00000000  00000000  00005cf3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	92 c6       	rjmp	.+3364   	; 0xdc2 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	10 07       	cpc	r17, r16
      e6:	7e 07       	cpc	r23, r30
      e8:	7e 07       	cpc	r23, r30
      ea:	7e 07       	cpc	r23, r30
      ec:	7e 07       	cpc	r23, r30
      ee:	7e 07       	cpc	r23, r30
      f0:	7e 07       	cpc	r23, r30
      f2:	7e 07       	cpc	r23, r30
      f4:	10 07       	cpc	r17, r16
      f6:	7e 07       	cpc	r23, r30
      f8:	7e 07       	cpc	r23, r30
      fa:	7e 07       	cpc	r23, r30
      fc:	7e 07       	cpc	r23, r30
      fe:	7e 07       	cpc	r23, r30
     100:	7e 07       	cpc	r23, r30
     102:	7e 07       	cpc	r23, r30
     104:	12 07       	cpc	r17, r18
     106:	7e 07       	cpc	r23, r30
     108:	7e 07       	cpc	r23, r30
     10a:	7e 07       	cpc	r23, r30
     10c:	7e 07       	cpc	r23, r30
     10e:	7e 07       	cpc	r23, r30
     110:	7e 07       	cpc	r23, r30
     112:	7e 07       	cpc	r23, r30
     114:	7e 07       	cpc	r23, r30
     116:	7e 07       	cpc	r23, r30
     118:	7e 07       	cpc	r23, r30
     11a:	7e 07       	cpc	r23, r30
     11c:	7e 07       	cpc	r23, r30
     11e:	7e 07       	cpc	r23, r30
     120:	7e 07       	cpc	r23, r30
     122:	7e 07       	cpc	r23, r30
     124:	12 07       	cpc	r17, r18
     126:	7e 07       	cpc	r23, r30
     128:	7e 07       	cpc	r23, r30
     12a:	7e 07       	cpc	r23, r30
     12c:	7e 07       	cpc	r23, r30
     12e:	7e 07       	cpc	r23, r30
     130:	7e 07       	cpc	r23, r30
     132:	7e 07       	cpc	r23, r30
     134:	7e 07       	cpc	r23, r30
     136:	7e 07       	cpc	r23, r30
     138:	7e 07       	cpc	r23, r30
     13a:	7e 07       	cpc	r23, r30
     13c:	7e 07       	cpc	r23, r30
     13e:	7e 07       	cpc	r23, r30
     140:	7e 07       	cpc	r23, r30
     142:	7e 07       	cpc	r23, r30
     144:	78 07       	cpc	r23, r24
     146:	7e 07       	cpc	r23, r30
     148:	7e 07       	cpc	r23, r30
     14a:	7e 07       	cpc	r23, r30
     14c:	7e 07       	cpc	r23, r30
     14e:	7e 07       	cpc	r23, r30
     150:	7e 07       	cpc	r23, r30
     152:	7e 07       	cpc	r23, r30
     154:	49 07       	cpc	r20, r25
     156:	7e 07       	cpc	r23, r30
     158:	7e 07       	cpc	r23, r30
     15a:	7e 07       	cpc	r23, r30
     15c:	7e 07       	cpc	r23, r30
     15e:	7e 07       	cpc	r23, r30
     160:	7e 07       	cpc	r23, r30
     162:	7e 07       	cpc	r23, r30
     164:	7e 07       	cpc	r23, r30
     166:	7e 07       	cpc	r23, r30
     168:	7e 07       	cpc	r23, r30
     16a:	7e 07       	cpc	r23, r30
     16c:	7e 07       	cpc	r23, r30
     16e:	7e 07       	cpc	r23, r30
     170:	7e 07       	cpc	r23, r30
     172:	7e 07       	cpc	r23, r30
     174:	39 07       	cpc	r19, r25
     176:	7e 07       	cpc	r23, r30
     178:	7e 07       	cpc	r23, r30
     17a:	7e 07       	cpc	r23, r30
     17c:	7e 07       	cpc	r23, r30
     17e:	7e 07       	cpc	r23, r30
     180:	7e 07       	cpc	r23, r30
     182:	7e 07       	cpc	r23, r30
     184:	61 07       	cpc	r22, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ef       	ldi	r30, 0xF0	; 240
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 31       	cpi	r26, 0x1C	; 28
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac e1       	ldi	r26, 0x1C	; 28
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 33       	cpi	r26, 0x31	; 49
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
void test_pwm_duty();



int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	a2 97       	sbiw	r28, 0x22	; 34
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	ad d6       	rcall	.+3418   	; 0xf3c <UART_Init>
	printf("Atmega2560 start.\n");
     1e2:	89 e0       	ldi	r24, 0x09	; 9
     1e4:	92 e0       	ldi	r25, 0x02	; 2
     1e6:	0e 94 81 0a 	call	0x1502	; 0x1502 <puts>
	//ir_init();
	CAN_init();
     1ea:	8c d0       	rcall	.+280    	; 0x304 <CAN_init>
	motor_init();
     1ec:	11 d1       	rcall	.+546    	; 0x410 <motor_init>
	solenoid_init();
     1ee:	5d d4       	rcall	.+2234   	; 0xaaa <solenoid_init>
	
	
	CAN_struct msg;
	
	while(1){
		rcv_CAN_message(&msg);
     1f0:	ce 01       	movw	r24, r28
     1f2:	41 96       	adiw	r24, 0x11	; 17
     1f4:	9f d0       	rcall	.+318    	; 0x334 <rcv_CAN_message>
		//printf("Received ID: %i\n Received data: %i \n",msg.ID,msg.data[0]);
		if (msg.ID==SOLENOIDE_PUSH_ID){
     1f6:	89 89       	ldd	r24, Y+17	; 0x11
     1f8:	82 30       	cpi	r24, 0x02	; 2
     1fa:	09 f4       	brne	.+2      	; 0x1fe <main+0x36>
			push_solenoid();
     1fc:	6f d4       	rcall	.+2270   	; 0xadc <push_solenoid>
			
		}
		if (msg.ID==JOYSTICK_ID){
     1fe:	89 89       	ldd	r24, Y+17	; 0x11
     200:	81 30       	cpi	r24, 0x01	; 1
     202:	81 f4       	brne	.+32     	; 0x224 <main+0x5c>
			int8_t temp_joy= msg.data[0];
     204:	8b 89       	ldd	r24, Y+19	; 0x13
     206:	9c 89       	ldd	r25, Y+20	; 0x14
     208:	89 83       	std	Y+1, r24	; 0x01
			//printf("tjohey\n");
			set_motor_dir(temp_joy);
     20a:	89 81       	ldd	r24, Y+1	; 0x01
     20c:	da d2       	rcall	.+1460   	; 0x7c2 <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy, 0.01);
     20e:	4a e0       	ldi	r20, 0x0A	; 10
     210:	57 ed       	ldi	r21, 0xD7	; 215
     212:	63 e2       	ldi	r22, 0x23	; 35
     214:	7c e3       	ldi	r23, 0x3C	; 60
     216:	89 81       	ldd	r24, Y+1	; 0x01
     218:	35 d3       	rcall	.+1642   	; 0x884 <speed_regulator>
     21a:	8a 83       	std	Y+2, r24	; 0x02
			//printf("speed %i\n", regulated_speed);
			send_motor_speed(regulated_speed);
     21c:	8a 81       	ldd	r24, Y+2	; 0x02
     21e:	88 2f       	mov	r24, r24
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	b4 d2       	rcall	.+1384   	; 0x78c <send_motor_speed>
     224:	80 e0       	ldi	r24, 0x00	; 0
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	a0 e2       	ldi	r26, 0x20	; 32
     22a:	b1 e4       	ldi	r27, 0x41	; 65
     22c:	8b 83       	std	Y+3, r24	; 0x03
     22e:	9c 83       	std	Y+4, r25	; 0x04
     230:	ad 83       	std	Y+5, r26	; 0x05
     232:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     234:	20 e0       	ldi	r18, 0x00	; 0
     236:	30 e0       	ldi	r19, 0x00	; 0
     238:	4a e7       	ldi	r20, 0x7A	; 122
     23a:	55 e4       	ldi	r21, 0x45	; 69
     23c:	6b 81       	ldd	r22, Y+3	; 0x03
     23e:	7c 81       	ldd	r23, Y+4	; 0x04
     240:	8d 81       	ldd	r24, Y+5	; 0x05
     242:	9e 81       	ldd	r25, Y+6	; 0x06
     244:	0e 94 a1 09 	call	0x1342	; 0x1342 <__mulsf3>
     248:	dc 01       	movw	r26, r24
     24a:	cb 01       	movw	r24, r22
     24c:	8f 83       	std	Y+7, r24	; 0x07
     24e:	98 87       	std	Y+8, r25	; 0x08
     250:	a9 87       	std	Y+9, r26	; 0x09
     252:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     254:	20 e0       	ldi	r18, 0x00	; 0
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	40 e8       	ldi	r20, 0x80	; 128
     25a:	5f e3       	ldi	r21, 0x3F	; 63
     25c:	6f 81       	ldd	r22, Y+7	; 0x07
     25e:	78 85       	ldd	r23, Y+8	; 0x08
     260:	89 85       	ldd	r24, Y+9	; 0x09
     262:	9a 85       	ldd	r25, Y+10	; 0x0a
     264:	20 d7       	rcall	.+3648   	; 0x10a6 <__cmpsf2>
     266:	88 23       	and	r24, r24
     268:	2c f4       	brge	.+10     	; 0x274 <main+0xac>
		__ticks = 1;
     26a:	81 e0       	ldi	r24, 0x01	; 1
     26c:	90 e0       	ldi	r25, 0x00	; 0
     26e:	9c 87       	std	Y+12, r25	; 0x0c
     270:	8b 87       	std	Y+11, r24	; 0x0b
     272:	3d c0       	rjmp	.+122    	; 0x2ee <main+0x126>
	else if (__tmp > 65535)
     274:	20 e0       	ldi	r18, 0x00	; 0
     276:	3f ef       	ldi	r19, 0xFF	; 255
     278:	4f e7       	ldi	r20, 0x7F	; 127
     27a:	57 e4       	ldi	r21, 0x47	; 71
     27c:	6f 81       	ldd	r22, Y+7	; 0x07
     27e:	78 85       	ldd	r23, Y+8	; 0x08
     280:	89 85       	ldd	r24, Y+9	; 0x09
     282:	9a 85       	ldd	r25, Y+10	; 0x0a
     284:	0e 94 9d 09 	call	0x133a	; 0x133a <__gesf2>
     288:	18 16       	cp	r1, r24
     28a:	44 f5       	brge	.+80     	; 0x2dc <main+0x114>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     28c:	20 e0       	ldi	r18, 0x00	; 0
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e2       	ldi	r20, 0x20	; 32
     292:	51 e4       	ldi	r21, 0x41	; 65
     294:	6b 81       	ldd	r22, Y+3	; 0x03
     296:	7c 81       	ldd	r23, Y+4	; 0x04
     298:	8d 81       	ldd	r24, Y+5	; 0x05
     29a:	9e 81       	ldd	r25, Y+6	; 0x06
     29c:	0e 94 a1 09 	call	0x1342	; 0x1342 <__mulsf3>
     2a0:	dc 01       	movw	r26, r24
     2a2:	cb 01       	movw	r24, r22
     2a4:	bc 01       	movw	r22, r24
     2a6:	cd 01       	movw	r24, r26
     2a8:	6a d7       	rcall	.+3796   	; 0x117e <__fixunssfsi>
     2aa:	dc 01       	movw	r26, r24
     2ac:	cb 01       	movw	r24, r22
     2ae:	9c 87       	std	Y+12, r25	; 0x0c
     2b0:	8b 87       	std	Y+11, r24	; 0x0b
     2b2:	0f c0       	rjmp	.+30     	; 0x2d2 <main+0x10a>
     2b4:	80 e9       	ldi	r24, 0x90	; 144
     2b6:	91 e0       	ldi	r25, 0x01	; 1
     2b8:	9e 87       	std	Y+14, r25	; 0x0e
     2ba:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     2bc:	8d 85       	ldd	r24, Y+13	; 0x0d
     2be:	9e 85       	ldd	r25, Y+14	; 0x0e
     2c0:	01 97       	sbiw	r24, 0x01	; 1
     2c2:	f1 f7       	brne	.-4      	; 0x2c0 <main+0xf8>
     2c4:	9e 87       	std	Y+14, r25	; 0x0e
     2c6:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     2c8:	8b 85       	ldd	r24, Y+11	; 0x0b
     2ca:	9c 85       	ldd	r25, Y+12	; 0x0c
     2cc:	01 97       	sbiw	r24, 0x01	; 1
     2ce:	9c 87       	std	Y+12, r25	; 0x0c
     2d0:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     2d2:	8b 85       	ldd	r24, Y+11	; 0x0b
     2d4:	9c 85       	ldd	r25, Y+12	; 0x0c
     2d6:	00 97       	sbiw	r24, 0x00	; 0
     2d8:	69 f7       	brne	.-38     	; 0x2b4 <main+0xec>
		
		//printf("time: %i\n", timekeeper);
		_delay_ms(10);
		//read_encoder_input();
		
	}
     2da:	8a cf       	rjmp	.-236    	; 0x1f0 <main+0x28>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     2dc:	6f 81       	ldd	r22, Y+7	; 0x07
     2de:	78 85       	ldd	r23, Y+8	; 0x08
     2e0:	89 85       	ldd	r24, Y+9	; 0x09
     2e2:	9a 85       	ldd	r25, Y+10	; 0x0a
     2e4:	4c d7       	rcall	.+3736   	; 0x117e <__fixunssfsi>
     2e6:	dc 01       	movw	r26, r24
     2e8:	cb 01       	movw	r24, r22
     2ea:	9c 87       	std	Y+12, r25	; 0x0c
     2ec:	8b 87       	std	Y+11, r24	; 0x0b
     2ee:	8b 85       	ldd	r24, Y+11	; 0x0b
     2f0:	9c 85       	ldd	r25, Y+12	; 0x0c
     2f2:	98 8b       	std	Y+16, r25	; 0x10
     2f4:	8f 87       	std	Y+15, r24	; 0x0f
     2f6:	8f 85       	ldd	r24, Y+15	; 0x0f
     2f8:	98 89       	ldd	r25, Y+16	; 0x10
     2fa:	01 97       	sbiw	r24, 0x01	; 1
     2fc:	f1 f7       	brne	.-4      	; 0x2fa <main+0x132>
     2fe:	98 8b       	std	Y+16, r25	; 0x10
     300:	8f 87       	std	Y+15, r24	; 0x0f
     302:	76 cf       	rjmp	.-276    	; 0x1f0 <main+0x28>

00000304 <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
     304:	cf 93       	push	r28
     306:	df 93       	push	r29
     308:	cd b7       	in	r28, 0x3d	; 61
     30a:	de b7       	in	r29, 0x3e	; 62
     30c:	7a d2       	rcall	.+1268   	; 0x802 <MCP2515_init>
     30e:	4f ef       	ldi	r20, 0xFF	; 255
     310:	60 e6       	ldi	r22, 0x60	; 96
     312:	80 e6       	ldi	r24, 0x60	; 96
     314:	94 d2       	rcall	.+1320   	; 0x83e <bit_modify_MCP2515>
     316:	40 e0       	ldi	r20, 0x00	; 0
     318:	64 e0       	ldi	r22, 0x04	; 4
     31a:	80 e6       	ldi	r24, 0x60	; 96
     31c:	90 d2       	rcall	.+1312   	; 0x83e <bit_modify_MCP2515>
     31e:	41 e0       	ldi	r20, 0x01	; 1
     320:	65 e0       	ldi	r22, 0x05	; 5
     322:	8b e2       	ldi	r24, 0x2B	; 43
     324:	8c d2       	rcall	.+1304   	; 0x83e <bit_modify_MCP2515>
     326:	40 e0       	ldi	r20, 0x00	; 0
     328:	60 ef       	ldi	r22, 0xF0	; 240
     32a:	8f e0       	ldi	r24, 0x0F	; 15
     32c:	88 d2       	rcall	.+1296   	; 0x83e <bit_modify_MCP2515>
     32e:	df 91       	pop	r29
     330:	cf 91       	pop	r28
     332:	08 95       	ret

00000334 <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
     334:	1f 93       	push	r17
     336:	cf 93       	push	r28
     338:	df 93       	push	r29
     33a:	00 d0       	rcall	.+0      	; 0x33c <rcv_CAN_message+0x8>
     33c:	1f 92       	push	r1
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
     342:	9c 83       	std	Y+4, r25	; 0x04
     344:	8b 83       	std	Y+3, r24	; 0x03
	
	msg->data[0] = 0;
     346:	8b 81       	ldd	r24, Y+3	; 0x03
     348:	9c 81       	ldd	r25, Y+4	; 0x04
     34a:	fc 01       	movw	r30, r24
     34c:	13 82       	std	Z+3, r1	; 0x03
     34e:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
     350:	8b 81       	ldd	r24, Y+3	; 0x03
     352:	9c 81       	ldd	r25, Y+4	; 0x04
     354:	fc 01       	movw	r30, r24
     356:	10 82       	st	Z, r1
	msg->length = 0;
     358:	8b 81       	ldd	r24, Y+3	; 0x03
     35a:	9c 81       	ldd	r25, Y+4	; 0x04
     35c:	fc 01       	movw	r30, r24
     35e:	11 82       	std	Z+1, r1	; 0x01
	
	//memset(&msg, 0, sizeof(CAN_struct));
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
     360:	00 00       	nop
     362:	8c e2       	ldi	r24, 0x2C	; 44
     364:	57 d2       	rcall	.+1198   	; 0x814 <read_MCP2515>
     366:	88 2f       	mov	r24, r24
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	81 70       	andi	r24, 0x01	; 1
     36c:	99 27       	eor	r25, r25
     36e:	00 97       	sbiw	r24, 0x00	; 0
     370:	c1 f3       	breq	.-16     	; 0x362 <rcv_CAN_message+0x2e>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
     372:	81 e6       	ldi	r24, 0x61	; 97
     374:	4f d2       	rcall	.+1182   	; 0x814 <read_MCP2515>
     376:	88 2f       	mov	r24, r24
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	88 0f       	add	r24, r24
     37c:	99 1f       	adc	r25, r25
     37e:	88 0f       	add	r24, r24
     380:	99 1f       	adc	r25, r25
     382:	88 0f       	add	r24, r24
     384:	99 1f       	adc	r25, r25
     386:	18 2f       	mov	r17, r24
     388:	82 e6       	ldi	r24, 0x62	; 98
     38a:	44 d2       	rcall	.+1160   	; 0x814 <read_MCP2515>
     38c:	82 95       	swap	r24
     38e:	86 95       	lsr	r24
     390:	87 70       	andi	r24, 0x07	; 7
     392:	81 2b       	or	r24, r17
     394:	28 2f       	mov	r18, r24
     396:	8b 81       	ldd	r24, Y+3	; 0x03
     398:	9c 81       	ldd	r25, Y+4	; 0x04
     39a:	fc 01       	movw	r30, r24
     39c:	20 83       	st	Z, r18
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
     39e:	85 e6       	ldi	r24, 0x65	; 101
     3a0:	39 d2       	rcall	.+1138   	; 0x814 <read_MCP2515>
     3a2:	28 2f       	mov	r18, r24
     3a4:	2f 70       	andi	r18, 0x0F	; 15
     3a6:	8b 81       	ldd	r24, Y+3	; 0x03
     3a8:	9c 81       	ldd	r25, Y+4	; 0x04
     3aa:	fc 01       	movw	r30, r24
     3ac:	21 83       	std	Z+1, r18	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     3ae:	1a 82       	std	Y+2, r1	; 0x02
     3b0:	19 82       	std	Y+1, r1	; 0x01
     3b2:	17 c0       	rjmp	.+46     	; 0x3e2 <rcv_CAN_message+0xae>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
     3b4:	89 81       	ldd	r24, Y+1	; 0x01
     3b6:	8a 59       	subi	r24, 0x9A	; 154
     3b8:	2d d2       	rcall	.+1114   	; 0x814 <read_MCP2515>
     3ba:	88 2f       	mov	r24, r24
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	9c 01       	movw	r18, r24
     3c0:	4b 81       	ldd	r20, Y+3	; 0x03
     3c2:	5c 81       	ldd	r21, Y+4	; 0x04
     3c4:	89 81       	ldd	r24, Y+1	; 0x01
     3c6:	9a 81       	ldd	r25, Y+2	; 0x02
     3c8:	01 96       	adiw	r24, 0x01	; 1
     3ca:	88 0f       	add	r24, r24
     3cc:	99 1f       	adc	r25, r25
     3ce:	84 0f       	add	r24, r20
     3d0:	95 1f       	adc	r25, r21
     3d2:	fc 01       	movw	r30, r24
     3d4:	31 83       	std	Z+1, r19	; 0x01
     3d6:	20 83       	st	Z, r18
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     3d8:	89 81       	ldd	r24, Y+1	; 0x01
     3da:	9a 81       	ldd	r25, Y+2	; 0x02
     3dc:	01 96       	adiw	r24, 0x01	; 1
     3de:	9a 83       	std	Y+2, r25	; 0x02
     3e0:	89 83       	std	Y+1, r24	; 0x01
     3e2:	8b 81       	ldd	r24, Y+3	; 0x03
     3e4:	9c 81       	ldd	r25, Y+4	; 0x04
     3e6:	fc 01       	movw	r30, r24
     3e8:	81 81       	ldd	r24, Z+1	; 0x01
     3ea:	28 2f       	mov	r18, r24
     3ec:	30 e0       	ldi	r19, 0x00	; 0
     3ee:	89 81       	ldd	r24, Y+1	; 0x01
     3f0:	9a 81       	ldd	r25, Y+2	; 0x02
     3f2:	82 17       	cp	r24, r18
     3f4:	93 07       	cpc	r25, r19
     3f6:	f4 f2       	brlt	.-68     	; 0x3b4 <rcv_CAN_message+0x80>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
     3f8:	40 e0       	ldi	r20, 0x00	; 0
     3fa:	61 e0       	ldi	r22, 0x01	; 1
     3fc:	8c e2       	ldi	r24, 0x2C	; 44
     3fe:	1f d2       	rcall	.+1086   	; 0x83e <bit_modify_MCP2515>

	//printf("Message ID,data and length in receive-function %u , %d, %u \n", msg->ID,msg->data[0],msg->length);
		
	//return msg;

}
     400:	0f 90       	pop	r0
     402:	0f 90       	pop	r0
     404:	0f 90       	pop	r0
     406:	0f 90       	pop	r0
     408:	df 91       	pop	r29
     40a:	cf 91       	pop	r28
     40c:	1f 91       	pop	r17
     40e:	08 95       	ret

00000410 <motor_init>:

#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
     410:	cf 93       	push	r28
     412:	df 93       	push	r29
     414:	cd b7       	in	r28, 0x3d	; 61
     416:	de b7       	in	r29, 0x3e	; 62
	TWI_Master_Initialise();
     418:	67 d4       	rcall	.+2254   	; 0xce8 <TWI_Master_Initialise>
	CAN_init();
     41a:	74 df       	rcall	.-280    	; 0x304 <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
     41c:	8a e2       	ldi	r24, 0x2A	; 42
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	2a e2       	ldi	r18, 0x2A	; 42
     422:	30 e0       	ldi	r19, 0x00	; 0
     424:	f9 01       	movw	r30, r18
     426:	20 81       	ld	r18, Z
     428:	23 60       	ori	r18, 0x03	; 3
     42a:	fc 01       	movw	r30, r24
     42c:	20 83       	st	Z, r18
	DDRK =0x00; //set A as input. Used to read encoder data
     42e:	87 e0       	ldi	r24, 0x07	; 7
     430:	91 e0       	ldi	r25, 0x01	; 1
     432:	fc 01       	movw	r30, r24
     434:	10 82       	st	Z, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
     436:	88 eb       	ldi	r24, 0xB8	; 184
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	2c e0       	ldi	r18, 0x0C	; 12
     43c:	fc 01       	movw	r30, r24
     43e:	20 83       	st	Z, r18
	
	DDRH= 0xFF; //setting all PINH to output.
     440:	81 e0       	ldi	r24, 0x01	; 1
     442:	91 e0       	ldi	r25, 0x01	; 1
     444:	2f ef       	ldi	r18, 0xFF	; 255
     446:	fc 01       	movw	r30, r24
     448:	20 83       	st	Z, r18
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
     44a:	82 e0       	ldi	r24, 0x02	; 2
     44c:	91 e0       	ldi	r25, 0x01	; 1
     44e:	22 e0       	ldi	r18, 0x02	; 2
     450:	31 e0       	ldi	r19, 0x01	; 1
     452:	f9 01       	movw	r30, r18
     454:	20 81       	ld	r18, Z
     456:	22 65       	ori	r18, 0x52	; 82
     458:	fc 01       	movw	r30, r24
     45a:	20 83       	st	Z, r18
	sei();
     45c:	78 94       	sei
}
     45e:	df 91       	pop	r29
     460:	cf 91       	pop	r28
     462:	08 95       	ret

00000464 <read_encoder_input>:

int16_t read_encoder_input(){
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
     46c:	ac 97       	sbiw	r28, 0x2c	; 44
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	f8 94       	cli
     472:	de bf       	out	0x3e, r29	; 62
     474:	0f be       	out	0x3f, r0	; 63
     476:	cd bf       	out	0x3d, r28	; 61
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
     478:	82 e0       	ldi	r24, 0x02	; 2
     47a:	91 e0       	ldi	r25, 0x01	; 1
     47c:	22 e0       	ldi	r18, 0x02	; 2
     47e:	31 e0       	ldi	r19, 0x01	; 1
     480:	f9 01       	movw	r30, r18
     482:	20 81       	ld	r18, Z
     484:	27 7d       	andi	r18, 0xD7	; 215
     486:	fc 01       	movw	r30, r24
     488:	20 83       	st	Z, r18
     48a:	80 e0       	ldi	r24, 0x00	; 0
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	a0 ea       	ldi	r26, 0xA0	; 160
     490:	b1 e4       	ldi	r27, 0x41	; 65
     492:	8b 83       	std	Y+3, r24	; 0x03
     494:	9c 83       	std	Y+4, r25	; 0x04
     496:	ad 83       	std	Y+5, r26	; 0x05
     498:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     49a:	20 e0       	ldi	r18, 0x00	; 0
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	4a e7       	ldi	r20, 0x7A	; 122
     4a0:	55 e4       	ldi	r21, 0x45	; 69
     4a2:	6b 81       	ldd	r22, Y+3	; 0x03
     4a4:	7c 81       	ldd	r23, Y+4	; 0x04
     4a6:	8d 81       	ldd	r24, Y+5	; 0x05
     4a8:	9e 81       	ldd	r25, Y+6	; 0x06
     4aa:	4b d7       	rcall	.+3734   	; 0x1342 <__mulsf3>
     4ac:	dc 01       	movw	r26, r24
     4ae:	cb 01       	movw	r24, r22
     4b0:	8f 83       	std	Y+7, r24	; 0x07
     4b2:	98 87       	std	Y+8, r25	; 0x08
     4b4:	a9 87       	std	Y+9, r26	; 0x09
     4b6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     4b8:	20 e0       	ldi	r18, 0x00	; 0
     4ba:	30 e0       	ldi	r19, 0x00	; 0
     4bc:	40 e8       	ldi	r20, 0x80	; 128
     4be:	5f e3       	ldi	r21, 0x3F	; 63
     4c0:	6f 81       	ldd	r22, Y+7	; 0x07
     4c2:	78 85       	ldd	r23, Y+8	; 0x08
     4c4:	89 85       	ldd	r24, Y+9	; 0x09
     4c6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4c8:	ee d5       	rcall	.+3036   	; 0x10a6 <__cmpsf2>
     4ca:	88 23       	and	r24, r24
     4cc:	2c f4       	brge	.+10     	; 0x4d8 <read_encoder_input+0x74>
		__ticks = 1;
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	9c 87       	std	Y+12, r25	; 0x0c
     4d4:	8b 87       	std	Y+11, r24	; 0x0b
     4d6:	3b c0       	rjmp	.+118    	; 0x54e <read_encoder_input+0xea>
	else if (__tmp > 65535)
     4d8:	20 e0       	ldi	r18, 0x00	; 0
     4da:	3f ef       	ldi	r19, 0xFF	; 255
     4dc:	4f e7       	ldi	r20, 0x7F	; 127
     4de:	57 e4       	ldi	r21, 0x47	; 71
     4e0:	6f 81       	ldd	r22, Y+7	; 0x07
     4e2:	78 85       	ldd	r23, Y+8	; 0x08
     4e4:	89 85       	ldd	r24, Y+9	; 0x09
     4e6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4e8:	28 d7       	rcall	.+3664   	; 0x133a <__gesf2>
     4ea:	18 16       	cp	r1, r24
     4ec:	3c f5       	brge	.+78     	; 0x53c <read_encoder_input+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     4ee:	20 e0       	ldi	r18, 0x00	; 0
     4f0:	30 e0       	ldi	r19, 0x00	; 0
     4f2:	40 e2       	ldi	r20, 0x20	; 32
     4f4:	51 e4       	ldi	r21, 0x41	; 65
     4f6:	6b 81       	ldd	r22, Y+3	; 0x03
     4f8:	7c 81       	ldd	r23, Y+4	; 0x04
     4fa:	8d 81       	ldd	r24, Y+5	; 0x05
     4fc:	9e 81       	ldd	r25, Y+6	; 0x06
     4fe:	21 d7       	rcall	.+3650   	; 0x1342 <__mulsf3>
     500:	dc 01       	movw	r26, r24
     502:	cb 01       	movw	r24, r22
     504:	bc 01       	movw	r22, r24
     506:	cd 01       	movw	r24, r26
     508:	3a d6       	rcall	.+3188   	; 0x117e <__fixunssfsi>
     50a:	dc 01       	movw	r26, r24
     50c:	cb 01       	movw	r24, r22
     50e:	9c 87       	std	Y+12, r25	; 0x0c
     510:	8b 87       	std	Y+11, r24	; 0x0b
     512:	0f c0       	rjmp	.+30     	; 0x532 <read_encoder_input+0xce>
     514:	80 e9       	ldi	r24, 0x90	; 144
     516:	91 e0       	ldi	r25, 0x01	; 1
     518:	9e 87       	std	Y+14, r25	; 0x0e
     51a:	8d 87       	std	Y+13, r24	; 0x0d
     51c:	8d 85       	ldd	r24, Y+13	; 0x0d
     51e:	9e 85       	ldd	r25, Y+14	; 0x0e
     520:	01 97       	sbiw	r24, 0x01	; 1
     522:	f1 f7       	brne	.-4      	; 0x520 <read_encoder_input+0xbc>
     524:	9e 87       	std	Y+14, r25	; 0x0e
     526:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     528:	8b 85       	ldd	r24, Y+11	; 0x0b
     52a:	9c 85       	ldd	r25, Y+12	; 0x0c
     52c:	01 97       	sbiw	r24, 0x01	; 1
     52e:	9c 87       	std	Y+12, r25	; 0x0c
     530:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     532:	8b 85       	ldd	r24, Y+11	; 0x0b
     534:	9c 85       	ldd	r25, Y+12	; 0x0c
     536:	00 97       	sbiw	r24, 0x00	; 0
     538:	69 f7       	brne	.-38     	; 0x514 <read_encoder_input+0xb0>
     53a:	13 c0       	rjmp	.+38     	; 0x562 <read_encoder_input+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     53c:	6f 81       	ldd	r22, Y+7	; 0x07
     53e:	78 85       	ldd	r23, Y+8	; 0x08
     540:	89 85       	ldd	r24, Y+9	; 0x09
     542:	9a 85       	ldd	r25, Y+10	; 0x0a
     544:	1c d6       	rcall	.+3128   	; 0x117e <__fixunssfsi>
     546:	dc 01       	movw	r26, r24
     548:	cb 01       	movw	r24, r22
     54a:	9c 87       	std	Y+12, r25	; 0x0c
     54c:	8b 87       	std	Y+11, r24	; 0x0b
     54e:	8b 85       	ldd	r24, Y+11	; 0x0b
     550:	9c 85       	ldd	r25, Y+12	; 0x0c
     552:	98 8b       	std	Y+16, r25	; 0x10
     554:	8f 87       	std	Y+15, r24	; 0x0f
     556:	8f 85       	ldd	r24, Y+15	; 0x0f
     558:	98 89       	ldd	r25, Y+16	; 0x10
     55a:	01 97       	sbiw	r24, 0x01	; 1
     55c:	f1 f7       	brne	.-4      	; 0x55a <read_encoder_input+0xf6>
     55e:	98 8b       	std	Y+16, r25	; 0x10
     560:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
     562:	86 e0       	ldi	r24, 0x06	; 6
     564:	91 e0       	ldi	r25, 0x01	; 1
     566:	fc 01       	movw	r30, r24
     568:	80 81       	ld	r24, Z
     56a:	88 2f       	mov	r24, r24
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	98 2f       	mov	r25, r24
     570:	88 27       	eor	r24, r24
     572:	9a 83       	std	Y+2, r25	; 0x02
     574:	89 83       	std	Y+1, r24	; 0x01
	PORTH|=(1<<SEL);
     576:	82 e0       	ldi	r24, 0x02	; 2
     578:	91 e0       	ldi	r25, 0x01	; 1
     57a:	22 e0       	ldi	r18, 0x02	; 2
     57c:	31 e0       	ldi	r19, 0x01	; 1
     57e:	f9 01       	movw	r30, r18
     580:	20 81       	ld	r18, Z
     582:	28 60       	ori	r18, 0x08	; 8
     584:	fc 01       	movw	r30, r24
     586:	20 83       	st	Z, r18
     588:	80 e0       	ldi	r24, 0x00	; 0
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	a0 ea       	ldi	r26, 0xA0	; 160
     58e:	b1 e4       	ldi	r27, 0x41	; 65
     590:	89 8b       	std	Y+17, r24	; 0x11
     592:	9a 8b       	std	Y+18, r25	; 0x12
     594:	ab 8b       	std	Y+19, r26	; 0x13
     596:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     598:	20 e0       	ldi	r18, 0x00	; 0
     59a:	30 e0       	ldi	r19, 0x00	; 0
     59c:	4a e7       	ldi	r20, 0x7A	; 122
     59e:	55 e4       	ldi	r21, 0x45	; 69
     5a0:	69 89       	ldd	r22, Y+17	; 0x11
     5a2:	7a 89       	ldd	r23, Y+18	; 0x12
     5a4:	8b 89       	ldd	r24, Y+19	; 0x13
     5a6:	9c 89       	ldd	r25, Y+20	; 0x14
     5a8:	cc d6       	rcall	.+3480   	; 0x1342 <__mulsf3>
     5aa:	dc 01       	movw	r26, r24
     5ac:	cb 01       	movw	r24, r22
     5ae:	8d 8b       	std	Y+21, r24	; 0x15
     5b0:	9e 8b       	std	Y+22, r25	; 0x16
     5b2:	af 8b       	std	Y+23, r26	; 0x17
     5b4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     5b6:	20 e0       	ldi	r18, 0x00	; 0
     5b8:	30 e0       	ldi	r19, 0x00	; 0
     5ba:	40 e8       	ldi	r20, 0x80	; 128
     5bc:	5f e3       	ldi	r21, 0x3F	; 63
     5be:	6d 89       	ldd	r22, Y+21	; 0x15
     5c0:	7e 89       	ldd	r23, Y+22	; 0x16
     5c2:	8f 89       	ldd	r24, Y+23	; 0x17
     5c4:	98 8d       	ldd	r25, Y+24	; 0x18
     5c6:	6f d5       	rcall	.+2782   	; 0x10a6 <__cmpsf2>
     5c8:	88 23       	and	r24, r24
     5ca:	2c f4       	brge	.+10     	; 0x5d6 <read_encoder_input+0x172>
		__ticks = 1;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	9a 8f       	std	Y+26, r25	; 0x1a
     5d2:	89 8f       	std	Y+25, r24	; 0x19
     5d4:	3b c0       	rjmp	.+118    	; 0x64c <read_encoder_input+0x1e8>
	else if (__tmp > 65535)
     5d6:	20 e0       	ldi	r18, 0x00	; 0
     5d8:	3f ef       	ldi	r19, 0xFF	; 255
     5da:	4f e7       	ldi	r20, 0x7F	; 127
     5dc:	57 e4       	ldi	r21, 0x47	; 71
     5de:	6d 89       	ldd	r22, Y+21	; 0x15
     5e0:	7e 89       	ldd	r23, Y+22	; 0x16
     5e2:	8f 89       	ldd	r24, Y+23	; 0x17
     5e4:	98 8d       	ldd	r25, Y+24	; 0x18
     5e6:	a9 d6       	rcall	.+3410   	; 0x133a <__gesf2>
     5e8:	18 16       	cp	r1, r24
     5ea:	3c f5       	brge	.+78     	; 0x63a <read_encoder_input+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     5ec:	20 e0       	ldi	r18, 0x00	; 0
     5ee:	30 e0       	ldi	r19, 0x00	; 0
     5f0:	40 e2       	ldi	r20, 0x20	; 32
     5f2:	51 e4       	ldi	r21, 0x41	; 65
     5f4:	69 89       	ldd	r22, Y+17	; 0x11
     5f6:	7a 89       	ldd	r23, Y+18	; 0x12
     5f8:	8b 89       	ldd	r24, Y+19	; 0x13
     5fa:	9c 89       	ldd	r25, Y+20	; 0x14
     5fc:	a2 d6       	rcall	.+3396   	; 0x1342 <__mulsf3>
     5fe:	dc 01       	movw	r26, r24
     600:	cb 01       	movw	r24, r22
     602:	bc 01       	movw	r22, r24
     604:	cd 01       	movw	r24, r26
     606:	bb d5       	rcall	.+2934   	; 0x117e <__fixunssfsi>
     608:	dc 01       	movw	r26, r24
     60a:	cb 01       	movw	r24, r22
     60c:	9a 8f       	std	Y+26, r25	; 0x1a
     60e:	89 8f       	std	Y+25, r24	; 0x19
     610:	0f c0       	rjmp	.+30     	; 0x630 <read_encoder_input+0x1cc>
     612:	80 e9       	ldi	r24, 0x90	; 144
     614:	91 e0       	ldi	r25, 0x01	; 1
     616:	9c 8f       	std	Y+28, r25	; 0x1c
     618:	8b 8f       	std	Y+27, r24	; 0x1b
     61a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     61c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     61e:	01 97       	sbiw	r24, 0x01	; 1
     620:	f1 f7       	brne	.-4      	; 0x61e <read_encoder_input+0x1ba>
     622:	9c 8f       	std	Y+28, r25	; 0x1c
     624:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     626:	89 8d       	ldd	r24, Y+25	; 0x19
     628:	9a 8d       	ldd	r25, Y+26	; 0x1a
     62a:	01 97       	sbiw	r24, 0x01	; 1
     62c:	9a 8f       	std	Y+26, r25	; 0x1a
     62e:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     630:	89 8d       	ldd	r24, Y+25	; 0x19
     632:	9a 8d       	ldd	r25, Y+26	; 0x1a
     634:	00 97       	sbiw	r24, 0x00	; 0
     636:	69 f7       	brne	.-38     	; 0x612 <read_encoder_input+0x1ae>
     638:	13 c0       	rjmp	.+38     	; 0x660 <read_encoder_input+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     63a:	6d 89       	ldd	r22, Y+21	; 0x15
     63c:	7e 89       	ldd	r23, Y+22	; 0x16
     63e:	8f 89       	ldd	r24, Y+23	; 0x17
     640:	98 8d       	ldd	r25, Y+24	; 0x18
     642:	9d d5       	rcall	.+2874   	; 0x117e <__fixunssfsi>
     644:	dc 01       	movw	r26, r24
     646:	cb 01       	movw	r24, r22
     648:	9a 8f       	std	Y+26, r25	; 0x1a
     64a:	89 8f       	std	Y+25, r24	; 0x19
     64c:	89 8d       	ldd	r24, Y+25	; 0x19
     64e:	9a 8d       	ldd	r25, Y+26	; 0x1a
     650:	9e 8f       	std	Y+30, r25	; 0x1e
     652:	8d 8f       	std	Y+29, r24	; 0x1d
     654:	8d 8d       	ldd	r24, Y+29	; 0x1d
     656:	9e 8d       	ldd	r25, Y+30	; 0x1e
     658:	01 97       	sbiw	r24, 0x01	; 1
     65a:	f1 f7       	brne	.-4      	; 0x658 <read_encoder_input+0x1f4>
     65c:	9e 8f       	std	Y+30, r25	; 0x1e
     65e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20); //delay about 20 ms
	
	//printf("Motor encoder data : %i\n",motor_encoder_data);
	motor_encoder_data|= (PINK&0xFF); // read MSB
     660:	86 e0       	ldi	r24, 0x06	; 6
     662:	91 e0       	ldi	r25, 0x01	; 1
     664:	fc 01       	movw	r30, r24
     666:	80 81       	ld	r24, Z
     668:	88 2f       	mov	r24, r24
     66a:	90 e0       	ldi	r25, 0x00	; 0
     66c:	99 27       	eor	r25, r25
     66e:	29 81       	ldd	r18, Y+1	; 0x01
     670:	3a 81       	ldd	r19, Y+2	; 0x02
     672:	82 2b       	or	r24, r18
     674:	93 2b       	or	r25, r19
     676:	9a 83       	std	Y+2, r25	; 0x02
     678:	89 83       	std	Y+1, r24	; 0x01
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
     67a:	82 e0       	ldi	r24, 0x02	; 2
     67c:	91 e0       	ldi	r25, 0x01	; 1
     67e:	22 e0       	ldi	r18, 0x02	; 2
     680:	31 e0       	ldi	r19, 0x01	; 1
     682:	f9 01       	movw	r30, r18
     684:	20 81       	ld	r18, Z
     686:	2f 7b       	andi	r18, 0xBF	; 191
     688:	fc 01       	movw	r30, r24
     68a:	20 83       	st	Z, r18
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	a0 ea       	ldi	r26, 0xA0	; 160
     692:	b0 e4       	ldi	r27, 0x40	; 64
     694:	8f 8f       	std	Y+31, r24	; 0x1f
     696:	98 a3       	std	Y+32, r25	; 0x20
     698:	a9 a3       	std	Y+33, r26	; 0x21
     69a:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     69c:	20 e0       	ldi	r18, 0x00	; 0
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	4a e7       	ldi	r20, 0x7A	; 122
     6a2:	55 e4       	ldi	r21, 0x45	; 69
     6a4:	6f 8d       	ldd	r22, Y+31	; 0x1f
     6a6:	78 a1       	ldd	r23, Y+32	; 0x20
     6a8:	89 a1       	ldd	r24, Y+33	; 0x21
     6aa:	9a a1       	ldd	r25, Y+34	; 0x22
     6ac:	4a d6       	rcall	.+3220   	; 0x1342 <__mulsf3>
     6ae:	dc 01       	movw	r26, r24
     6b0:	cb 01       	movw	r24, r22
     6b2:	8b a3       	std	Y+35, r24	; 0x23
     6b4:	9c a3       	std	Y+36, r25	; 0x24
     6b6:	ad a3       	std	Y+37, r26	; 0x25
     6b8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     6ba:	20 e0       	ldi	r18, 0x00	; 0
     6bc:	30 e0       	ldi	r19, 0x00	; 0
     6be:	40 e8       	ldi	r20, 0x80	; 128
     6c0:	5f e3       	ldi	r21, 0x3F	; 63
     6c2:	6b a1       	ldd	r22, Y+35	; 0x23
     6c4:	7c a1       	ldd	r23, Y+36	; 0x24
     6c6:	8d a1       	ldd	r24, Y+37	; 0x25
     6c8:	9e a1       	ldd	r25, Y+38	; 0x26
     6ca:	ed d4       	rcall	.+2522   	; 0x10a6 <__cmpsf2>
     6cc:	88 23       	and	r24, r24
     6ce:	2c f4       	brge	.+10     	; 0x6da <read_encoder_input+0x276>
		__ticks = 1;
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	98 a7       	std	Y+40, r25	; 0x28
     6d6:	8f a3       	std	Y+39, r24	; 0x27
     6d8:	3b c0       	rjmp	.+118    	; 0x750 <read_encoder_input+0x2ec>
	else if (__tmp > 65535)
     6da:	20 e0       	ldi	r18, 0x00	; 0
     6dc:	3f ef       	ldi	r19, 0xFF	; 255
     6de:	4f e7       	ldi	r20, 0x7F	; 127
     6e0:	57 e4       	ldi	r21, 0x47	; 71
     6e2:	6b a1       	ldd	r22, Y+35	; 0x23
     6e4:	7c a1       	ldd	r23, Y+36	; 0x24
     6e6:	8d a1       	ldd	r24, Y+37	; 0x25
     6e8:	9e a1       	ldd	r25, Y+38	; 0x26
     6ea:	27 d6       	rcall	.+3150   	; 0x133a <__gesf2>
     6ec:	18 16       	cp	r1, r24
     6ee:	3c f5       	brge	.+78     	; 0x73e <read_encoder_input+0x2da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6f0:	20 e0       	ldi	r18, 0x00	; 0
     6f2:	30 e0       	ldi	r19, 0x00	; 0
     6f4:	40 e2       	ldi	r20, 0x20	; 32
     6f6:	51 e4       	ldi	r21, 0x41	; 65
     6f8:	6f 8d       	ldd	r22, Y+31	; 0x1f
     6fa:	78 a1       	ldd	r23, Y+32	; 0x20
     6fc:	89 a1       	ldd	r24, Y+33	; 0x21
     6fe:	9a a1       	ldd	r25, Y+34	; 0x22
     700:	20 d6       	rcall	.+3136   	; 0x1342 <__mulsf3>
     702:	dc 01       	movw	r26, r24
     704:	cb 01       	movw	r24, r22
     706:	bc 01       	movw	r22, r24
     708:	cd 01       	movw	r24, r26
     70a:	39 d5       	rcall	.+2674   	; 0x117e <__fixunssfsi>
     70c:	dc 01       	movw	r26, r24
     70e:	cb 01       	movw	r24, r22
     710:	98 a7       	std	Y+40, r25	; 0x28
     712:	8f a3       	std	Y+39, r24	; 0x27
     714:	0f c0       	rjmp	.+30     	; 0x734 <read_encoder_input+0x2d0>
     716:	80 e9       	ldi	r24, 0x90	; 144
     718:	91 e0       	ldi	r25, 0x01	; 1
     71a:	9a a7       	std	Y+42, r25	; 0x2a
     71c:	89 a7       	std	Y+41, r24	; 0x29
     71e:	89 a5       	ldd	r24, Y+41	; 0x29
     720:	9a a5       	ldd	r25, Y+42	; 0x2a
     722:	01 97       	sbiw	r24, 0x01	; 1
     724:	f1 f7       	brne	.-4      	; 0x722 <read_encoder_input+0x2be>
     726:	9a a7       	std	Y+42, r25	; 0x2a
     728:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     72a:	8f a1       	ldd	r24, Y+39	; 0x27
     72c:	98 a5       	ldd	r25, Y+40	; 0x28
     72e:	01 97       	sbiw	r24, 0x01	; 1
     730:	98 a7       	std	Y+40, r25	; 0x28
     732:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     734:	8f a1       	ldd	r24, Y+39	; 0x27
     736:	98 a5       	ldd	r25, Y+40	; 0x28
     738:	00 97       	sbiw	r24, 0x00	; 0
     73a:	69 f7       	brne	.-38     	; 0x716 <read_encoder_input+0x2b2>
     73c:	13 c0       	rjmp	.+38     	; 0x764 <read_encoder_input+0x300>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     73e:	6b a1       	ldd	r22, Y+35	; 0x23
     740:	7c a1       	ldd	r23, Y+36	; 0x24
     742:	8d a1       	ldd	r24, Y+37	; 0x25
     744:	9e a1       	ldd	r25, Y+38	; 0x26
     746:	1b d5       	rcall	.+2614   	; 0x117e <__fixunssfsi>
     748:	dc 01       	movw	r26, r24
     74a:	cb 01       	movw	r24, r22
     74c:	98 a7       	std	Y+40, r25	; 0x28
     74e:	8f a3       	std	Y+39, r24	; 0x27
     750:	8f a1       	ldd	r24, Y+39	; 0x27
     752:	98 a5       	ldd	r25, Y+40	; 0x28
     754:	9c a7       	std	Y+44, r25	; 0x2c
     756:	8b a7       	std	Y+43, r24	; 0x2b
     758:	8b a5       	ldd	r24, Y+43	; 0x2b
     75a:	9c a5       	ldd	r25, Y+44	; 0x2c
     75c:	01 97       	sbiw	r24, 0x01	; 1
     75e:	f1 f7       	brne	.-4      	; 0x75c <read_encoder_input+0x2f8>
     760:	9c a7       	std	Y+44, r25	; 0x2c
     762:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
     764:	82 e0       	ldi	r24, 0x02	; 2
     766:	91 e0       	ldi	r25, 0x01	; 1
     768:	22 e0       	ldi	r18, 0x02	; 2
     76a:	31 e0       	ldi	r19, 0x01	; 1
     76c:	f9 01       	movw	r30, r18
     76e:	20 81       	ld	r18, Z
     770:	20 66       	ori	r18, 0x60	; 96
     772:	fc 01       	movw	r30, r24
     774:	20 83       	st	Z, r18

	//if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
     776:	89 81       	ldd	r24, Y+1	; 0x01
     778:	9a 81       	ldd	r25, Y+2	; 0x02
}
     77a:	ac 96       	adiw	r28, 0x2c	; 44
     77c:	0f b6       	in	r0, 0x3f	; 63
     77e:	f8 94       	cli
     780:	de bf       	out	0x3e, r29	; 62
     782:	0f be       	out	0x3f, r0	; 63
     784:	cd bf       	out	0x3d, r28	; 61
     786:	df 91       	pop	r29
     788:	cf 91       	pop	r28
     78a:	08 95       	ret

0000078c <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(uint8_t speed_data){
     78c:	cf 93       	push	r28
     78e:	df 93       	push	r29
     790:	00 d0       	rcall	.+0      	; 0x792 <send_motor_speed+0x6>
     792:	00 d0       	rcall	.+0      	; 0x794 <send_motor_speed+0x8>
     794:	cd b7       	in	r28, 0x3d	; 61
     796:	de b7       	in	r29, 0x3e	; 62
     798:	8e 83       	std	Y+6, r24	; 0x06
	
	//if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
		/*Message for TWI format*/
		int8_t messageBuf[4];

		uint8_t motor_strength=speed_data;
     79a:	8e 81       	ldd	r24, Y+6	; 0x06
     79c:	89 83       	std	Y+1, r24	; 0x01
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
     79e:	80 e5       	ldi	r24, 0x50	; 80
     7a0:	8a 83       	std	Y+2, r24	; 0x02
		messageBuf[1] = 0x00;             // The first byte is used for commands.
     7a2:	1b 82       	std	Y+3, r1	; 0x03
		//else{
		
			//PORTH&=~(1<<DIR);
		//	motor_strength= abs(motor_strength-255);// to scale 
	//	}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
     7a4:	89 81       	ldd	r24, Y+1	; 0x01
     7a6:	8c 83       	std	Y+4, r24	; 0x04
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
     7a8:	ce 01       	movw	r24, r28
     7aa:	02 96       	adiw	r24, 0x02	; 2
     7ac:	63 e0       	ldi	r22, 0x03	; 3
     7ae:	be d2       	rcall	.+1404   	; 0xd2c <TWI_Start_Transceiver_With_Data>
	
	//}
}
     7b0:	26 96       	adiw	r28, 0x06	; 6
     7b2:	0f b6       	in	r0, 0x3f	; 63
     7b4:	f8 94       	cli
     7b6:	de bf       	out	0x3e, r29	; 62
     7b8:	0f be       	out	0x3f, r0	; 63
     7ba:	cd bf       	out	0x3d, r28	; 61
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	08 95       	ret

000007c2 <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	1f 92       	push	r1
     7c8:	cd b7       	in	r28, 0x3d	; 61
     7ca:	de b7       	in	r29, 0x3e	; 62
     7cc:	89 83       	std	Y+1, r24	; 0x01
	if (input_joy>0){
     7ce:	89 81       	ldd	r24, Y+1	; 0x01
     7d0:	18 16       	cp	r1, r24
     7d2:	54 f4       	brge	.+20     	; 0x7e8 <set_motor_dir+0x26>
			PORTH|=(1<< DIR);
     7d4:	82 e0       	ldi	r24, 0x02	; 2
     7d6:	91 e0       	ldi	r25, 0x01	; 1
     7d8:	22 e0       	ldi	r18, 0x02	; 2
     7da:	31 e0       	ldi	r19, 0x01	; 1
     7dc:	f9 01       	movw	r30, r18
     7de:	20 81       	ld	r18, Z
     7e0:	22 60       	ori	r18, 0x02	; 2
     7e2:	fc 01       	movw	r30, r24
     7e4:	20 83       	st	Z, r18
     7e6:	09 c0       	rjmp	.+18     	; 0x7fa <set_motor_dir+0x38>
	}
	else{
		PORTH&=~(1<<DIR);
     7e8:	82 e0       	ldi	r24, 0x02	; 2
     7ea:	91 e0       	ldi	r25, 0x01	; 1
     7ec:	22 e0       	ldi	r18, 0x02	; 2
     7ee:	31 e0       	ldi	r19, 0x01	; 1
     7f0:	f9 01       	movw	r30, r18
     7f2:	20 81       	ld	r18, Z
     7f4:	2d 7f       	andi	r18, 0xFD	; 253
     7f6:	fc 01       	movw	r30, r24
     7f8:	20 83       	st	Z, r18
	}
	
	
	
}
     7fa:	0f 90       	pop	r0
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	08 95       	ret

00000802 <MCP2515_init>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
     802:	cf 93       	push	r28
     804:	df 93       	push	r29
     806:	cd b7       	in	r28, 0x3d	; 61
     808:	de b7       	in	r29, 0x3e	; 62
     80a:	f9 d1       	rcall	.+1010   	; 0xbfe <SPI_master_init>
     80c:	30 d0       	rcall	.+96     	; 0x86e <reset_MCP2515>
     80e:	df 91       	pop	r29
     810:	cf 91       	pop	r28
     812:	08 95       	ret

00000814 <read_MCP2515>:
     814:	cf 93       	push	r28
     816:	df 93       	push	r29
     818:	1f 92       	push	r1
     81a:	1f 92       	push	r1
     81c:	cd b7       	in	r28, 0x3d	; 61
     81e:	de b7       	in	r29, 0x3e	; 62
     820:	8a 83       	std	Y+2, r24	; 0x02
     822:	52 d2       	rcall	.+1188   	; 0xcc8 <spi_chipselect_deactivate>
     824:	83 e0       	ldi	r24, 0x03	; 3
     826:	16 d2       	rcall	.+1068   	; 0xc54 <send_master_SPI>
     828:	8a 81       	ldd	r24, Y+2	; 0x02
     82a:	14 d2       	rcall	.+1064   	; 0xc54 <send_master_SPI>
     82c:	29 d2       	rcall	.+1106   	; 0xc80 <read_master_SPI>
     82e:	89 83       	std	Y+1, r24	; 0x01
     830:	3b d2       	rcall	.+1142   	; 0xca8 <spi_chipselect_activate>
     832:	89 81       	ldd	r24, Y+1	; 0x01
     834:	0f 90       	pop	r0
     836:	0f 90       	pop	r0
     838:	df 91       	pop	r29
     83a:	cf 91       	pop	r28
     83c:	08 95       	ret

0000083e <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
     83e:	cf 93       	push	r28
     840:	df 93       	push	r29
     842:	00 d0       	rcall	.+0      	; 0x844 <bit_modify_MCP2515+0x6>
     844:	cd b7       	in	r28, 0x3d	; 61
     846:	de b7       	in	r29, 0x3e	; 62
     848:	89 83       	std	Y+1, r24	; 0x01
     84a:	6a 83       	std	Y+2, r22	; 0x02
     84c:	4b 83       	std	Y+3, r20	; 0x03
	spi_chipselect_deactivate();
     84e:	3c d2       	rcall	.+1144   	; 0xcc8 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
     850:	85 e0       	ldi	r24, 0x05	; 5
     852:	00 d2       	rcall	.+1024   	; 0xc54 <send_master_SPI>
	send_master_SPI(address);
     854:	89 81       	ldd	r24, Y+1	; 0x01
     856:	fe d1       	rcall	.+1020   	; 0xc54 <send_master_SPI>
	send_master_SPI(mask_byte);
     858:	8a 81       	ldd	r24, Y+2	; 0x02
     85a:	fc d1       	rcall	.+1016   	; 0xc54 <send_master_SPI>
	send_master_SPI(data);
     85c:	8b 81       	ldd	r24, Y+3	; 0x03
     85e:	fa d1       	rcall	.+1012   	; 0xc54 <send_master_SPI>
	spi_chipselect_activate();
     860:	23 d2       	rcall	.+1094   	; 0xca8 <spi_chipselect_activate>
}
     862:	0f 90       	pop	r0
     864:	0f 90       	pop	r0
     866:	0f 90       	pop	r0
     868:	df 91       	pop	r29
     86a:	cf 91       	pop	r28
     86c:	08 95       	ret

0000086e <reset_MCP2515>:

void reset_MCP2515(){
     86e:	cf 93       	push	r28
     870:	df 93       	push	r29
     872:	cd b7       	in	r28, 0x3d	; 61
     874:	de b7       	in	r29, 0x3e	; 62
	spi_chipselect_deactivate();
     876:	28 d2       	rcall	.+1104   	; 0xcc8 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
     878:	80 ec       	ldi	r24, 0xC0	; 192
     87a:	ec d1       	rcall	.+984    	; 0xc54 <send_master_SPI>
	spi_chipselect_activate();
     87c:	15 d2       	rcall	.+1066   	; 0xca8 <spi_chipselect_activate>
}
     87e:	df 91       	pop	r29
     880:	cf 91       	pop	r28
     882:	08 95       	ret

00000884 <speed_regulator>:

void set_encoder_max(int value){
	encoder_max = value;
}

uint8_t speed_regulator(int8_t input_joy, float t){
     884:	cf 93       	push	r28
     886:	df 93       	push	r29
     888:	cd b7       	in	r28, 0x3d	; 61
     88a:	de b7       	in	r29, 0x3e	; 62
     88c:	a6 97       	sbiw	r28, 0x26	; 38
     88e:	0f b6       	in	r0, 0x3f	; 63
     890:	f8 94       	cli
     892:	de bf       	out	0x3e, r29	; 62
     894:	0f be       	out	0x3f, r0	; 63
     896:	cd bf       	out	0x3d, r28	; 61
     898:	8c 8f       	std	Y+28, r24	; 0x1c
     89a:	4d 8f       	std	Y+29, r20	; 0x1d
     89c:	5e 8f       	std	Y+30, r21	; 0x1e
     89e:	6f 8f       	std	Y+31, r22	; 0x1f
     8a0:	78 a3       	std	Y+32, r23	; 0x20
	//printf("input_joy %i\n", input_joy);
	//int K_p = -10000;
	//int K_i = -10000;
	
	
	int16_t motor_pos = abs(read_encoder_input());
     8a2:	e0 dd       	rcall	.-1088   	; 0x464 <read_encoder_input>
     8a4:	99 23       	and	r25, r25
     8a6:	1c f4       	brge	.+6      	; 0x8ae <speed_regulator+0x2a>
     8a8:	91 95       	neg	r25
     8aa:	81 95       	neg	r24
     8ac:	91 09       	sbc	r25, r1
     8ae:	9b 83       	std	Y+3, r25	; 0x03
     8b0:	8a 83       	std	Y+2, r24	; 0x02
	float e=0;
     8b2:	1c 82       	std	Y+4, r1	; 0x04
     8b4:	1d 82       	std	Y+5, r1	; 0x05
     8b6:	1e 82       	std	Y+6, r1	; 0x06
     8b8:	1f 82       	std	Y+7, r1	; 0x07
	if(abs(input_joy)<10){
     8ba:	8c 8d       	ldd	r24, Y+28	; 0x1c
     8bc:	99 27       	eor	r25, r25
     8be:	87 fd       	sbrc	r24, 7
     8c0:	90 95       	com	r25
     8c2:	87 3f       	cpi	r24, 0xF7	; 247
     8c4:	2f ef       	ldi	r18, 0xFF	; 255
     8c6:	92 07       	cpc	r25, r18
     8c8:	4c f0       	brlt	.+18     	; 0x8dc <speed_regulator+0x58>
     8ca:	8c 8d       	ldd	r24, Y+28	; 0x1c
     8cc:	99 27       	eor	r25, r25
     8ce:	87 fd       	sbrc	r24, 7
     8d0:	90 95       	com	r25
     8d2:	8a 30       	cpi	r24, 0x0A	; 10
     8d4:	91 05       	cpc	r25, r1
     8d6:	14 f4       	brge	.+4      	; 0x8dc <speed_regulator+0x58>
		return 0;
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	de c0       	rjmp	.+444    	; 0xa98 <speed_regulator+0x214>
	}
	
	//printf("motor_pos %i, input_joy %i\n", motor_pos, input_joy);
	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
     8dc:	8c 8d       	ldd	r24, Y+28	; 0x1c
     8de:	99 27       	eor	r25, r25
     8e0:	87 fd       	sbrc	r24, 7
     8e2:	90 95       	com	r25
     8e4:	99 23       	and	r25, r25
     8e6:	1c f4       	brge	.+6      	; 0x8ee <speed_regulator+0x6a>
     8e8:	91 95       	neg	r25
     8ea:	81 95       	neg	r24
     8ec:	91 09       	sbc	r25, r1
     8ee:	24 e6       	ldi	r18, 0x64	; 100
     8f0:	30 e0       	ldi	r19, 0x00	; 0
     8f2:	f9 01       	movw	r30, r18
     8f4:	e8 1b       	sub	r30, r24
     8f6:	f9 0b       	sbc	r31, r25
     8f8:	80 91 06 02 	lds	r24, 0x0206
     8fc:	90 91 07 02 	lds	r25, 0x0207
     900:	24 e6       	ldi	r18, 0x64	; 100
     902:	30 e0       	ldi	r19, 0x00	; 0
     904:	b9 01       	movw	r22, r18
     906:	80 d5       	rcall	.+2816   	; 0x1408 <__divmodhi4>
     908:	cb 01       	movw	r24, r22
     90a:	9c 01       	movw	r18, r24
     90c:	e2 9f       	mul	r30, r18
     90e:	c0 01       	movw	r24, r0
     910:	e3 9f       	mul	r30, r19
     912:	90 0d       	add	r25, r0
     914:	f2 9f       	mul	r31, r18
     916:	90 0d       	add	r25, r0
     918:	11 24       	eor	r1, r1
     91a:	aa 27       	eor	r26, r26
     91c:	97 fd       	sbrc	r25, 7
     91e:	a0 95       	com	r26
     920:	ba 2f       	mov	r27, r26
     922:	bc 01       	movw	r22, r24
     924:	cd 01       	movw	r24, r26
     926:	59 d4       	rcall	.+2226   	; 0x11da <__floatsisf>
     928:	dc 01       	movw	r26, r24
     92a:	cb 01       	movw	r24, r22
     92c:	88 87       	std	Y+8, r24	; 0x08
     92e:	99 87       	std	Y+9, r25	; 0x09
     930:	aa 87       	std	Y+10, r26	; 0x0a
     932:	bb 87       	std	Y+11, r27	; 0x0b
	
	e = joy_value - motor_pos; 
     934:	8a 81       	ldd	r24, Y+2	; 0x02
     936:	9b 81       	ldd	r25, Y+3	; 0x03
     938:	aa 27       	eor	r26, r26
     93a:	97 fd       	sbrc	r25, 7
     93c:	a0 95       	com	r26
     93e:	ba 2f       	mov	r27, r26
     940:	bc 01       	movw	r22, r24
     942:	cd 01       	movw	r24, r26
     944:	4a d4       	rcall	.+2196   	; 0x11da <__floatsisf>
     946:	dc 01       	movw	r26, r24
     948:	cb 01       	movw	r24, r22
     94a:	9c 01       	movw	r18, r24
     94c:	ad 01       	movw	r20, r26
     94e:	68 85       	ldd	r22, Y+8	; 0x08
     950:	79 85       	ldd	r23, Y+9	; 0x09
     952:	8a 85       	ldd	r24, Y+10	; 0x0a
     954:	9b 85       	ldd	r25, Y+11	; 0x0b
     956:	42 d3       	rcall	.+1668   	; 0xfdc <__subsf3>
     958:	dc 01       	movw	r26, r24
     95a:	cb 01       	movw	r24, r22
     95c:	8c 83       	std	Y+4, r24	; 0x04
     95e:	9d 83       	std	Y+5, r25	; 0x05
     960:	ae 83       	std	Y+6, r26	; 0x06
     962:	bf 83       	std	Y+7, r27	; 0x07
	//printf("e: %i\n", e);
	
	float P = e*Kp;
     964:	2c ea       	ldi	r18, 0xAC	; 172
     966:	35 ec       	ldi	r19, 0xC5	; 197
     968:	47 e2       	ldi	r20, 0x27	; 39
     96a:	57 eb       	ldi	r21, 0xB7	; 183
     96c:	6c 81       	ldd	r22, Y+4	; 0x04
     96e:	7d 81       	ldd	r23, Y+5	; 0x05
     970:	8e 81       	ldd	r24, Y+6	; 0x06
     972:	9f 81       	ldd	r25, Y+7	; 0x07
     974:	e6 d4       	rcall	.+2508   	; 0x1342 <__mulsf3>
     976:	dc 01       	movw	r26, r24
     978:	cb 01       	movw	r24, r22
     97a:	8c 87       	std	Y+12, r24	; 0x0c
     97c:	9d 87       	std	Y+13, r25	; 0x0d
     97e:	ae 87       	std	Y+14, r26	; 0x0e
     980:	bf 87       	std	Y+15, r27	; 0x0f
	//printf("P: %d\n", P);
	
	float integrateError = e+previousError;
     982:	80 91 1c 02 	lds	r24, 0x021C
     986:	90 91 1d 02 	lds	r25, 0x021D
     98a:	a0 91 1e 02 	lds	r26, 0x021E
     98e:	b0 91 1f 02 	lds	r27, 0x021F
     992:	9c 01       	movw	r18, r24
     994:	ad 01       	movw	r20, r26
     996:	6c 81       	ldd	r22, Y+4	; 0x04
     998:	7d 81       	ldd	r23, Y+5	; 0x05
     99a:	8e 81       	ldd	r24, Y+6	; 0x06
     99c:	9f 81       	ldd	r25, Y+7	; 0x07
     99e:	1f d3       	rcall	.+1598   	; 0xfde <__addsf3>
     9a0:	dc 01       	movw	r26, r24
     9a2:	cb 01       	movw	r24, r22
     9a4:	88 8b       	std	Y+16, r24	; 0x10
     9a6:	99 8b       	std	Y+17, r25	; 0x11
     9a8:	aa 8b       	std	Y+18, r26	; 0x12
     9aa:	bb 8b       	std	Y+19, r27	; 0x13
	float I=t*integrateError * Ki;
     9ac:	28 89       	ldd	r18, Y+16	; 0x10
     9ae:	39 89       	ldd	r19, Y+17	; 0x11
     9b0:	4a 89       	ldd	r20, Y+18	; 0x12
     9b2:	5b 89       	ldd	r21, Y+19	; 0x13
     9b4:	6d 8d       	ldd	r22, Y+29	; 0x1d
     9b6:	7e 8d       	ldd	r23, Y+30	; 0x1e
     9b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
     9ba:	98 a1       	ldd	r25, Y+32	; 0x20
     9bc:	c2 d4       	rcall	.+2436   	; 0x1342 <__mulsf3>
     9be:	dc 01       	movw	r26, r24
     9c0:	cb 01       	movw	r24, r22
     9c2:	2a e0       	ldi	r18, 0x0A	; 10
     9c4:	37 ed       	ldi	r19, 0xD7	; 215
     9c6:	43 ea       	ldi	r20, 0xA3	; 163
     9c8:	5b eb       	ldi	r21, 0xBB	; 187
     9ca:	bc 01       	movw	r22, r24
     9cc:	cd 01       	movw	r24, r26
     9ce:	b9 d4       	rcall	.+2418   	; 0x1342 <__mulsf3>
     9d0:	dc 01       	movw	r26, r24
     9d2:	cb 01       	movw	r24, r22
     9d4:	8c 8b       	std	Y+20, r24	; 0x14
     9d6:	9d 8b       	std	Y+21, r25	; 0x15
     9d8:	ae 8b       	std	Y+22, r26	; 0x16
     9da:	bf 8b       	std	Y+23, r27	; 0x17
	//integral += e * t;
	//printf("I: %d\n", integral);
	
	previousError += e;
     9dc:	80 91 1c 02 	lds	r24, 0x021C
     9e0:	90 91 1d 02 	lds	r25, 0x021D
     9e4:	a0 91 1e 02 	lds	r26, 0x021E
     9e8:	b0 91 1f 02 	lds	r27, 0x021F
     9ec:	2c 81       	ldd	r18, Y+4	; 0x04
     9ee:	3d 81       	ldd	r19, Y+5	; 0x05
     9f0:	4e 81       	ldd	r20, Y+6	; 0x06
     9f2:	5f 81       	ldd	r21, Y+7	; 0x07
     9f4:	bc 01       	movw	r22, r24
     9f6:	cd 01       	movw	r24, r26
     9f8:	f2 d2       	rcall	.+1508   	; 0xfde <__addsf3>
     9fa:	dc 01       	movw	r26, r24
     9fc:	cb 01       	movw	r24, r22
     9fe:	80 93 1c 02 	sts	0x021C, r24
     a02:	90 93 1d 02 	sts	0x021D, r25
     a06:	a0 93 1e 02 	sts	0x021E, r26
     a0a:	b0 93 1f 02 	sts	0x021F, r27
	
	//printf("motor_pos %i, joy_value %i\n", motor_pos, joy_value);
	//printf("K: %i %i\n", K_p, K_i);
	float u = P + I;
     a0e:	2c 89       	ldd	r18, Y+20	; 0x14
     a10:	3d 89       	ldd	r19, Y+21	; 0x15
     a12:	4e 89       	ldd	r20, Y+22	; 0x16
     a14:	5f 89       	ldd	r21, Y+23	; 0x17
     a16:	6c 85       	ldd	r22, Y+12	; 0x0c
     a18:	7d 85       	ldd	r23, Y+13	; 0x0d
     a1a:	8e 85       	ldd	r24, Y+14	; 0x0e
     a1c:	9f 85       	ldd	r25, Y+15	; 0x0f
     a1e:	df d2       	rcall	.+1470   	; 0xfde <__addsf3>
     a20:	dc 01       	movw	r26, r24
     a22:	cb 01       	movw	r24, r22
     a24:	88 8f       	std	Y+24, r24	; 0x18
     a26:	99 8f       	std	Y+25, r25	; 0x19
     a28:	aa 8f       	std	Y+26, r26	; 0x1a
     a2a:	bb 8f       	std	Y+27, r27	; 0x1b
	//printf("u: %d\n", u);
	
	uint8_t out = abs(u) / (encoder_max/255);
     a2c:	88 8d       	ldd	r24, Y+24	; 0x18
     a2e:	99 8d       	ldd	r25, Y+25	; 0x19
     a30:	aa 8d       	ldd	r26, Y+26	; 0x1a
     a32:	bb 8d       	ldd	r27, Y+27	; 0x1b
     a34:	bc 01       	movw	r22, r24
     a36:	cd 01       	movw	r24, r26
     a38:	14 d5       	rcall	.+2600   	; 0x1462 <abs>
     a3a:	fc 01       	movw	r30, r24
     a3c:	80 91 06 02 	lds	r24, 0x0206
     a40:	90 91 07 02 	lds	r25, 0x0207
     a44:	2f ef       	ldi	r18, 0xFF	; 255
     a46:	30 e0       	ldi	r19, 0x00	; 0
     a48:	b9 01       	movw	r22, r18
     a4a:	de d4       	rcall	.+2492   	; 0x1408 <__divmodhi4>
     a4c:	cb 01       	movw	r24, r22
     a4e:	9c 01       	movw	r18, r24
     a50:	cf 01       	movw	r24, r30
     a52:	b9 01       	movw	r22, r18
     a54:	d9 d4       	rcall	.+2482   	; 0x1408 <__divmodhi4>
     a56:	cb 01       	movw	r24, r22
     a58:	89 83       	std	Y+1, r24	; 0x01
	//out = abs(out);
	//printf("out %i\n", out);
	if (out > MAX_SPEED){
     a5a:	89 81       	ldd	r24, Y+1	; 0x01
     a5c:	85 36       	cpi	r24, 0x65	; 101
     a5e:	d8 f0       	brcs	.+54     	; 0xa96 <speed_regulator+0x212>
		out = out/1.2;
     a60:	89 81       	ldd	r24, Y+1	; 0x01
     a62:	88 2f       	mov	r24, r24
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	aa 27       	eor	r26, r26
     a68:	97 fd       	sbrc	r25, 7
     a6a:	a0 95       	com	r26
     a6c:	ba 2f       	mov	r27, r26
     a6e:	bc 01       	movw	r22, r24
     a70:	cd 01       	movw	r24, r26
     a72:	b3 d3       	rcall	.+1894   	; 0x11da <__floatsisf>
     a74:	dc 01       	movw	r26, r24
     a76:	cb 01       	movw	r24, r22
     a78:	2a e9       	ldi	r18, 0x9A	; 154
     a7a:	39 e9       	ldi	r19, 0x99	; 153
     a7c:	49 e9       	ldi	r20, 0x99	; 153
     a7e:	5f e3       	ldi	r21, 0x3F	; 63
     a80:	bc 01       	movw	r22, r24
     a82:	cd 01       	movw	r24, r26
     a84:	14 d3       	rcall	.+1576   	; 0x10ae <__divsf3>
     a86:	dc 01       	movw	r26, r24
     a88:	cb 01       	movw	r24, r22
     a8a:	bc 01       	movw	r22, r24
     a8c:	cd 01       	movw	r24, r26
     a8e:	77 d3       	rcall	.+1774   	; 0x117e <__fixunssfsi>
     a90:	dc 01       	movw	r26, r24
     a92:	cb 01       	movw	r24, r22
     a94:	89 83       	std	Y+1, r24	; 0x01
		//out = NICE_SPEED;
	}
	return out;
     a96:	89 81       	ldd	r24, Y+1	; 0x01
}
     a98:	a6 96       	adiw	r28, 0x26	; 38
     a9a:	0f b6       	in	r0, 0x3f	; 63
     a9c:	f8 94       	cli
     a9e:	de bf       	out	0x3e, r29	; 62
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	cd bf       	out	0x3d, r28	; 61
     aa4:	df 91       	pop	r29
     aa6:	cf 91       	pop	r28
     aa8:	08 95       	ret

00000aaa <solenoid_init>:
#define DELAY_SOLENOIDE 700
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
     aaa:	cf 93       	push	r28
     aac:	df 93       	push	r29
     aae:	cd b7       	in	r28, 0x3d	; 61
     ab0:	de b7       	in	r29, 0x3e	; 62
	DDRL |= (1<<PL7);
     ab2:	8a e0       	ldi	r24, 0x0A	; 10
     ab4:	91 e0       	ldi	r25, 0x01	; 1
     ab6:	2a e0       	ldi	r18, 0x0A	; 10
     ab8:	31 e0       	ldi	r19, 0x01	; 1
     aba:	f9 01       	movw	r30, r18
     abc:	20 81       	ld	r18, Z
     abe:	20 68       	ori	r18, 0x80	; 128
     ac0:	fc 01       	movw	r30, r24
     ac2:	20 83       	st	Z, r18
	PORTL |= (1<<PL7);
     ac4:	8b e0       	ldi	r24, 0x0B	; 11
     ac6:	91 e0       	ldi	r25, 0x01	; 1
     ac8:	2b e0       	ldi	r18, 0x0B	; 11
     aca:	31 e0       	ldi	r19, 0x01	; 1
     acc:	f9 01       	movw	r30, r18
     ace:	20 81       	ld	r18, Z
     ad0:	20 68       	ori	r18, 0x80	; 128
     ad2:	fc 01       	movw	r30, r24
     ad4:	20 83       	st	Z, r18
}
     ad6:	df 91       	pop	r29
     ad8:	cf 91       	pop	r28
     ada:	08 95       	ret

00000adc <push_solenoid>:

void push_solenoid(){
     adc:	cf 93       	push	r28
     ade:	df 93       	push	r29
     ae0:	cd b7       	in	r28, 0x3d	; 61
     ae2:	de b7       	in	r29, 0x3e	; 62
     ae4:	2e 97       	sbiw	r28, 0x0e	; 14
     ae6:	0f b6       	in	r0, 0x3f	; 63
     ae8:	f8 94       	cli
     aea:	de bf       	out	0x3e, r29	; 62
     aec:	0f be       	out	0x3f, r0	; 63
     aee:	cd bf       	out	0x3d, r28	; 61

	PORTL &= ~(1<<PL7);
     af0:	8b e0       	ldi	r24, 0x0B	; 11
     af2:	91 e0       	ldi	r25, 0x01	; 1
     af4:	2b e0       	ldi	r18, 0x0B	; 11
     af6:	31 e0       	ldi	r19, 0x01	; 1
     af8:	f9 01       	movw	r30, r18
     afa:	20 81       	ld	r18, Z
     afc:	2f 77       	andi	r18, 0x7F	; 127
     afe:	fc 01       	movw	r30, r24
     b00:	20 83       	st	Z, r18
     b02:	80 e0       	ldi	r24, 0x00	; 0
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	af e2       	ldi	r26, 0x2F	; 47
     b08:	b4 e4       	ldi	r27, 0x44	; 68
     b0a:	89 83       	std	Y+1, r24	; 0x01
     b0c:	9a 83       	std	Y+2, r25	; 0x02
     b0e:	ab 83       	std	Y+3, r26	; 0x03
     b10:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     b12:	20 e0       	ldi	r18, 0x00	; 0
     b14:	30 e0       	ldi	r19, 0x00	; 0
     b16:	4a e7       	ldi	r20, 0x7A	; 122
     b18:	53 e4       	ldi	r21, 0x43	; 67
     b1a:	69 81       	ldd	r22, Y+1	; 0x01
     b1c:	7a 81       	ldd	r23, Y+2	; 0x02
     b1e:	8b 81       	ldd	r24, Y+3	; 0x03
     b20:	9c 81       	ldd	r25, Y+4	; 0x04
     b22:	0f d4       	rcall	.+2078   	; 0x1342 <__mulsf3>
     b24:	dc 01       	movw	r26, r24
     b26:	cb 01       	movw	r24, r22
     b28:	8d 83       	std	Y+5, r24	; 0x05
     b2a:	9e 83       	std	Y+6, r25	; 0x06
     b2c:	af 83       	std	Y+7, r26	; 0x07
     b2e:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     b30:	20 e0       	ldi	r18, 0x00	; 0
     b32:	30 e0       	ldi	r19, 0x00	; 0
     b34:	40 e8       	ldi	r20, 0x80	; 128
     b36:	5f e3       	ldi	r21, 0x3F	; 63
     b38:	6d 81       	ldd	r22, Y+5	; 0x05
     b3a:	7e 81       	ldd	r23, Y+6	; 0x06
     b3c:	8f 81       	ldd	r24, Y+7	; 0x07
     b3e:	98 85       	ldd	r25, Y+8	; 0x08
     b40:	b2 d2       	rcall	.+1380   	; 0x10a6 <__cmpsf2>
     b42:	88 23       	and	r24, r24
     b44:	2c f4       	brge	.+10     	; 0xb50 <push_solenoid+0x74>
		__ticks = 1;
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	9a 87       	std	Y+10, r25	; 0x0a
     b4c:	89 87       	std	Y+9, r24	; 0x09
     b4e:	3b c0       	rjmp	.+118    	; 0xbc6 <push_solenoid+0xea>
	else if (__tmp > 65535)
     b50:	20 e0       	ldi	r18, 0x00	; 0
     b52:	3f ef       	ldi	r19, 0xFF	; 255
     b54:	4f e7       	ldi	r20, 0x7F	; 127
     b56:	57 e4       	ldi	r21, 0x47	; 71
     b58:	6d 81       	ldd	r22, Y+5	; 0x05
     b5a:	7e 81       	ldd	r23, Y+6	; 0x06
     b5c:	8f 81       	ldd	r24, Y+7	; 0x07
     b5e:	98 85       	ldd	r25, Y+8	; 0x08
     b60:	ec d3       	rcall	.+2008   	; 0x133a <__gesf2>
     b62:	18 16       	cp	r1, r24
     b64:	3c f5       	brge	.+78     	; 0xbb4 <push_solenoid+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     b66:	20 e0       	ldi	r18, 0x00	; 0
     b68:	30 e0       	ldi	r19, 0x00	; 0
     b6a:	40 e2       	ldi	r20, 0x20	; 32
     b6c:	51 e4       	ldi	r21, 0x41	; 65
     b6e:	69 81       	ldd	r22, Y+1	; 0x01
     b70:	7a 81       	ldd	r23, Y+2	; 0x02
     b72:	8b 81       	ldd	r24, Y+3	; 0x03
     b74:	9c 81       	ldd	r25, Y+4	; 0x04
     b76:	e5 d3       	rcall	.+1994   	; 0x1342 <__mulsf3>
     b78:	dc 01       	movw	r26, r24
     b7a:	cb 01       	movw	r24, r22
     b7c:	bc 01       	movw	r22, r24
     b7e:	cd 01       	movw	r24, r26
     b80:	fe d2       	rcall	.+1532   	; 0x117e <__fixunssfsi>
     b82:	dc 01       	movw	r26, r24
     b84:	cb 01       	movw	r24, r22
     b86:	9a 87       	std	Y+10, r25	; 0x0a
     b88:	89 87       	std	Y+9, r24	; 0x09
     b8a:	0f c0       	rjmp	.+30     	; 0xbaa <push_solenoid+0xce>
     b8c:	89 e1       	ldi	r24, 0x19	; 25
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	9c 87       	std	Y+12, r25	; 0x0c
     b92:	8b 87       	std	Y+11, r24	; 0x0b
     b94:	8b 85       	ldd	r24, Y+11	; 0x0b
     b96:	9c 85       	ldd	r25, Y+12	; 0x0c
     b98:	01 97       	sbiw	r24, 0x01	; 1
     b9a:	f1 f7       	brne	.-4      	; 0xb98 <push_solenoid+0xbc>
     b9c:	9c 87       	std	Y+12, r25	; 0x0c
     b9e:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ba0:	89 85       	ldd	r24, Y+9	; 0x09
     ba2:	9a 85       	ldd	r25, Y+10	; 0x0a
     ba4:	01 97       	sbiw	r24, 0x01	; 1
     ba6:	9a 87       	std	Y+10, r25	; 0x0a
     ba8:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     baa:	89 85       	ldd	r24, Y+9	; 0x09
     bac:	9a 85       	ldd	r25, Y+10	; 0x0a
     bae:	00 97       	sbiw	r24, 0x00	; 0
     bb0:	69 f7       	brne	.-38     	; 0xb8c <push_solenoid+0xb0>
     bb2:	13 c0       	rjmp	.+38     	; 0xbda <push_solenoid+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     bb4:	6d 81       	ldd	r22, Y+5	; 0x05
     bb6:	7e 81       	ldd	r23, Y+6	; 0x06
     bb8:	8f 81       	ldd	r24, Y+7	; 0x07
     bba:	98 85       	ldd	r25, Y+8	; 0x08
     bbc:	e0 d2       	rcall	.+1472   	; 0x117e <__fixunssfsi>
     bbe:	dc 01       	movw	r26, r24
     bc0:	cb 01       	movw	r24, r22
     bc2:	9a 87       	std	Y+10, r25	; 0x0a
     bc4:	89 87       	std	Y+9, r24	; 0x09
     bc6:	89 85       	ldd	r24, Y+9	; 0x09
     bc8:	9a 85       	ldd	r25, Y+10	; 0x0a
     bca:	9e 87       	std	Y+14, r25	; 0x0e
     bcc:	8d 87       	std	Y+13, r24	; 0x0d
     bce:	8d 85       	ldd	r24, Y+13	; 0x0d
     bd0:	9e 85       	ldd	r25, Y+14	; 0x0e
     bd2:	01 97       	sbiw	r24, 0x01	; 1
     bd4:	f1 f7       	brne	.-4      	; 0xbd2 <push_solenoid+0xf6>
     bd6:	9e 87       	std	Y+14, r25	; 0x0e
     bd8:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
     bda:	8b e0       	ldi	r24, 0x0B	; 11
     bdc:	91 e0       	ldi	r25, 0x01	; 1
     bde:	2b e0       	ldi	r18, 0x0B	; 11
     be0:	31 e0       	ldi	r19, 0x01	; 1
     be2:	f9 01       	movw	r30, r18
     be4:	20 81       	ld	r18, Z
     be6:	20 68       	ori	r18, 0x80	; 128
     be8:	fc 01       	movw	r30, r24
     bea:	20 83       	st	Z, r18
	
}
     bec:	2e 96       	adiw	r28, 0x0e	; 14
     bee:	0f b6       	in	r0, 0x3f	; 63
     bf0:	f8 94       	cli
     bf2:	de bf       	out	0x3e, r29	; 62
     bf4:	0f be       	out	0x3f, r0	; 63
     bf6:	cd bf       	out	0x3d, r28	; 61
     bf8:	df 91       	pop	r29
     bfa:	cf 91       	pop	r28
     bfc:	08 95       	ret

00000bfe <SPI_master_init>:
#define MOSI	2
#define MISO	3



void SPI_master_init(){
     bfe:	cf 93       	push	r28
     c00:	df 93       	push	r29
     c02:	cd b7       	in	r28, 0x3d	; 61
     c04:	de b7       	in	r29, 0x3e	; 62
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
     c06:	84 e2       	ldi	r24, 0x24	; 36
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	24 e2       	ldi	r18, 0x24	; 36
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	f9 01       	movw	r30, r18
     c10:	20 81       	ld	r18, Z
     c12:	27 68       	ori	r18, 0x87	; 135
     c14:	fc 01       	movw	r30, r24
     c16:	20 83       	st	Z, r18
	DDRB &= ~((1<<MISO));		//Set MISO input.
     c18:	84 e2       	ldi	r24, 0x24	; 36
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	24 e2       	ldi	r18, 0x24	; 36
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	f9 01       	movw	r30, r18
     c22:	20 81       	ld	r18, Z
     c24:	27 7f       	andi	r18, 0xF7	; 247
     c26:	fc 01       	movw	r30, r24
     c28:	20 83       	st	Z, r18
	PORTB|=(1<<MISO);
     c2a:	85 e2       	ldi	r24, 0x25	; 37
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	25 e2       	ldi	r18, 0x25	; 37
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	f9 01       	movw	r30, r18
     c34:	20 81       	ld	r18, Z
     c36:	28 60       	ori	r18, 0x08	; 8
     c38:	fc 01       	movw	r30, r24
     c3a:	20 83       	st	Z, r18
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
     c3c:	8c e4       	ldi	r24, 0x4C	; 76
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	2c e4       	ldi	r18, 0x4C	; 76
     c42:	30 e0       	ldi	r19, 0x00	; 0
     c44:	f9 01       	movw	r30, r18
     c46:	20 81       	ld	r18, Z
     c48:	22 65       	ori	r18, 0x52	; 82
     c4a:	fc 01       	movw	r30, r24
     c4c:	20 83       	st	Z, r18
	//PINB &= !(1<<PB4);
}
     c4e:	df 91       	pop	r29
     c50:	cf 91       	pop	r28
     c52:	08 95       	ret

00000c54 <send_master_SPI>:

void send_master_SPI(char data){
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
     c58:	1f 92       	push	r1
     c5a:	cd b7       	in	r28, 0x3d	; 61
     c5c:	de b7       	in	r29, 0x3e	; 62
     c5e:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;			//Send data.
     c60:	8e e4       	ldi	r24, 0x4E	; 78
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	29 81       	ldd	r18, Y+1	; 0x01
     c66:	fc 01       	movw	r30, r24
     c68:	20 83       	st	Z, r18
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
     c6a:	00 00       	nop
     c6c:	8d e4       	ldi	r24, 0x4D	; 77
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	fc 01       	movw	r30, r24
     c72:	80 81       	ld	r24, Z
     c74:	88 23       	and	r24, r24
     c76:	d4 f7       	brge	.-12     	; 0xc6c <send_master_SPI+0x18>
}
     c78:	0f 90       	pop	r0
     c7a:	df 91       	pop	r29
     c7c:	cf 91       	pop	r28
     c7e:	08 95       	ret

00000c80 <read_master_SPI>:

char read_master_SPI(){
     c80:	cf 93       	push	r28
     c82:	df 93       	push	r29
     c84:	cd b7       	in	r28, 0x3d	; 61
     c86:	de b7       	in	r29, 0x3e	; 62
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
     c88:	8f ef       	ldi	r24, 0xFF	; 255
     c8a:	e4 df       	rcall	.-56     	; 0xc54 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
     c8c:	00 00       	nop
     c8e:	8d e4       	ldi	r24, 0x4D	; 77
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	fc 01       	movw	r30, r24
     c94:	80 81       	ld	r24, Z
     c96:	88 23       	and	r24, r24
     c98:	d4 f7       	brge	.-12     	; 0xc8e <read_master_SPI+0xe>
	return SPDR;
     c9a:	8e e4       	ldi	r24, 0x4E	; 78
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	fc 01       	movw	r30, r24
     ca0:	80 81       	ld	r24, Z
}
     ca2:	df 91       	pop	r29
     ca4:	cf 91       	pop	r28
     ca6:	08 95       	ret

00000ca8 <spi_chipselect_activate>:

void spi_chipselect_activate(){
     ca8:	cf 93       	push	r28
     caa:	df 93       	push	r29
     cac:	cd b7       	in	r28, 0x3d	; 61
     cae:	de b7       	in	r29, 0x3e	; 62
	PORTB |=(1<<SSn);
     cb0:	85 e2       	ldi	r24, 0x25	; 37
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	25 e2       	ldi	r18, 0x25	; 37
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	f9 01       	movw	r30, r18
     cba:	20 81       	ld	r18, Z
     cbc:	20 68       	ori	r18, 0x80	; 128
     cbe:	fc 01       	movw	r30, r24
     cc0:	20 83       	st	Z, r18
}
     cc2:	df 91       	pop	r29
     cc4:	cf 91       	pop	r28
     cc6:	08 95       	ret

00000cc8 <spi_chipselect_deactivate>:

void spi_chipselect_deactivate(){
     cc8:	cf 93       	push	r28
     cca:	df 93       	push	r29
     ccc:	cd b7       	in	r28, 0x3d	; 61
     cce:	de b7       	in	r29, 0x3e	; 62
	PORTB &=~(1<<SSn);
     cd0:	85 e2       	ldi	r24, 0x25	; 37
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	25 e2       	ldi	r18, 0x25	; 37
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	f9 01       	movw	r30, r18
     cda:	20 81       	ld	r18, Z
     cdc:	2f 77       	andi	r18, 0x7F	; 127
     cde:	fc 01       	movw	r30, r24
     ce0:	20 83       	st	Z, r18
}
     ce2:	df 91       	pop	r29
     ce4:	cf 91       	pop	r28
     ce6:	08 95       	ret

00000ce8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ce8:	cf 93       	push	r28
     cea:	df 93       	push	r29
     cec:	cd b7       	in	r28, 0x3d	; 61
     cee:	de b7       	in	r29, 0x3e	; 62
     cf0:	88 eb       	ldi	r24, 0xB8	; 184
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	2c e0       	ldi	r18, 0x0C	; 12
     cf6:	fc 01       	movw	r30, r24
     cf8:	20 83       	st	Z, r18
     cfa:	8b eb       	ldi	r24, 0xBB	; 187
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	2f ef       	ldi	r18, 0xFF	; 255
     d00:	fc 01       	movw	r30, r24
     d02:	20 83       	st	Z, r18
     d04:	8c eb       	ldi	r24, 0xBC	; 188
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	24 e0       	ldi	r18, 0x04	; 4
     d0a:	fc 01       	movw	r30, r24
     d0c:	20 83       	st	Z, r18
     d0e:	df 91       	pop	r29
     d10:	cf 91       	pop	r28
     d12:	08 95       	ret

00000d14 <TWI_Transceiver_Busy>:
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	8c eb       	ldi	r24, 0xBC	; 188
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	fc 01       	movw	r30, r24
     d22:	80 81       	ld	r24, Z
     d24:	81 70       	andi	r24, 0x01	; 1
     d26:	df 91       	pop	r29
     d28:	cf 91       	pop	r28
     d2a:	08 95       	ret

00000d2c <TWI_Start_Transceiver_With_Data>:
     d2c:	cf 93       	push	r28
     d2e:	df 93       	push	r29
     d30:	00 d0       	rcall	.+0      	; 0xd32 <TWI_Start_Transceiver_With_Data+0x6>
     d32:	1f 92       	push	r1
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
     d38:	9b 83       	std	Y+3, r25	; 0x03
     d3a:	8a 83       	std	Y+2, r24	; 0x02
     d3c:	6c 83       	std	Y+4, r22	; 0x04
     d3e:	00 00       	nop
     d40:	e9 df       	rcall	.-46     	; 0xd14 <TWI_Transceiver_Busy>
     d42:	88 23       	and	r24, r24
     d44:	e9 f7       	brne	.-6      	; 0xd40 <TWI_Start_Transceiver_With_Data+0x14>
     d46:	8c 81       	ldd	r24, Y+4	; 0x04
     d48:	80 93 24 02 	sts	0x0224, r24
     d4c:	8a 81       	ldd	r24, Y+2	; 0x02
     d4e:	9b 81       	ldd	r25, Y+3	; 0x03
     d50:	fc 01       	movw	r30, r24
     d52:	80 81       	ld	r24, Z
     d54:	80 93 20 02 	sts	0x0220, r24
     d58:	8a 81       	ldd	r24, Y+2	; 0x02
     d5a:	9b 81       	ldd	r25, Y+3	; 0x03
     d5c:	fc 01       	movw	r30, r24
     d5e:	80 81       	ld	r24, Z
     d60:	88 2f       	mov	r24, r24
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	81 70       	andi	r24, 0x01	; 1
     d66:	99 27       	eor	r25, r25
     d68:	00 97       	sbiw	r24, 0x00	; 0
     d6a:	d1 f4       	brne	.+52     	; 0xda0 <TWI_Start_Transceiver_With_Data+0x74>
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	89 83       	std	Y+1, r24	; 0x01
     d70:	13 c0       	rjmp	.+38     	; 0xd98 <TWI_Start_Transceiver_With_Data+0x6c>
     d72:	89 81       	ldd	r24, Y+1	; 0x01
     d74:	88 2f       	mov	r24, r24
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	29 81       	ldd	r18, Y+1	; 0x01
     d7a:	22 2f       	mov	r18, r18
     d7c:	30 e0       	ldi	r19, 0x00	; 0
     d7e:	4a 81       	ldd	r20, Y+2	; 0x02
     d80:	5b 81       	ldd	r21, Y+3	; 0x03
     d82:	24 0f       	add	r18, r20
     d84:	35 1f       	adc	r19, r21
     d86:	f9 01       	movw	r30, r18
     d88:	20 81       	ld	r18, Z
     d8a:	80 5e       	subi	r24, 0xE0	; 224
     d8c:	9d 4f       	sbci	r25, 0xFD	; 253
     d8e:	fc 01       	movw	r30, r24
     d90:	20 83       	st	Z, r18
     d92:	89 81       	ldd	r24, Y+1	; 0x01
     d94:	8f 5f       	subi	r24, 0xFF	; 255
     d96:	89 83       	std	Y+1, r24	; 0x01
     d98:	99 81       	ldd	r25, Y+1	; 0x01
     d9a:	8c 81       	ldd	r24, Y+4	; 0x04
     d9c:	98 17       	cp	r25, r24
     d9e:	48 f3       	brcs	.-46     	; 0xd72 <TWI_Start_Transceiver_With_Data+0x46>
     da0:	10 92 25 02 	sts	0x0225, r1
     da4:	88 ef       	ldi	r24, 0xF8	; 248
     da6:	80 93 08 02 	sts	0x0208, r24
     daa:	8c eb       	ldi	r24, 0xBC	; 188
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	25 ea       	ldi	r18, 0xA5	; 165
     db0:	fc 01       	movw	r30, r24
     db2:	20 83       	st	Z, r18
     db4:	0f 90       	pop	r0
     db6:	0f 90       	pop	r0
     db8:	0f 90       	pop	r0
     dba:	0f 90       	pop	r0
     dbc:	df 91       	pop	r29
     dbe:	cf 91       	pop	r28
     dc0:	08 95       	ret

00000dc2 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
     dc2:	1f 92       	push	r1
     dc4:	0f 92       	push	r0
     dc6:	00 90 5f 00 	lds	r0, 0x005F
     dca:	0f 92       	push	r0
     dcc:	11 24       	eor	r1, r1
     dce:	00 90 5b 00 	lds	r0, 0x005B
     dd2:	0f 92       	push	r0
     dd4:	2f 93       	push	r18
     dd6:	3f 93       	push	r19
     dd8:	4f 93       	push	r20
     dda:	5f 93       	push	r21
     ddc:	8f 93       	push	r24
     dde:	9f 93       	push	r25
     de0:	af 93       	push	r26
     de2:	bf 93       	push	r27
     de4:	ef 93       	push	r30
     de6:	ff 93       	push	r31
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     df0:	89 eb       	ldi	r24, 0xB9	; 185
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	fc 01       	movw	r30, r24
     df6:	80 81       	ld	r24, Z
     df8:	88 2f       	mov	r24, r24
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	aa 27       	eor	r26, r26
     dfe:	97 fd       	sbrc	r25, 7
     e00:	a0 95       	com	r26
     e02:	ba 2f       	mov	r27, r26
     e04:	48 e0       	ldi	r20, 0x08	; 8
     e06:	50 e0       	ldi	r21, 0x00	; 0
     e08:	20 e5       	ldi	r18, 0x50	; 80
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	84 1b       	sub	r24, r20
     e0e:	95 0b       	sbc	r25, r21
     e10:	28 17       	cp	r18, r24
     e12:	39 07       	cpc	r19, r25
     e14:	08 f4       	brcc	.+2      	; 0xe18 <__vector_39+0x56>
     e16:	72 c0       	rjmp	.+228    	; 0xefc <__vector_39+0x13a>
     e18:	8e 58       	subi	r24, 0x8E	; 142
     e1a:	9f 4f       	sbci	r25, 0xFF	; 255
     e1c:	fc 01       	movw	r30, r24
     e1e:	07 c3       	rjmp	.+1550   	; 0x142e <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e20:	10 92 26 02 	sts	0x0226, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e24:	90 91 26 02 	lds	r25, 0x0226
     e28:	80 91 24 02 	lds	r24, 0x0224
     e2c:	98 17       	cp	r25, r24
     e2e:	b0 f4       	brcc	.+44     	; 0xe5c <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e30:	8b eb       	ldi	r24, 0xBB	; 187
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	20 91 26 02 	lds	r18, 0x0226
     e38:	31 e0       	ldi	r19, 0x01	; 1
     e3a:	32 0f       	add	r19, r18
     e3c:	30 93 26 02 	sts	0x0226, r19
     e40:	22 2f       	mov	r18, r18
     e42:	30 e0       	ldi	r19, 0x00	; 0
     e44:	20 5e       	subi	r18, 0xE0	; 224
     e46:	3d 4f       	sbci	r19, 0xFD	; 253
     e48:	f9 01       	movw	r30, r18
     e4a:	20 81       	ld	r18, Z
     e4c:	fc 01       	movw	r30, r24
     e4e:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e50:	8c eb       	ldi	r24, 0xBC	; 188
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	25 e8       	ldi	r18, 0x85	; 133
     e56:	fc 01       	movw	r30, r24
     e58:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     e5a:	5b c0       	rjmp	.+182    	; 0xf12 <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e5c:	80 91 25 02 	lds	r24, 0x0225
     e60:	81 60       	ori	r24, 0x01	; 1
     e62:	80 93 25 02 	sts	0x0225, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e66:	8c eb       	ldi	r24, 0xBC	; 188
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	24 e9       	ldi	r18, 0x94	; 148
     e6c:	fc 01       	movw	r30, r24
     e6e:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     e70:	50 c0       	rjmp	.+160    	; 0xf12 <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e72:	80 91 26 02 	lds	r24, 0x0226
     e76:	91 e0       	ldi	r25, 0x01	; 1
     e78:	98 0f       	add	r25, r24
     e7a:	90 93 26 02 	sts	0x0226, r25
     e7e:	88 2f       	mov	r24, r24
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	2b eb       	ldi	r18, 0xBB	; 187
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	f9 01       	movw	r30, r18
     e88:	20 81       	ld	r18, Z
     e8a:	80 5e       	subi	r24, 0xE0	; 224
     e8c:	9d 4f       	sbci	r25, 0xFD	; 253
     e8e:	fc 01       	movw	r30, r24
     e90:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e92:	80 91 26 02 	lds	r24, 0x0226
     e96:	28 2f       	mov	r18, r24
     e98:	30 e0       	ldi	r19, 0x00	; 0
     e9a:	80 91 24 02 	lds	r24, 0x0224
     e9e:	88 2f       	mov	r24, r24
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	01 97       	sbiw	r24, 0x01	; 1
     ea4:	28 17       	cp	r18, r24
     ea6:	39 07       	cpc	r19, r25
     ea8:	34 f4       	brge	.+12     	; 0xeb6 <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eaa:	8c eb       	ldi	r24, 0xBC	; 188
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	25 ec       	ldi	r18, 0xC5	; 197
     eb0:	fc 01       	movw	r30, r24
     eb2:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     eb4:	2e c0       	rjmp	.+92     	; 0xf12 <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eb6:	8c eb       	ldi	r24, 0xBC	; 188
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	25 e8       	ldi	r18, 0x85	; 133
     ebc:	fc 01       	movw	r30, r24
     ebe:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     ec0:	28 c0       	rjmp	.+80     	; 0xf12 <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ec2:	80 91 26 02 	lds	r24, 0x0226
     ec6:	88 2f       	mov	r24, r24
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	2b eb       	ldi	r18, 0xBB	; 187
     ecc:	30 e0       	ldi	r19, 0x00	; 0
     ece:	f9 01       	movw	r30, r18
     ed0:	20 81       	ld	r18, Z
     ed2:	80 5e       	subi	r24, 0xE0	; 224
     ed4:	9d 4f       	sbci	r25, 0xFD	; 253
     ed6:	fc 01       	movw	r30, r24
     ed8:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     eda:	80 91 25 02 	lds	r24, 0x0225
     ede:	81 60       	ori	r24, 0x01	; 1
     ee0:	80 93 25 02 	sts	0x0225, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ee4:	8c eb       	ldi	r24, 0xBC	; 188
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	24 e9       	ldi	r18, 0x94	; 148
     eea:	fc 01       	movw	r30, r24
     eec:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     eee:	11 c0       	rjmp	.+34     	; 0xf12 <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ef0:	8c eb       	ldi	r24, 0xBC	; 188
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	25 ea       	ldi	r18, 0xA5	; 165
     ef6:	fc 01       	movw	r30, r24
     ef8:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     efa:	0b c0       	rjmp	.+22     	; 0xf12 <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     efc:	89 eb       	ldi	r24, 0xB9	; 185
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	fc 01       	movw	r30, r24
     f02:	80 81       	ld	r24, Z
     f04:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f08:	8c eb       	ldi	r24, 0xBC	; 188
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	24 e0       	ldi	r18, 0x04	; 4
     f0e:	fc 01       	movw	r30, r24
     f10:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f12:	df 91       	pop	r29
     f14:	cf 91       	pop	r28
     f16:	ff 91       	pop	r31
     f18:	ef 91       	pop	r30
     f1a:	bf 91       	pop	r27
     f1c:	af 91       	pop	r26
     f1e:	9f 91       	pop	r25
     f20:	8f 91       	pop	r24
     f22:	5f 91       	pop	r21
     f24:	4f 91       	pop	r20
     f26:	3f 91       	pop	r19
     f28:	2f 91       	pop	r18
     f2a:	0f 90       	pop	r0
     f2c:	00 92 5b 00 	sts	0x005B, r0
     f30:	0f 90       	pop	r0
     f32:	00 92 5f 00 	sts	0x005F, r0
     f36:	0f 90       	pop	r0
     f38:	1f 90       	pop	r1
     f3a:	18 95       	reti

00000f3c <UART_Init>:
#define XCK3 2
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
     f3c:	cf 93       	push	r28
     f3e:	df 93       	push	r29
     f40:	1f 92       	push	r1
     f42:	1f 92       	push	r1
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
     f48:	9a 83       	std	Y+2, r25	; 0x02
     f4a:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr>>8);
     f4c:	85 ec       	ldi	r24, 0xC5	; 197
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	29 81       	ldd	r18, Y+1	; 0x01
     f52:	3a 81       	ldd	r19, Y+2	; 0x02
     f54:	23 2f       	mov	r18, r19
     f56:	33 27       	eor	r19, r19
     f58:	fc 01       	movw	r30, r24
     f5a:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)ubrr;
     f5c:	84 ec       	ldi	r24, 0xC4	; 196
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	29 81       	ldd	r18, Y+1	; 0x01
     f62:	fc 01       	movw	r30, r24
     f64:	20 83       	st	Z, r18
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     f66:	81 ec       	ldi	r24, 0xC1	; 193
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	28 e1       	ldi	r18, 0x18	; 24
     f6c:	fc 01       	movw	r30, r24
     f6e:	20 83       	st	Z, r18
		
	fdevopen(&UART_Transmit, &UART_Receive);
     f70:	6c ed       	ldi	r22, 0xDC	; 220
     f72:	77 e0       	ldi	r23, 0x07	; 7
     f74:	82 ec       	ldi	r24, 0xC2	; 194
     f76:	97 e0       	ldi	r25, 0x07	; 7
     f78:	7a d2       	rcall	.+1268   	; 0x146e <fdevopen>
}
     f7a:	0f 90       	pop	r0
     f7c:	0f 90       	pop	r0
     f7e:	df 91       	pop	r29
     f80:	cf 91       	pop	r28
     f82:	08 95       	ret

00000f84 <UART_Transmit>:
	
void UART_Transmit( unsigned char data )
{
     f84:	cf 93       	push	r28
     f86:	df 93       	push	r29
     f88:	1f 92       	push	r1
     f8a:	cd b7       	in	r28, 0x3d	; 61
     f8c:	de b7       	in	r29, 0x3e	; 62
     f8e:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
     f90:	00 00       	nop
     f92:	80 ec       	ldi	r24, 0xC0	; 192
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	fc 01       	movw	r30, r24
     f98:	80 81       	ld	r24, Z
     f9a:	88 2f       	mov	r24, r24
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	80 72       	andi	r24, 0x20	; 32
     fa0:	99 27       	eor	r25, r25
     fa2:	00 97       	sbiw	r24, 0x00	; 0
     fa4:	b1 f3       	breq	.-20     	; 0xf92 <UART_Transmit+0xe>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
     fa6:	86 ec       	ldi	r24, 0xC6	; 198
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	29 81       	ldd	r18, Y+1	; 0x01
     fac:	fc 01       	movw	r30, r24
     fae:	20 83       	st	Z, r18
}
     fb0:	0f 90       	pop	r0
     fb2:	df 91       	pop	r29
     fb4:	cf 91       	pop	r28
     fb6:	08 95       	ret

00000fb8 <UART_Receive>:

unsigned char UART_Receive(void)
	{
     fb8:	cf 93       	push	r28
     fba:	df 93       	push	r29
     fbc:	cd b7       	in	r28, 0x3d	; 61
     fbe:	de b7       	in	r29, 0x3e	; 62
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
     fc0:	00 00       	nop
     fc2:	80 ec       	ldi	r24, 0xC0	; 192
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	fc 01       	movw	r30, r24
     fc8:	80 81       	ld	r24, Z
     fca:	88 23       	and	r24, r24
     fcc:	d4 f7       	brge	.-12     	; 0xfc2 <UART_Receive+0xa>
			;
		/* Get and return received data from buffer*/
		return UDR0;
     fce:	86 ec       	ldi	r24, 0xC6	; 198
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	fc 01       	movw	r30, r24
     fd4:	80 81       	ld	r24, Z
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <__subsf3>:
     fdc:	50 58       	subi	r21, 0x80	; 128

00000fde <__addsf3>:
     fde:	bb 27       	eor	r27, r27
     fe0:	aa 27       	eor	r26, r26
     fe2:	0e d0       	rcall	.+28     	; 0x1000 <__addsf3x>
     fe4:	70 c1       	rjmp	.+736    	; 0x12c6 <__fp_round>
     fe6:	61 d1       	rcall	.+706    	; 0x12aa <__fp_pscA>
     fe8:	30 f0       	brcs	.+12     	; 0xff6 <__addsf3+0x18>
     fea:	66 d1       	rcall	.+716    	; 0x12b8 <__fp_pscB>
     fec:	20 f0       	brcs	.+8      	; 0xff6 <__addsf3+0x18>
     fee:	31 f4       	brne	.+12     	; 0xffc <__addsf3+0x1e>
     ff0:	9f 3f       	cpi	r25, 0xFF	; 255
     ff2:	11 f4       	brne	.+4      	; 0xff8 <__addsf3+0x1a>
     ff4:	1e f4       	brtc	.+6      	; 0xffc <__addsf3+0x1e>
     ff6:	56 c1       	rjmp	.+684    	; 0x12a4 <__fp_nan>
     ff8:	0e f4       	brtc	.+2      	; 0xffc <__addsf3+0x1e>
     ffa:	e0 95       	com	r30
     ffc:	e7 fb       	bst	r30, 7
     ffe:	4c c1       	rjmp	.+664    	; 0x1298 <__fp_inf>

00001000 <__addsf3x>:
    1000:	e9 2f       	mov	r30, r25
    1002:	72 d1       	rcall	.+740    	; 0x12e8 <__fp_split3>
    1004:	80 f3       	brcs	.-32     	; 0xfe6 <__addsf3+0x8>
    1006:	ba 17       	cp	r27, r26
    1008:	62 07       	cpc	r22, r18
    100a:	73 07       	cpc	r23, r19
    100c:	84 07       	cpc	r24, r20
    100e:	95 07       	cpc	r25, r21
    1010:	18 f0       	brcs	.+6      	; 0x1018 <__addsf3x+0x18>
    1012:	71 f4       	brne	.+28     	; 0x1030 <__addsf3x+0x30>
    1014:	9e f5       	brtc	.+102    	; 0x107c <__addsf3x+0x7c>
    1016:	8a c1       	rjmp	.+788    	; 0x132c <__fp_zero>
    1018:	0e f4       	brtc	.+2      	; 0x101c <__addsf3x+0x1c>
    101a:	e0 95       	com	r30
    101c:	0b 2e       	mov	r0, r27
    101e:	ba 2f       	mov	r27, r26
    1020:	a0 2d       	mov	r26, r0
    1022:	0b 01       	movw	r0, r22
    1024:	b9 01       	movw	r22, r18
    1026:	90 01       	movw	r18, r0
    1028:	0c 01       	movw	r0, r24
    102a:	ca 01       	movw	r24, r20
    102c:	a0 01       	movw	r20, r0
    102e:	11 24       	eor	r1, r1
    1030:	ff 27       	eor	r31, r31
    1032:	59 1b       	sub	r21, r25
    1034:	99 f0       	breq	.+38     	; 0x105c <__addsf3x+0x5c>
    1036:	59 3f       	cpi	r21, 0xF9	; 249
    1038:	50 f4       	brcc	.+20     	; 0x104e <__addsf3x+0x4e>
    103a:	50 3e       	cpi	r21, 0xE0	; 224
    103c:	68 f1       	brcs	.+90     	; 0x1098 <__addsf3x+0x98>
    103e:	1a 16       	cp	r1, r26
    1040:	f0 40       	sbci	r31, 0x00	; 0
    1042:	a2 2f       	mov	r26, r18
    1044:	23 2f       	mov	r18, r19
    1046:	34 2f       	mov	r19, r20
    1048:	44 27       	eor	r20, r20
    104a:	58 5f       	subi	r21, 0xF8	; 248
    104c:	f3 cf       	rjmp	.-26     	; 0x1034 <__addsf3x+0x34>
    104e:	46 95       	lsr	r20
    1050:	37 95       	ror	r19
    1052:	27 95       	ror	r18
    1054:	a7 95       	ror	r26
    1056:	f0 40       	sbci	r31, 0x00	; 0
    1058:	53 95       	inc	r21
    105a:	c9 f7       	brne	.-14     	; 0x104e <__addsf3x+0x4e>
    105c:	7e f4       	brtc	.+30     	; 0x107c <__addsf3x+0x7c>
    105e:	1f 16       	cp	r1, r31
    1060:	ba 0b       	sbc	r27, r26
    1062:	62 0b       	sbc	r22, r18
    1064:	73 0b       	sbc	r23, r19
    1066:	84 0b       	sbc	r24, r20
    1068:	ba f0       	brmi	.+46     	; 0x1098 <__addsf3x+0x98>
    106a:	91 50       	subi	r25, 0x01	; 1
    106c:	a1 f0       	breq	.+40     	; 0x1096 <__addsf3x+0x96>
    106e:	ff 0f       	add	r31, r31
    1070:	bb 1f       	adc	r27, r27
    1072:	66 1f       	adc	r22, r22
    1074:	77 1f       	adc	r23, r23
    1076:	88 1f       	adc	r24, r24
    1078:	c2 f7       	brpl	.-16     	; 0x106a <__addsf3x+0x6a>
    107a:	0e c0       	rjmp	.+28     	; 0x1098 <__addsf3x+0x98>
    107c:	ba 0f       	add	r27, r26
    107e:	62 1f       	adc	r22, r18
    1080:	73 1f       	adc	r23, r19
    1082:	84 1f       	adc	r24, r20
    1084:	48 f4       	brcc	.+18     	; 0x1098 <__addsf3x+0x98>
    1086:	87 95       	ror	r24
    1088:	77 95       	ror	r23
    108a:	67 95       	ror	r22
    108c:	b7 95       	ror	r27
    108e:	f7 95       	ror	r31
    1090:	9e 3f       	cpi	r25, 0xFE	; 254
    1092:	08 f0       	brcs	.+2      	; 0x1096 <__addsf3x+0x96>
    1094:	b3 cf       	rjmp	.-154    	; 0xffc <__addsf3+0x1e>
    1096:	93 95       	inc	r25
    1098:	88 0f       	add	r24, r24
    109a:	08 f0       	brcs	.+2      	; 0x109e <__addsf3x+0x9e>
    109c:	99 27       	eor	r25, r25
    109e:	ee 0f       	add	r30, r30
    10a0:	97 95       	ror	r25
    10a2:	87 95       	ror	r24
    10a4:	08 95       	ret

000010a6 <__cmpsf2>:
    10a6:	d4 d0       	rcall	.+424    	; 0x1250 <__fp_cmp>
    10a8:	08 f4       	brcc	.+2      	; 0x10ac <__cmpsf2+0x6>
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	08 95       	ret

000010ae <__divsf3>:
    10ae:	0c d0       	rcall	.+24     	; 0x10c8 <__divsf3x>
    10b0:	0a c1       	rjmp	.+532    	; 0x12c6 <__fp_round>
    10b2:	02 d1       	rcall	.+516    	; 0x12b8 <__fp_pscB>
    10b4:	40 f0       	brcs	.+16     	; 0x10c6 <__divsf3+0x18>
    10b6:	f9 d0       	rcall	.+498    	; 0x12aa <__fp_pscA>
    10b8:	30 f0       	brcs	.+12     	; 0x10c6 <__divsf3+0x18>
    10ba:	21 f4       	brne	.+8      	; 0x10c4 <__divsf3+0x16>
    10bc:	5f 3f       	cpi	r21, 0xFF	; 255
    10be:	19 f0       	breq	.+6      	; 0x10c6 <__divsf3+0x18>
    10c0:	eb c0       	rjmp	.+470    	; 0x1298 <__fp_inf>
    10c2:	51 11       	cpse	r21, r1
    10c4:	34 c1       	rjmp	.+616    	; 0x132e <__fp_szero>
    10c6:	ee c0       	rjmp	.+476    	; 0x12a4 <__fp_nan>

000010c8 <__divsf3x>:
    10c8:	0f d1       	rcall	.+542    	; 0x12e8 <__fp_split3>
    10ca:	98 f3       	brcs	.-26     	; 0x10b2 <__divsf3+0x4>

000010cc <__divsf3_pse>:
    10cc:	99 23       	and	r25, r25
    10ce:	c9 f3       	breq	.-14     	; 0x10c2 <__divsf3+0x14>
    10d0:	55 23       	and	r21, r21
    10d2:	b1 f3       	breq	.-20     	; 0x10c0 <__divsf3+0x12>
    10d4:	95 1b       	sub	r25, r21
    10d6:	55 0b       	sbc	r21, r21
    10d8:	bb 27       	eor	r27, r27
    10da:	aa 27       	eor	r26, r26
    10dc:	62 17       	cp	r22, r18
    10de:	73 07       	cpc	r23, r19
    10e0:	84 07       	cpc	r24, r20
    10e2:	38 f0       	brcs	.+14     	; 0x10f2 <__divsf3_pse+0x26>
    10e4:	9f 5f       	subi	r25, 0xFF	; 255
    10e6:	5f 4f       	sbci	r21, 0xFF	; 255
    10e8:	22 0f       	add	r18, r18
    10ea:	33 1f       	adc	r19, r19
    10ec:	44 1f       	adc	r20, r20
    10ee:	aa 1f       	adc	r26, r26
    10f0:	a9 f3       	breq	.-22     	; 0x10dc <__divsf3_pse+0x10>
    10f2:	33 d0       	rcall	.+102    	; 0x115a <__divsf3_pse+0x8e>
    10f4:	0e 2e       	mov	r0, r30
    10f6:	3a f0       	brmi	.+14     	; 0x1106 <__divsf3_pse+0x3a>
    10f8:	e0 e8       	ldi	r30, 0x80	; 128
    10fa:	30 d0       	rcall	.+96     	; 0x115c <__divsf3_pse+0x90>
    10fc:	91 50       	subi	r25, 0x01	; 1
    10fe:	50 40       	sbci	r21, 0x00	; 0
    1100:	e6 95       	lsr	r30
    1102:	00 1c       	adc	r0, r0
    1104:	ca f7       	brpl	.-14     	; 0x10f8 <__divsf3_pse+0x2c>
    1106:	29 d0       	rcall	.+82     	; 0x115a <__divsf3_pse+0x8e>
    1108:	fe 2f       	mov	r31, r30
    110a:	27 d0       	rcall	.+78     	; 0x115a <__divsf3_pse+0x8e>
    110c:	66 0f       	add	r22, r22
    110e:	77 1f       	adc	r23, r23
    1110:	88 1f       	adc	r24, r24
    1112:	bb 1f       	adc	r27, r27
    1114:	26 17       	cp	r18, r22
    1116:	37 07       	cpc	r19, r23
    1118:	48 07       	cpc	r20, r24
    111a:	ab 07       	cpc	r26, r27
    111c:	b0 e8       	ldi	r27, 0x80	; 128
    111e:	09 f0       	breq	.+2      	; 0x1122 <__divsf3_pse+0x56>
    1120:	bb 0b       	sbc	r27, r27
    1122:	80 2d       	mov	r24, r0
    1124:	bf 01       	movw	r22, r30
    1126:	ff 27       	eor	r31, r31
    1128:	93 58       	subi	r25, 0x83	; 131
    112a:	5f 4f       	sbci	r21, 0xFF	; 255
    112c:	2a f0       	brmi	.+10     	; 0x1138 <__divsf3_pse+0x6c>
    112e:	9e 3f       	cpi	r25, 0xFE	; 254
    1130:	51 05       	cpc	r21, r1
    1132:	68 f0       	brcs	.+26     	; 0x114e <__divsf3_pse+0x82>
    1134:	b1 c0       	rjmp	.+354    	; 0x1298 <__fp_inf>
    1136:	fb c0       	rjmp	.+502    	; 0x132e <__fp_szero>
    1138:	5f 3f       	cpi	r21, 0xFF	; 255
    113a:	ec f3       	brlt	.-6      	; 0x1136 <__divsf3_pse+0x6a>
    113c:	98 3e       	cpi	r25, 0xE8	; 232
    113e:	dc f3       	brlt	.-10     	; 0x1136 <__divsf3_pse+0x6a>
    1140:	86 95       	lsr	r24
    1142:	77 95       	ror	r23
    1144:	67 95       	ror	r22
    1146:	b7 95       	ror	r27
    1148:	f7 95       	ror	r31
    114a:	9f 5f       	subi	r25, 0xFF	; 255
    114c:	c9 f7       	brne	.-14     	; 0x1140 <__divsf3_pse+0x74>
    114e:	88 0f       	add	r24, r24
    1150:	91 1d       	adc	r25, r1
    1152:	96 95       	lsr	r25
    1154:	87 95       	ror	r24
    1156:	97 f9       	bld	r25, 7
    1158:	08 95       	ret
    115a:	e1 e0       	ldi	r30, 0x01	; 1
    115c:	66 0f       	add	r22, r22
    115e:	77 1f       	adc	r23, r23
    1160:	88 1f       	adc	r24, r24
    1162:	bb 1f       	adc	r27, r27
    1164:	62 17       	cp	r22, r18
    1166:	73 07       	cpc	r23, r19
    1168:	84 07       	cpc	r24, r20
    116a:	ba 07       	cpc	r27, r26
    116c:	20 f0       	brcs	.+8      	; 0x1176 <__divsf3_pse+0xaa>
    116e:	62 1b       	sub	r22, r18
    1170:	73 0b       	sbc	r23, r19
    1172:	84 0b       	sbc	r24, r20
    1174:	ba 0b       	sbc	r27, r26
    1176:	ee 1f       	adc	r30, r30
    1178:	88 f7       	brcc	.-30     	; 0x115c <__divsf3_pse+0x90>
    117a:	e0 95       	com	r30
    117c:	08 95       	ret

0000117e <__fixunssfsi>:
    117e:	bc d0       	rcall	.+376    	; 0x12f8 <__fp_splitA>
    1180:	88 f0       	brcs	.+34     	; 0x11a4 <__fixunssfsi+0x26>
    1182:	9f 57       	subi	r25, 0x7F	; 127
    1184:	90 f0       	brcs	.+36     	; 0x11aa <__fixunssfsi+0x2c>
    1186:	b9 2f       	mov	r27, r25
    1188:	99 27       	eor	r25, r25
    118a:	b7 51       	subi	r27, 0x17	; 23
    118c:	a0 f0       	brcs	.+40     	; 0x11b6 <__fixunssfsi+0x38>
    118e:	d1 f0       	breq	.+52     	; 0x11c4 <__fixunssfsi+0x46>
    1190:	66 0f       	add	r22, r22
    1192:	77 1f       	adc	r23, r23
    1194:	88 1f       	adc	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	1a f0       	brmi	.+6      	; 0x11a0 <__fixunssfsi+0x22>
    119a:	ba 95       	dec	r27
    119c:	c9 f7       	brne	.-14     	; 0x1190 <__fixunssfsi+0x12>
    119e:	12 c0       	rjmp	.+36     	; 0x11c4 <__fixunssfsi+0x46>
    11a0:	b1 30       	cpi	r27, 0x01	; 1
    11a2:	81 f0       	breq	.+32     	; 0x11c4 <__fixunssfsi+0x46>
    11a4:	c3 d0       	rcall	.+390    	; 0x132c <__fp_zero>
    11a6:	b1 e0       	ldi	r27, 0x01	; 1
    11a8:	08 95       	ret
    11aa:	c0 c0       	rjmp	.+384    	; 0x132c <__fp_zero>
    11ac:	67 2f       	mov	r22, r23
    11ae:	78 2f       	mov	r23, r24
    11b0:	88 27       	eor	r24, r24
    11b2:	b8 5f       	subi	r27, 0xF8	; 248
    11b4:	39 f0       	breq	.+14     	; 0x11c4 <__fixunssfsi+0x46>
    11b6:	b9 3f       	cpi	r27, 0xF9	; 249
    11b8:	cc f3       	brlt	.-14     	; 0x11ac <__fixunssfsi+0x2e>
    11ba:	86 95       	lsr	r24
    11bc:	77 95       	ror	r23
    11be:	67 95       	ror	r22
    11c0:	b3 95       	inc	r27
    11c2:	d9 f7       	brne	.-10     	; 0x11ba <__fixunssfsi+0x3c>
    11c4:	3e f4       	brtc	.+14     	; 0x11d4 <__fixunssfsi+0x56>
    11c6:	90 95       	com	r25
    11c8:	80 95       	com	r24
    11ca:	70 95       	com	r23
    11cc:	61 95       	neg	r22
    11ce:	7f 4f       	sbci	r23, 0xFF	; 255
    11d0:	8f 4f       	sbci	r24, 0xFF	; 255
    11d2:	9f 4f       	sbci	r25, 0xFF	; 255
    11d4:	08 95       	ret

000011d6 <__floatunsisf>:
    11d6:	e8 94       	clt
    11d8:	09 c0       	rjmp	.+18     	; 0x11ec <__floatsisf+0x12>

000011da <__floatsisf>:
    11da:	97 fb       	bst	r25, 7
    11dc:	3e f4       	brtc	.+14     	; 0x11ec <__floatsisf+0x12>
    11de:	90 95       	com	r25
    11e0:	80 95       	com	r24
    11e2:	70 95       	com	r23
    11e4:	61 95       	neg	r22
    11e6:	7f 4f       	sbci	r23, 0xFF	; 255
    11e8:	8f 4f       	sbci	r24, 0xFF	; 255
    11ea:	9f 4f       	sbci	r25, 0xFF	; 255
    11ec:	99 23       	and	r25, r25
    11ee:	a9 f0       	breq	.+42     	; 0x121a <__floatsisf+0x40>
    11f0:	f9 2f       	mov	r31, r25
    11f2:	96 e9       	ldi	r25, 0x96	; 150
    11f4:	bb 27       	eor	r27, r27
    11f6:	93 95       	inc	r25
    11f8:	f6 95       	lsr	r31
    11fa:	87 95       	ror	r24
    11fc:	77 95       	ror	r23
    11fe:	67 95       	ror	r22
    1200:	b7 95       	ror	r27
    1202:	f1 11       	cpse	r31, r1
    1204:	f8 cf       	rjmp	.-16     	; 0x11f6 <__floatsisf+0x1c>
    1206:	fa f4       	brpl	.+62     	; 0x1246 <__floatsisf+0x6c>
    1208:	bb 0f       	add	r27, r27
    120a:	11 f4       	brne	.+4      	; 0x1210 <__floatsisf+0x36>
    120c:	60 ff       	sbrs	r22, 0
    120e:	1b c0       	rjmp	.+54     	; 0x1246 <__floatsisf+0x6c>
    1210:	6f 5f       	subi	r22, 0xFF	; 255
    1212:	7f 4f       	sbci	r23, 0xFF	; 255
    1214:	8f 4f       	sbci	r24, 0xFF	; 255
    1216:	9f 4f       	sbci	r25, 0xFF	; 255
    1218:	16 c0       	rjmp	.+44     	; 0x1246 <__floatsisf+0x6c>
    121a:	88 23       	and	r24, r24
    121c:	11 f0       	breq	.+4      	; 0x1222 <__floatsisf+0x48>
    121e:	96 e9       	ldi	r25, 0x96	; 150
    1220:	11 c0       	rjmp	.+34     	; 0x1244 <__floatsisf+0x6a>
    1222:	77 23       	and	r23, r23
    1224:	21 f0       	breq	.+8      	; 0x122e <__floatsisf+0x54>
    1226:	9e e8       	ldi	r25, 0x8E	; 142
    1228:	87 2f       	mov	r24, r23
    122a:	76 2f       	mov	r23, r22
    122c:	05 c0       	rjmp	.+10     	; 0x1238 <__floatsisf+0x5e>
    122e:	66 23       	and	r22, r22
    1230:	71 f0       	breq	.+28     	; 0x124e <__floatsisf+0x74>
    1232:	96 e8       	ldi	r25, 0x86	; 134
    1234:	86 2f       	mov	r24, r22
    1236:	70 e0       	ldi	r23, 0x00	; 0
    1238:	60 e0       	ldi	r22, 0x00	; 0
    123a:	2a f0       	brmi	.+10     	; 0x1246 <__floatsisf+0x6c>
    123c:	9a 95       	dec	r25
    123e:	66 0f       	add	r22, r22
    1240:	77 1f       	adc	r23, r23
    1242:	88 1f       	adc	r24, r24
    1244:	da f7       	brpl	.-10     	; 0x123c <__floatsisf+0x62>
    1246:	88 0f       	add	r24, r24
    1248:	96 95       	lsr	r25
    124a:	87 95       	ror	r24
    124c:	97 f9       	bld	r25, 7
    124e:	08 95       	ret

00001250 <__fp_cmp>:
    1250:	99 0f       	add	r25, r25
    1252:	00 08       	sbc	r0, r0
    1254:	55 0f       	add	r21, r21
    1256:	aa 0b       	sbc	r26, r26
    1258:	e0 e8       	ldi	r30, 0x80	; 128
    125a:	fe ef       	ldi	r31, 0xFE	; 254
    125c:	16 16       	cp	r1, r22
    125e:	17 06       	cpc	r1, r23
    1260:	e8 07       	cpc	r30, r24
    1262:	f9 07       	cpc	r31, r25
    1264:	c0 f0       	brcs	.+48     	; 0x1296 <__fp_cmp+0x46>
    1266:	12 16       	cp	r1, r18
    1268:	13 06       	cpc	r1, r19
    126a:	e4 07       	cpc	r30, r20
    126c:	f5 07       	cpc	r31, r21
    126e:	98 f0       	brcs	.+38     	; 0x1296 <__fp_cmp+0x46>
    1270:	62 1b       	sub	r22, r18
    1272:	73 0b       	sbc	r23, r19
    1274:	84 0b       	sbc	r24, r20
    1276:	95 0b       	sbc	r25, r21
    1278:	39 f4       	brne	.+14     	; 0x1288 <__fp_cmp+0x38>
    127a:	0a 26       	eor	r0, r26
    127c:	61 f0       	breq	.+24     	; 0x1296 <__fp_cmp+0x46>
    127e:	23 2b       	or	r18, r19
    1280:	24 2b       	or	r18, r20
    1282:	25 2b       	or	r18, r21
    1284:	21 f4       	brne	.+8      	; 0x128e <__fp_cmp+0x3e>
    1286:	08 95       	ret
    1288:	0a 26       	eor	r0, r26
    128a:	09 f4       	brne	.+2      	; 0x128e <__fp_cmp+0x3e>
    128c:	a1 40       	sbci	r26, 0x01	; 1
    128e:	a6 95       	lsr	r26
    1290:	8f ef       	ldi	r24, 0xFF	; 255
    1292:	81 1d       	adc	r24, r1
    1294:	81 1d       	adc	r24, r1
    1296:	08 95       	ret

00001298 <__fp_inf>:
    1298:	97 f9       	bld	r25, 7
    129a:	9f 67       	ori	r25, 0x7F	; 127
    129c:	80 e8       	ldi	r24, 0x80	; 128
    129e:	70 e0       	ldi	r23, 0x00	; 0
    12a0:	60 e0       	ldi	r22, 0x00	; 0
    12a2:	08 95       	ret

000012a4 <__fp_nan>:
    12a4:	9f ef       	ldi	r25, 0xFF	; 255
    12a6:	80 ec       	ldi	r24, 0xC0	; 192
    12a8:	08 95       	ret

000012aa <__fp_pscA>:
    12aa:	00 24       	eor	r0, r0
    12ac:	0a 94       	dec	r0
    12ae:	16 16       	cp	r1, r22
    12b0:	17 06       	cpc	r1, r23
    12b2:	18 06       	cpc	r1, r24
    12b4:	09 06       	cpc	r0, r25
    12b6:	08 95       	ret

000012b8 <__fp_pscB>:
    12b8:	00 24       	eor	r0, r0
    12ba:	0a 94       	dec	r0
    12bc:	12 16       	cp	r1, r18
    12be:	13 06       	cpc	r1, r19
    12c0:	14 06       	cpc	r1, r20
    12c2:	05 06       	cpc	r0, r21
    12c4:	08 95       	ret

000012c6 <__fp_round>:
    12c6:	09 2e       	mov	r0, r25
    12c8:	03 94       	inc	r0
    12ca:	00 0c       	add	r0, r0
    12cc:	11 f4       	brne	.+4      	; 0x12d2 <__fp_round+0xc>
    12ce:	88 23       	and	r24, r24
    12d0:	52 f0       	brmi	.+20     	; 0x12e6 <__fp_round+0x20>
    12d2:	bb 0f       	add	r27, r27
    12d4:	40 f4       	brcc	.+16     	; 0x12e6 <__fp_round+0x20>
    12d6:	bf 2b       	or	r27, r31
    12d8:	11 f4       	brne	.+4      	; 0x12de <__fp_round+0x18>
    12da:	60 ff       	sbrs	r22, 0
    12dc:	04 c0       	rjmp	.+8      	; 0x12e6 <__fp_round+0x20>
    12de:	6f 5f       	subi	r22, 0xFF	; 255
    12e0:	7f 4f       	sbci	r23, 0xFF	; 255
    12e2:	8f 4f       	sbci	r24, 0xFF	; 255
    12e4:	9f 4f       	sbci	r25, 0xFF	; 255
    12e6:	08 95       	ret

000012e8 <__fp_split3>:
    12e8:	57 fd       	sbrc	r21, 7
    12ea:	90 58       	subi	r25, 0x80	; 128
    12ec:	44 0f       	add	r20, r20
    12ee:	55 1f       	adc	r21, r21
    12f0:	59 f0       	breq	.+22     	; 0x1308 <__fp_splitA+0x10>
    12f2:	5f 3f       	cpi	r21, 0xFF	; 255
    12f4:	71 f0       	breq	.+28     	; 0x1312 <__fp_splitA+0x1a>
    12f6:	47 95       	ror	r20

000012f8 <__fp_splitA>:
    12f8:	88 0f       	add	r24, r24
    12fa:	97 fb       	bst	r25, 7
    12fc:	99 1f       	adc	r25, r25
    12fe:	61 f0       	breq	.+24     	; 0x1318 <__fp_splitA+0x20>
    1300:	9f 3f       	cpi	r25, 0xFF	; 255
    1302:	79 f0       	breq	.+30     	; 0x1322 <__fp_splitA+0x2a>
    1304:	87 95       	ror	r24
    1306:	08 95       	ret
    1308:	12 16       	cp	r1, r18
    130a:	13 06       	cpc	r1, r19
    130c:	14 06       	cpc	r1, r20
    130e:	55 1f       	adc	r21, r21
    1310:	f2 cf       	rjmp	.-28     	; 0x12f6 <__fp_split3+0xe>
    1312:	46 95       	lsr	r20
    1314:	f1 df       	rcall	.-30     	; 0x12f8 <__fp_splitA>
    1316:	08 c0       	rjmp	.+16     	; 0x1328 <__fp_splitA+0x30>
    1318:	16 16       	cp	r1, r22
    131a:	17 06       	cpc	r1, r23
    131c:	18 06       	cpc	r1, r24
    131e:	99 1f       	adc	r25, r25
    1320:	f1 cf       	rjmp	.-30     	; 0x1304 <__fp_splitA+0xc>
    1322:	86 95       	lsr	r24
    1324:	71 05       	cpc	r23, r1
    1326:	61 05       	cpc	r22, r1
    1328:	08 94       	sec
    132a:	08 95       	ret

0000132c <__fp_zero>:
    132c:	e8 94       	clt

0000132e <__fp_szero>:
    132e:	bb 27       	eor	r27, r27
    1330:	66 27       	eor	r22, r22
    1332:	77 27       	eor	r23, r23
    1334:	cb 01       	movw	r24, r22
    1336:	97 f9       	bld	r25, 7
    1338:	08 95       	ret

0000133a <__gesf2>:
    133a:	8a df       	rcall	.-236    	; 0x1250 <__fp_cmp>
    133c:	08 f4       	brcc	.+2      	; 0x1340 <__gesf2+0x6>
    133e:	8f ef       	ldi	r24, 0xFF	; 255
    1340:	08 95       	ret

00001342 <__mulsf3>:
    1342:	0b d0       	rcall	.+22     	; 0x135a <__mulsf3x>
    1344:	c0 cf       	rjmp	.-128    	; 0x12c6 <__fp_round>
    1346:	b1 df       	rcall	.-158    	; 0x12aa <__fp_pscA>
    1348:	28 f0       	brcs	.+10     	; 0x1354 <__mulsf3+0x12>
    134a:	b6 df       	rcall	.-148    	; 0x12b8 <__fp_pscB>
    134c:	18 f0       	brcs	.+6      	; 0x1354 <__mulsf3+0x12>
    134e:	95 23       	and	r25, r21
    1350:	09 f0       	breq	.+2      	; 0x1354 <__mulsf3+0x12>
    1352:	a2 cf       	rjmp	.-188    	; 0x1298 <__fp_inf>
    1354:	a7 cf       	rjmp	.-178    	; 0x12a4 <__fp_nan>
    1356:	11 24       	eor	r1, r1
    1358:	ea cf       	rjmp	.-44     	; 0x132e <__fp_szero>

0000135a <__mulsf3x>:
    135a:	c6 df       	rcall	.-116    	; 0x12e8 <__fp_split3>
    135c:	a0 f3       	brcs	.-24     	; 0x1346 <__mulsf3+0x4>

0000135e <__mulsf3_pse>:
    135e:	95 9f       	mul	r25, r21
    1360:	d1 f3       	breq	.-12     	; 0x1356 <__mulsf3+0x14>
    1362:	95 0f       	add	r25, r21
    1364:	50 e0       	ldi	r21, 0x00	; 0
    1366:	55 1f       	adc	r21, r21
    1368:	62 9f       	mul	r22, r18
    136a:	f0 01       	movw	r30, r0
    136c:	72 9f       	mul	r23, r18
    136e:	bb 27       	eor	r27, r27
    1370:	f0 0d       	add	r31, r0
    1372:	b1 1d       	adc	r27, r1
    1374:	63 9f       	mul	r22, r19
    1376:	aa 27       	eor	r26, r26
    1378:	f0 0d       	add	r31, r0
    137a:	b1 1d       	adc	r27, r1
    137c:	aa 1f       	adc	r26, r26
    137e:	64 9f       	mul	r22, r20
    1380:	66 27       	eor	r22, r22
    1382:	b0 0d       	add	r27, r0
    1384:	a1 1d       	adc	r26, r1
    1386:	66 1f       	adc	r22, r22
    1388:	82 9f       	mul	r24, r18
    138a:	22 27       	eor	r18, r18
    138c:	b0 0d       	add	r27, r0
    138e:	a1 1d       	adc	r26, r1
    1390:	62 1f       	adc	r22, r18
    1392:	73 9f       	mul	r23, r19
    1394:	b0 0d       	add	r27, r0
    1396:	a1 1d       	adc	r26, r1
    1398:	62 1f       	adc	r22, r18
    139a:	83 9f       	mul	r24, r19
    139c:	a0 0d       	add	r26, r0
    139e:	61 1d       	adc	r22, r1
    13a0:	22 1f       	adc	r18, r18
    13a2:	74 9f       	mul	r23, r20
    13a4:	33 27       	eor	r19, r19
    13a6:	a0 0d       	add	r26, r0
    13a8:	61 1d       	adc	r22, r1
    13aa:	23 1f       	adc	r18, r19
    13ac:	84 9f       	mul	r24, r20
    13ae:	60 0d       	add	r22, r0
    13b0:	21 1d       	adc	r18, r1
    13b2:	82 2f       	mov	r24, r18
    13b4:	76 2f       	mov	r23, r22
    13b6:	6a 2f       	mov	r22, r26
    13b8:	11 24       	eor	r1, r1
    13ba:	9f 57       	subi	r25, 0x7F	; 127
    13bc:	50 40       	sbci	r21, 0x00	; 0
    13be:	8a f0       	brmi	.+34     	; 0x13e2 <__mulsf3_pse+0x84>
    13c0:	e1 f0       	breq	.+56     	; 0x13fa <__mulsf3_pse+0x9c>
    13c2:	88 23       	and	r24, r24
    13c4:	4a f0       	brmi	.+18     	; 0x13d8 <__mulsf3_pse+0x7a>
    13c6:	ee 0f       	add	r30, r30
    13c8:	ff 1f       	adc	r31, r31
    13ca:	bb 1f       	adc	r27, r27
    13cc:	66 1f       	adc	r22, r22
    13ce:	77 1f       	adc	r23, r23
    13d0:	88 1f       	adc	r24, r24
    13d2:	91 50       	subi	r25, 0x01	; 1
    13d4:	50 40       	sbci	r21, 0x00	; 0
    13d6:	a9 f7       	brne	.-22     	; 0x13c2 <__mulsf3_pse+0x64>
    13d8:	9e 3f       	cpi	r25, 0xFE	; 254
    13da:	51 05       	cpc	r21, r1
    13dc:	70 f0       	brcs	.+28     	; 0x13fa <__mulsf3_pse+0x9c>
    13de:	5c cf       	rjmp	.-328    	; 0x1298 <__fp_inf>
    13e0:	a6 cf       	rjmp	.-180    	; 0x132e <__fp_szero>
    13e2:	5f 3f       	cpi	r21, 0xFF	; 255
    13e4:	ec f3       	brlt	.-6      	; 0x13e0 <__mulsf3_pse+0x82>
    13e6:	98 3e       	cpi	r25, 0xE8	; 232
    13e8:	dc f3       	brlt	.-10     	; 0x13e0 <__mulsf3_pse+0x82>
    13ea:	86 95       	lsr	r24
    13ec:	77 95       	ror	r23
    13ee:	67 95       	ror	r22
    13f0:	b7 95       	ror	r27
    13f2:	f7 95       	ror	r31
    13f4:	e7 95       	ror	r30
    13f6:	9f 5f       	subi	r25, 0xFF	; 255
    13f8:	c1 f7       	brne	.-16     	; 0x13ea <__mulsf3_pse+0x8c>
    13fa:	fe 2b       	or	r31, r30
    13fc:	88 0f       	add	r24, r24
    13fe:	91 1d       	adc	r25, r1
    1400:	96 95       	lsr	r25
    1402:	87 95       	ror	r24
    1404:	97 f9       	bld	r25, 7
    1406:	08 95       	ret

00001408 <__divmodhi4>:
    1408:	97 fb       	bst	r25, 7
    140a:	07 2e       	mov	r0, r23
    140c:	16 f4       	brtc	.+4      	; 0x1412 <__divmodhi4+0xa>
    140e:	00 94       	com	r0
    1410:	06 d0       	rcall	.+12     	; 0x141e <__divmodhi4_neg1>
    1412:	77 fd       	sbrc	r23, 7
    1414:	08 d0       	rcall	.+16     	; 0x1426 <__divmodhi4_neg2>
    1416:	11 d0       	rcall	.+34     	; 0x143a <__udivmodhi4>
    1418:	07 fc       	sbrc	r0, 7
    141a:	05 d0       	rcall	.+10     	; 0x1426 <__divmodhi4_neg2>
    141c:	3e f4       	brtc	.+14     	; 0x142c <__divmodhi4_exit>

0000141e <__divmodhi4_neg1>:
    141e:	90 95       	com	r25
    1420:	81 95       	neg	r24
    1422:	9f 4f       	sbci	r25, 0xFF	; 255
    1424:	08 95       	ret

00001426 <__divmodhi4_neg2>:
    1426:	70 95       	com	r23
    1428:	61 95       	neg	r22
    142a:	7f 4f       	sbci	r23, 0xFF	; 255

0000142c <__divmodhi4_exit>:
    142c:	08 95       	ret

0000142e <__tablejump2__>:
    142e:	ee 0f       	add	r30, r30
    1430:	ff 1f       	adc	r31, r31

00001432 <__tablejump__>:
    1432:	05 90       	lpm	r0, Z+
    1434:	f4 91       	lpm	r31, Z
    1436:	e0 2d       	mov	r30, r0
    1438:	19 94       	eijmp

0000143a <__udivmodhi4>:
    143a:	aa 1b       	sub	r26, r26
    143c:	bb 1b       	sub	r27, r27
    143e:	51 e1       	ldi	r21, 0x11	; 17
    1440:	07 c0       	rjmp	.+14     	; 0x1450 <__udivmodhi4_ep>

00001442 <__udivmodhi4_loop>:
    1442:	aa 1f       	adc	r26, r26
    1444:	bb 1f       	adc	r27, r27
    1446:	a6 17       	cp	r26, r22
    1448:	b7 07       	cpc	r27, r23
    144a:	10 f0       	brcs	.+4      	; 0x1450 <__udivmodhi4_ep>
    144c:	a6 1b       	sub	r26, r22
    144e:	b7 0b       	sbc	r27, r23

00001450 <__udivmodhi4_ep>:
    1450:	88 1f       	adc	r24, r24
    1452:	99 1f       	adc	r25, r25
    1454:	5a 95       	dec	r21
    1456:	a9 f7       	brne	.-22     	; 0x1442 <__udivmodhi4_loop>
    1458:	80 95       	com	r24
    145a:	90 95       	com	r25
    145c:	bc 01       	movw	r22, r24
    145e:	cd 01       	movw	r24, r26
    1460:	08 95       	ret

00001462 <abs>:
    1462:	97 ff       	sbrs	r25, 7
    1464:	03 c0       	rjmp	.+6      	; 0x146c <abs+0xa>
    1466:	91 95       	neg	r25
    1468:	81 95       	neg	r24
    146a:	91 09       	sbc	r25, r1
    146c:	08 95       	ret

0000146e <fdevopen>:
    146e:	0f 93       	push	r16
    1470:	1f 93       	push	r17
    1472:	cf 93       	push	r28
    1474:	df 93       	push	r29
    1476:	ec 01       	movw	r28, r24
    1478:	8b 01       	movw	r16, r22
    147a:	00 97       	sbiw	r24, 0x00	; 0
    147c:	31 f4       	brne	.+12     	; 0x148a <fdevopen+0x1c>
    147e:	61 15       	cp	r22, r1
    1480:	71 05       	cpc	r23, r1
    1482:	19 f4       	brne	.+6      	; 0x148a <fdevopen+0x1c>
    1484:	80 e0       	ldi	r24, 0x00	; 0
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	37 c0       	rjmp	.+110    	; 0x14f8 <fdevopen+0x8a>
    148a:	6e e0       	ldi	r22, 0x0E	; 14
    148c:	70 e0       	ldi	r23, 0x00	; 0
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	64 d0       	rcall	.+200    	; 0x155c <calloc>
    1494:	fc 01       	movw	r30, r24
    1496:	00 97       	sbiw	r24, 0x00	; 0
    1498:	a9 f3       	breq	.-22     	; 0x1484 <fdevopen+0x16>
    149a:	80 e8       	ldi	r24, 0x80	; 128
    149c:	83 83       	std	Z+3, r24	; 0x03
    149e:	01 15       	cp	r16, r1
    14a0:	11 05       	cpc	r17, r1
    14a2:	71 f0       	breq	.+28     	; 0x14c0 <fdevopen+0x52>
    14a4:	13 87       	std	Z+11, r17	; 0x0b
    14a6:	02 87       	std	Z+10, r16	; 0x0a
    14a8:	81 e8       	ldi	r24, 0x81	; 129
    14aa:	83 83       	std	Z+3, r24	; 0x03
    14ac:	80 91 27 02 	lds	r24, 0x0227
    14b0:	90 91 28 02 	lds	r25, 0x0228
    14b4:	89 2b       	or	r24, r25
    14b6:	21 f4       	brne	.+8      	; 0x14c0 <fdevopen+0x52>
    14b8:	f0 93 28 02 	sts	0x0228, r31
    14bc:	e0 93 27 02 	sts	0x0227, r30
    14c0:	20 97       	sbiw	r28, 0x00	; 0
    14c2:	c9 f0       	breq	.+50     	; 0x14f6 <fdevopen+0x88>
    14c4:	d1 87       	std	Z+9, r29	; 0x09
    14c6:	c0 87       	std	Z+8, r28	; 0x08
    14c8:	83 81       	ldd	r24, Z+3	; 0x03
    14ca:	82 60       	ori	r24, 0x02	; 2
    14cc:	83 83       	std	Z+3, r24	; 0x03
    14ce:	80 91 29 02 	lds	r24, 0x0229
    14d2:	90 91 2a 02 	lds	r25, 0x022A
    14d6:	89 2b       	or	r24, r25
    14d8:	71 f4       	brne	.+28     	; 0x14f6 <fdevopen+0x88>
    14da:	f0 93 2a 02 	sts	0x022A, r31
    14de:	e0 93 29 02 	sts	0x0229, r30
    14e2:	80 91 2b 02 	lds	r24, 0x022B
    14e6:	90 91 2c 02 	lds	r25, 0x022C
    14ea:	89 2b       	or	r24, r25
    14ec:	21 f4       	brne	.+8      	; 0x14f6 <fdevopen+0x88>
    14ee:	f0 93 2c 02 	sts	0x022C, r31
    14f2:	e0 93 2b 02 	sts	0x022B, r30
    14f6:	cf 01       	movw	r24, r30
    14f8:	df 91       	pop	r29
    14fa:	cf 91       	pop	r28
    14fc:	1f 91       	pop	r17
    14fe:	0f 91       	pop	r16
    1500:	08 95       	ret

00001502 <puts>:
    1502:	0f 93       	push	r16
    1504:	1f 93       	push	r17
    1506:	cf 93       	push	r28
    1508:	df 93       	push	r29
    150a:	e0 91 29 02 	lds	r30, 0x0229
    150e:	f0 91 2a 02 	lds	r31, 0x022A
    1512:	23 81       	ldd	r18, Z+3	; 0x03
    1514:	21 ff       	sbrs	r18, 1
    1516:	1b c0       	rjmp	.+54     	; 0x154e <puts+0x4c>
    1518:	ec 01       	movw	r28, r24
    151a:	00 e0       	ldi	r16, 0x00	; 0
    151c:	10 e0       	ldi	r17, 0x00	; 0
    151e:	89 91       	ld	r24, Y+
    1520:	60 91 29 02 	lds	r22, 0x0229
    1524:	70 91 2a 02 	lds	r23, 0x022A
    1528:	db 01       	movw	r26, r22
    152a:	18 96       	adiw	r26, 0x08	; 8
    152c:	ed 91       	ld	r30, X+
    152e:	fc 91       	ld	r31, X
    1530:	19 97       	sbiw	r26, 0x09	; 9
    1532:	88 23       	and	r24, r24
    1534:	31 f0       	breq	.+12     	; 0x1542 <puts+0x40>
    1536:	19 95       	eicall
    1538:	89 2b       	or	r24, r25
    153a:	89 f3       	breq	.-30     	; 0x151e <puts+0x1c>
    153c:	0f ef       	ldi	r16, 0xFF	; 255
    153e:	1f ef       	ldi	r17, 0xFF	; 255
    1540:	ee cf       	rjmp	.-36     	; 0x151e <puts+0x1c>
    1542:	8a e0       	ldi	r24, 0x0A	; 10
    1544:	19 95       	eicall
    1546:	89 2b       	or	r24, r25
    1548:	11 f4       	brne	.+4      	; 0x154e <puts+0x4c>
    154a:	c8 01       	movw	r24, r16
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <puts+0x50>
    154e:	8f ef       	ldi	r24, 0xFF	; 255
    1550:	9f ef       	ldi	r25, 0xFF	; 255
    1552:	df 91       	pop	r29
    1554:	cf 91       	pop	r28
    1556:	1f 91       	pop	r17
    1558:	0f 91       	pop	r16
    155a:	08 95       	ret

0000155c <calloc>:
    155c:	0f 93       	push	r16
    155e:	1f 93       	push	r17
    1560:	cf 93       	push	r28
    1562:	df 93       	push	r29
    1564:	86 9f       	mul	r24, r22
    1566:	80 01       	movw	r16, r0
    1568:	87 9f       	mul	r24, r23
    156a:	10 0d       	add	r17, r0
    156c:	96 9f       	mul	r25, r22
    156e:	10 0d       	add	r17, r0
    1570:	11 24       	eor	r1, r1
    1572:	c8 01       	movw	r24, r16
    1574:	0d d0       	rcall	.+26     	; 0x1590 <malloc>
    1576:	ec 01       	movw	r28, r24
    1578:	00 97       	sbiw	r24, 0x00	; 0
    157a:	21 f0       	breq	.+8      	; 0x1584 <calloc+0x28>
    157c:	a8 01       	movw	r20, r16
    157e:	60 e0       	ldi	r22, 0x00	; 0
    1580:	70 e0       	ldi	r23, 0x00	; 0
    1582:	2d d1       	rcall	.+602    	; 0x17de <memset>
    1584:	ce 01       	movw	r24, r28
    1586:	df 91       	pop	r29
    1588:	cf 91       	pop	r28
    158a:	1f 91       	pop	r17
    158c:	0f 91       	pop	r16
    158e:	08 95       	ret

00001590 <malloc>:
    1590:	cf 93       	push	r28
    1592:	df 93       	push	r29
    1594:	82 30       	cpi	r24, 0x02	; 2
    1596:	91 05       	cpc	r25, r1
    1598:	10 f4       	brcc	.+4      	; 0x159e <malloc+0xe>
    159a:	82 e0       	ldi	r24, 0x02	; 2
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	e0 91 2f 02 	lds	r30, 0x022F
    15a2:	f0 91 30 02 	lds	r31, 0x0230
    15a6:	20 e0       	ldi	r18, 0x00	; 0
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	a0 e0       	ldi	r26, 0x00	; 0
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	30 97       	sbiw	r30, 0x00	; 0
    15b0:	39 f1       	breq	.+78     	; 0x1600 <malloc+0x70>
    15b2:	40 81       	ld	r20, Z
    15b4:	51 81       	ldd	r21, Z+1	; 0x01
    15b6:	48 17       	cp	r20, r24
    15b8:	59 07       	cpc	r21, r25
    15ba:	b8 f0       	brcs	.+46     	; 0x15ea <malloc+0x5a>
    15bc:	48 17       	cp	r20, r24
    15be:	59 07       	cpc	r21, r25
    15c0:	71 f4       	brne	.+28     	; 0x15de <malloc+0x4e>
    15c2:	82 81       	ldd	r24, Z+2	; 0x02
    15c4:	93 81       	ldd	r25, Z+3	; 0x03
    15c6:	10 97       	sbiw	r26, 0x00	; 0
    15c8:	29 f0       	breq	.+10     	; 0x15d4 <malloc+0x44>
    15ca:	13 96       	adiw	r26, 0x03	; 3
    15cc:	9c 93       	st	X, r25
    15ce:	8e 93       	st	-X, r24
    15d0:	12 97       	sbiw	r26, 0x02	; 2
    15d2:	2c c0       	rjmp	.+88     	; 0x162c <malloc+0x9c>
    15d4:	90 93 30 02 	sts	0x0230, r25
    15d8:	80 93 2f 02 	sts	0x022F, r24
    15dc:	27 c0       	rjmp	.+78     	; 0x162c <malloc+0x9c>
    15de:	21 15       	cp	r18, r1
    15e0:	31 05       	cpc	r19, r1
    15e2:	31 f0       	breq	.+12     	; 0x15f0 <malloc+0x60>
    15e4:	42 17       	cp	r20, r18
    15e6:	53 07       	cpc	r21, r19
    15e8:	18 f0       	brcs	.+6      	; 0x15f0 <malloc+0x60>
    15ea:	a9 01       	movw	r20, r18
    15ec:	db 01       	movw	r26, r22
    15ee:	01 c0       	rjmp	.+2      	; 0x15f2 <malloc+0x62>
    15f0:	ef 01       	movw	r28, r30
    15f2:	9a 01       	movw	r18, r20
    15f4:	bd 01       	movw	r22, r26
    15f6:	df 01       	movw	r26, r30
    15f8:	02 80       	ldd	r0, Z+2	; 0x02
    15fa:	f3 81       	ldd	r31, Z+3	; 0x03
    15fc:	e0 2d       	mov	r30, r0
    15fe:	d7 cf       	rjmp	.-82     	; 0x15ae <malloc+0x1e>
    1600:	21 15       	cp	r18, r1
    1602:	31 05       	cpc	r19, r1
    1604:	f9 f0       	breq	.+62     	; 0x1644 <malloc+0xb4>
    1606:	28 1b       	sub	r18, r24
    1608:	39 0b       	sbc	r19, r25
    160a:	24 30       	cpi	r18, 0x04	; 4
    160c:	31 05       	cpc	r19, r1
    160e:	80 f4       	brcc	.+32     	; 0x1630 <malloc+0xa0>
    1610:	8a 81       	ldd	r24, Y+2	; 0x02
    1612:	9b 81       	ldd	r25, Y+3	; 0x03
    1614:	61 15       	cp	r22, r1
    1616:	71 05       	cpc	r23, r1
    1618:	21 f0       	breq	.+8      	; 0x1622 <malloc+0x92>
    161a:	fb 01       	movw	r30, r22
    161c:	93 83       	std	Z+3, r25	; 0x03
    161e:	82 83       	std	Z+2, r24	; 0x02
    1620:	04 c0       	rjmp	.+8      	; 0x162a <malloc+0x9a>
    1622:	90 93 30 02 	sts	0x0230, r25
    1626:	80 93 2f 02 	sts	0x022F, r24
    162a:	fe 01       	movw	r30, r28
    162c:	32 96       	adiw	r30, 0x02	; 2
    162e:	44 c0       	rjmp	.+136    	; 0x16b8 <malloc+0x128>
    1630:	fe 01       	movw	r30, r28
    1632:	e2 0f       	add	r30, r18
    1634:	f3 1f       	adc	r31, r19
    1636:	81 93       	st	Z+, r24
    1638:	91 93       	st	Z+, r25
    163a:	22 50       	subi	r18, 0x02	; 2
    163c:	31 09       	sbc	r19, r1
    163e:	39 83       	std	Y+1, r19	; 0x01
    1640:	28 83       	st	Y, r18
    1642:	3a c0       	rjmp	.+116    	; 0x16b8 <malloc+0x128>
    1644:	20 91 2d 02 	lds	r18, 0x022D
    1648:	30 91 2e 02 	lds	r19, 0x022E
    164c:	23 2b       	or	r18, r19
    164e:	41 f4       	brne	.+16     	; 0x1660 <malloc+0xd0>
    1650:	20 91 02 02 	lds	r18, 0x0202
    1654:	30 91 03 02 	lds	r19, 0x0203
    1658:	30 93 2e 02 	sts	0x022E, r19
    165c:	20 93 2d 02 	sts	0x022D, r18
    1660:	20 91 00 02 	lds	r18, 0x0200
    1664:	30 91 01 02 	lds	r19, 0x0201
    1668:	21 15       	cp	r18, r1
    166a:	31 05       	cpc	r19, r1
    166c:	41 f4       	brne	.+16     	; 0x167e <malloc+0xee>
    166e:	2d b7       	in	r18, 0x3d	; 61
    1670:	3e b7       	in	r19, 0x3e	; 62
    1672:	40 91 04 02 	lds	r20, 0x0204
    1676:	50 91 05 02 	lds	r21, 0x0205
    167a:	24 1b       	sub	r18, r20
    167c:	35 0b       	sbc	r19, r21
    167e:	e0 91 2d 02 	lds	r30, 0x022D
    1682:	f0 91 2e 02 	lds	r31, 0x022E
    1686:	e2 17       	cp	r30, r18
    1688:	f3 07       	cpc	r31, r19
    168a:	a0 f4       	brcc	.+40     	; 0x16b4 <malloc+0x124>
    168c:	2e 1b       	sub	r18, r30
    168e:	3f 0b       	sbc	r19, r31
    1690:	28 17       	cp	r18, r24
    1692:	39 07       	cpc	r19, r25
    1694:	78 f0       	brcs	.+30     	; 0x16b4 <malloc+0x124>
    1696:	ac 01       	movw	r20, r24
    1698:	4e 5f       	subi	r20, 0xFE	; 254
    169a:	5f 4f       	sbci	r21, 0xFF	; 255
    169c:	24 17       	cp	r18, r20
    169e:	35 07       	cpc	r19, r21
    16a0:	48 f0       	brcs	.+18     	; 0x16b4 <malloc+0x124>
    16a2:	4e 0f       	add	r20, r30
    16a4:	5f 1f       	adc	r21, r31
    16a6:	50 93 2e 02 	sts	0x022E, r21
    16aa:	40 93 2d 02 	sts	0x022D, r20
    16ae:	81 93       	st	Z+, r24
    16b0:	91 93       	st	Z+, r25
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <malloc+0x128>
    16b4:	e0 e0       	ldi	r30, 0x00	; 0
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	cf 01       	movw	r24, r30
    16ba:	df 91       	pop	r29
    16bc:	cf 91       	pop	r28
    16be:	08 95       	ret

000016c0 <free>:
    16c0:	cf 93       	push	r28
    16c2:	df 93       	push	r29
    16c4:	00 97       	sbiw	r24, 0x00	; 0
    16c6:	09 f4       	brne	.+2      	; 0x16ca <free+0xa>
    16c8:	87 c0       	rjmp	.+270    	; 0x17d8 <free+0x118>
    16ca:	fc 01       	movw	r30, r24
    16cc:	32 97       	sbiw	r30, 0x02	; 2
    16ce:	13 82       	std	Z+3, r1	; 0x03
    16d0:	12 82       	std	Z+2, r1	; 0x02
    16d2:	c0 91 2f 02 	lds	r28, 0x022F
    16d6:	d0 91 30 02 	lds	r29, 0x0230
    16da:	20 97       	sbiw	r28, 0x00	; 0
    16dc:	81 f4       	brne	.+32     	; 0x16fe <free+0x3e>
    16de:	20 81       	ld	r18, Z
    16e0:	31 81       	ldd	r19, Z+1	; 0x01
    16e2:	28 0f       	add	r18, r24
    16e4:	39 1f       	adc	r19, r25
    16e6:	80 91 2d 02 	lds	r24, 0x022D
    16ea:	90 91 2e 02 	lds	r25, 0x022E
    16ee:	82 17       	cp	r24, r18
    16f0:	93 07       	cpc	r25, r19
    16f2:	79 f5       	brne	.+94     	; 0x1752 <free+0x92>
    16f4:	f0 93 2e 02 	sts	0x022E, r31
    16f8:	e0 93 2d 02 	sts	0x022D, r30
    16fc:	6d c0       	rjmp	.+218    	; 0x17d8 <free+0x118>
    16fe:	de 01       	movw	r26, r28
    1700:	20 e0       	ldi	r18, 0x00	; 0
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	ae 17       	cp	r26, r30
    1706:	bf 07       	cpc	r27, r31
    1708:	50 f4       	brcc	.+20     	; 0x171e <free+0x5e>
    170a:	12 96       	adiw	r26, 0x02	; 2
    170c:	4d 91       	ld	r20, X+
    170e:	5c 91       	ld	r21, X
    1710:	13 97       	sbiw	r26, 0x03	; 3
    1712:	9d 01       	movw	r18, r26
    1714:	41 15       	cp	r20, r1
    1716:	51 05       	cpc	r21, r1
    1718:	09 f1       	breq	.+66     	; 0x175c <free+0x9c>
    171a:	da 01       	movw	r26, r20
    171c:	f3 cf       	rjmp	.-26     	; 0x1704 <free+0x44>
    171e:	b3 83       	std	Z+3, r27	; 0x03
    1720:	a2 83       	std	Z+2, r26	; 0x02
    1722:	40 81       	ld	r20, Z
    1724:	51 81       	ldd	r21, Z+1	; 0x01
    1726:	84 0f       	add	r24, r20
    1728:	95 1f       	adc	r25, r21
    172a:	8a 17       	cp	r24, r26
    172c:	9b 07       	cpc	r25, r27
    172e:	71 f4       	brne	.+28     	; 0x174c <free+0x8c>
    1730:	8d 91       	ld	r24, X+
    1732:	9c 91       	ld	r25, X
    1734:	11 97       	sbiw	r26, 0x01	; 1
    1736:	84 0f       	add	r24, r20
    1738:	95 1f       	adc	r25, r21
    173a:	02 96       	adiw	r24, 0x02	; 2
    173c:	91 83       	std	Z+1, r25	; 0x01
    173e:	80 83       	st	Z, r24
    1740:	12 96       	adiw	r26, 0x02	; 2
    1742:	8d 91       	ld	r24, X+
    1744:	9c 91       	ld	r25, X
    1746:	13 97       	sbiw	r26, 0x03	; 3
    1748:	93 83       	std	Z+3, r25	; 0x03
    174a:	82 83       	std	Z+2, r24	; 0x02
    174c:	21 15       	cp	r18, r1
    174e:	31 05       	cpc	r19, r1
    1750:	29 f4       	brne	.+10     	; 0x175c <free+0x9c>
    1752:	f0 93 30 02 	sts	0x0230, r31
    1756:	e0 93 2f 02 	sts	0x022F, r30
    175a:	3e c0       	rjmp	.+124    	; 0x17d8 <free+0x118>
    175c:	d9 01       	movw	r26, r18
    175e:	13 96       	adiw	r26, 0x03	; 3
    1760:	fc 93       	st	X, r31
    1762:	ee 93       	st	-X, r30
    1764:	12 97       	sbiw	r26, 0x02	; 2
    1766:	4d 91       	ld	r20, X+
    1768:	5d 91       	ld	r21, X+
    176a:	a4 0f       	add	r26, r20
    176c:	b5 1f       	adc	r27, r21
    176e:	ea 17       	cp	r30, r26
    1770:	fb 07       	cpc	r31, r27
    1772:	79 f4       	brne	.+30     	; 0x1792 <free+0xd2>
    1774:	80 81       	ld	r24, Z
    1776:	91 81       	ldd	r25, Z+1	; 0x01
    1778:	84 0f       	add	r24, r20
    177a:	95 1f       	adc	r25, r21
    177c:	02 96       	adiw	r24, 0x02	; 2
    177e:	d9 01       	movw	r26, r18
    1780:	11 96       	adiw	r26, 0x01	; 1
    1782:	9c 93       	st	X, r25
    1784:	8e 93       	st	-X, r24
    1786:	82 81       	ldd	r24, Z+2	; 0x02
    1788:	93 81       	ldd	r25, Z+3	; 0x03
    178a:	13 96       	adiw	r26, 0x03	; 3
    178c:	9c 93       	st	X, r25
    178e:	8e 93       	st	-X, r24
    1790:	12 97       	sbiw	r26, 0x02	; 2
    1792:	e0 e0       	ldi	r30, 0x00	; 0
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	8a 81       	ldd	r24, Y+2	; 0x02
    1798:	9b 81       	ldd	r25, Y+3	; 0x03
    179a:	00 97       	sbiw	r24, 0x00	; 0
    179c:	19 f0       	breq	.+6      	; 0x17a4 <free+0xe4>
    179e:	fe 01       	movw	r30, r28
    17a0:	ec 01       	movw	r28, r24
    17a2:	f9 cf       	rjmp	.-14     	; 0x1796 <free+0xd6>
    17a4:	ce 01       	movw	r24, r28
    17a6:	02 96       	adiw	r24, 0x02	; 2
    17a8:	28 81       	ld	r18, Y
    17aa:	39 81       	ldd	r19, Y+1	; 0x01
    17ac:	82 0f       	add	r24, r18
    17ae:	93 1f       	adc	r25, r19
    17b0:	20 91 2d 02 	lds	r18, 0x022D
    17b4:	30 91 2e 02 	lds	r19, 0x022E
    17b8:	28 17       	cp	r18, r24
    17ba:	39 07       	cpc	r19, r25
    17bc:	69 f4       	brne	.+26     	; 0x17d8 <free+0x118>
    17be:	30 97       	sbiw	r30, 0x00	; 0
    17c0:	29 f4       	brne	.+10     	; 0x17cc <free+0x10c>
    17c2:	10 92 30 02 	sts	0x0230, r1
    17c6:	10 92 2f 02 	sts	0x022F, r1
    17ca:	02 c0       	rjmp	.+4      	; 0x17d0 <free+0x110>
    17cc:	13 82       	std	Z+3, r1	; 0x03
    17ce:	12 82       	std	Z+2, r1	; 0x02
    17d0:	d0 93 2e 02 	sts	0x022E, r29
    17d4:	c0 93 2d 02 	sts	0x022D, r28
    17d8:	df 91       	pop	r29
    17da:	cf 91       	pop	r28
    17dc:	08 95       	ret

000017de <memset>:
    17de:	dc 01       	movw	r26, r24
    17e0:	01 c0       	rjmp	.+2      	; 0x17e4 <memset+0x6>
    17e2:	6d 93       	st	X+, r22
    17e4:	41 50       	subi	r20, 0x01	; 1
    17e6:	50 40       	sbci	r21, 0x00	; 0
    17e8:	e0 f7       	brcc	.-8      	; 0x17e2 <memset+0x4>
    17ea:	08 95       	ret

000017ec <_exit>:
    17ec:	f8 94       	cli

000017ee <__stop_program>:
    17ee:	ff cf       	rjmp	.-2      	; 0x17ee <__stop_program>
