; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 3
2 input 1 INS
3 sort bitvec 1
4 input 3 LDAcc
5 input 3 LDDR
6 input 3 LDMQ
7 input 3 STAcc
8 input 3 STDR
9 input 3 STMQ
10 input 3 TESTMODE
11 input 3 clock
12 sort bitvec 8
13 input 12 inBUS
14 const 3 0
15 state 3 I679
16 init 3 15 14
17 state 3 I680
18 init 3 17 14
19 or 3 15 17
20 state 3 I681
21 init 3 20 14
22 or 3 19 20
23 not 3 22
24 state 3 I683
25 init 3 24 14
26 not 3 24
27 or 3 23 26
28 not 3 27
29 output 28 prop_neg
30 const 3 1
31 not 3 27
32 and 3 30 31
33 bad 32
34 input 12
35 uext 12 34 0 Acc_q
36 input 12
37 uext 12 36 0 DR_q
38 input 3
39 uext 3 38 0 I682
40 not 3 17
41 not 3 15
42 and 3 41 20
43 not 3 42
44 or 3 40 43
45 not 3 44
46 and 3 17 20
47 or 3 41 46
48 not 3 47
49 or 3 45 48
50 uext 3 49 0 I684
51 not 3 20
52 or 3 17 51
53 and 3 17 51
54 not 3 53
55 and 3 52 54
56 not 3 55
57 uext 3 56 0 I685
58 slice 3 2 0 0
59 slice 3 2 2 2
60 not 3 59
61 slice 3 2 1 1
62 or 3 60 61
63 or 3 58 62
64 not 3 63
65 or 3 15 17
66 or 3 64 65
67 and 3 66 51
68 uext 3 67 0 I686
69 and 3 15 20
70 not 3 69
71 or 3 40 70
72 not 3 71
73 or 3 20 65
74 not 3 73
75 and 3 58 74
76 not 3 75
77 not 3 76
78 or 3 72 77
79 and 3 62 74
80 or 3 78 79
81 uext 3 80 0 I688
82 uext 3 41 0 I710
83 uext 3 40 0 I711
84 uext 3 51 0 I712
85 uext 3 48 0 I730
86 uext 3 62 0 I735
87 uext 3 70 0 I737
88 uext 3 76 0 I739
89 uext 3 64 0 I744
90 uext 3 65 0 I745
91 uext 3 79 0 I747
92 uext 3 43 0 I749
93 uext 3 54 0 I751
94 uext 3 72 0 I754
95 uext 3 74 0 I764
96 uext 3 44 0 I769
97 uext 3 52 0 I772
98 uext 3 46 0 I788
99 uext 3 66 0 I791
100 input 12
101 uext 12 100 0 MQ_q
102 input 3
103 uext 3 102 0 oLDALUout
104 uext 3 27 0 prop
105 input 1
106 uext 1 105 0 qINSo
107 input 3
108 uext 3 107 0 qLDALUout
109 input 3
110 uext 3 109 0 qPass1
111 input 3
112 uext 3 111 0 qPass2
113 input 3
114 uext 3 113 0 qShiftRight
115 next 3 15 49
116 next 3 17 56
117 next 3 20 67
118 next 3 24 80
; end of yosys output
