Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Jan 23 17:56:15 2017
| Host         : opt-penkovskyi01 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -file ./outCellular/post_place_timing_summary.rpt
| Design       : CellularTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.635        0.000                      0                   82        0.130        0.000                      0                   82        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.635        0.000                      0                   82        0.130        0.000                      0                   82        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 CELLULAR_inst/cellular_topentity_inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLULAR_inst/cellular_topentity_inst/r_rec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.704ns (22.644%)  route 2.405ns (77.356%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        2.024     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       1.718     5.320    CELLULAR_inst/cellular_topentity_inst/CLK
    SLICE_X86Y71         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.456     5.776 f  CELLULAR_inst/cellular_topentity_inst/cnt_reg[22]/Q
                         net (fo=2, estimated)        1.009     6.785    CELLULAR_inst/cellular_topentity_inst/cnt_reg[22]
    SLICE_X87Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.909 f  CELLULAR_inst/cellular_topentity_inst/xlnx_opt_LUT_r_rec[15]_i_1_2/O
                         net (fo=1, estimated)        0.718     7.627    CELLULAR_inst/cellular_topentity_inst/xlnx_opt_result_2
    SLICE_X87Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.751 r  CELLULAR_inst/cellular_topentity_inst/xlnx_opt_LUT_r_rec[15]_i_1_5/O
                         net (fo=16, estimated)       0.678     8.429    CELLULAR_inst/cellular_topentity_inst/result
    SLICE_X89Y64         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/r_rec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        1.923    13.334    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.425 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       1.607    15.032    CELLULAR_inst/cellular_topentity_inst/CLK
    SLICE_X89Y64         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/r_rec_reg[2]/C
                         clock pessimism              0.272    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y64         FDCE (Setup_fdce_C_CE)      -0.205    15.063    CELLULAR_inst/cellular_topentity_inst/r_rec_reg[2]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CELLULAR_inst/cellular_topentity_inst/r_rec_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.124%)  route 0.079ns (29.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        0.853     1.103    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       0.598     1.727    CELLULAR_inst/cellular_topentity_inst/CLK
    SLICE_X89Y69         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/r_rec_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDCE (Prop_fdce_C_Q)         0.141     1.868 r  CELLULAR_inst/cellular_topentity_inst/r_rec_reg[14]/Q
                         net (fo=4, estimated)        0.079     1.947    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/Q[14]
    SLICE_X88Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x[15]_i_1/O
                         net (fo=1, routed)           0.000     1.992    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/result_0[tup2_sel0][15]
    SLICE_X88Y69         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        0.898     1.336    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       0.868     2.233    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/CLK
    SLICE_X88Y69         FDCE                                         r  CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[15]/C
                         clock pessimism             -0.492     1.741    
    SLICE_X88Y69         FDCE (Hold_fdce_C_D)         0.121     1.862    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y67    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X89Y67    CELLULAR_inst/cellular_topentity_inst/cellular_mealy_r_app_arg/x_reg[0]/C



