// StepperMotorControl_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 14.0 209 at 2014.11.14.11:50:48

`timescale 1 ps / 1 ps
module StepperMotorControl_mm_interconnect_0 (
		input  wire        pll_100MHz_outclk0_clk,                      //                    pll_100MHz_outclk0.clk
		input  wire        CPU_reset_n_reset_bridge_in_reset_reset,     //     CPU_reset_n_reset_bridge_in_reset.reset
		input  wire        registers_reset_reset_bridge_in_reset_reset, // registers_reset_reset_bridge_in_reset.reset
		input  wire [20:0] CPU_data_master_address,                     //                       CPU_data_master.address
		output wire        CPU_data_master_waitrequest,                 //                                      .waitrequest
		input  wire [3:0]  CPU_data_master_byteenable,                  //                                      .byteenable
		input  wire        CPU_data_master_read,                        //                                      .read
		output wire [31:0] CPU_data_master_readdata,                    //                                      .readdata
		input  wire        CPU_data_master_write,                       //                                      .write
		input  wire [31:0] CPU_data_master_writedata,                   //                                      .writedata
		input  wire        CPU_data_master_debugaccess,                 //                                      .debugaccess
		input  wire [20:0] CPU_instruction_master_address,              //                CPU_instruction_master.address
		output wire        CPU_instruction_master_waitrequest,          //                                      .waitrequest
		input  wire        CPU_instruction_master_read,                 //                                      .read
		output wire [31:0] CPU_instruction_master_readdata,             //                                      .readdata
		output wire        CPU_instruction_master_readdatavalid,        //                                      .readdatavalid
		output wire [8:0]  CPU_jtag_debug_module_address,               //                 CPU_jtag_debug_module.address
		output wire        CPU_jtag_debug_module_write,                 //                                      .write
		output wire        CPU_jtag_debug_module_read,                  //                                      .read
		input  wire [31:0] CPU_jtag_debug_module_readdata,              //                                      .readdata
		output wire [31:0] CPU_jtag_debug_module_writedata,             //                                      .writedata
		output wire [3:0]  CPU_jtag_debug_module_byteenable,            //                                      .byteenable
		input  wire        CPU_jtag_debug_module_waitrequest,           //                                      .waitrequest
		output wire        CPU_jtag_debug_module_debugaccess,           //                                      .debugaccess
		output wire [0:0]  jtag_uart_avalon_jtag_slave_address,         //           jtag_uart_avalon_jtag_slave.address
		output wire        jtag_uart_avalon_jtag_slave_write,           //                                      .write
		output wire        jtag_uart_avalon_jtag_slave_read,            //                                      .read
		input  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,        //                                      .readdata
		output wire [31:0] jtag_uart_avalon_jtag_slave_writedata,       //                                      .writedata
		input  wire        jtag_uart_avalon_jtag_slave_waitrequest,     //                                      .waitrequest
		output wire        jtag_uart_avalon_jtag_slave_chipselect,      //                                      .chipselect
		output wire [1:0]  lcd_control_slave_address,                   //                     lcd_control_slave.address
		output wire        lcd_control_slave_write,                     //                                      .write
		output wire        lcd_control_slave_read,                      //                                      .read
		input  wire [7:0]  lcd_control_slave_readdata,                  //                                      .readdata
		output wire [7:0]  lcd_control_slave_writedata,                 //                                      .writedata
		output wire        lcd_control_slave_begintransfer,             //                                      .begintransfer
		output wire [2:0]  pio_hex0_s1_address,                         //                           pio_hex0_s1.address
		output wire        pio_hex0_s1_write,                           //                                      .write
		input  wire [31:0] pio_hex0_s1_readdata,                        //                                      .readdata
		output wire [31:0] pio_hex0_s1_writedata,                       //                                      .writedata
		output wire        pio_hex0_s1_chipselect,                      //                                      .chipselect
		output wire [2:0]  pio_hex1_s1_address,                         //                           pio_hex1_s1.address
		output wire        pio_hex1_s1_write,                           //                                      .write
		input  wire [31:0] pio_hex1_s1_readdata,                        //                                      .readdata
		output wire [31:0] pio_hex1_s1_writedata,                       //                                      .writedata
		output wire        pio_hex1_s1_chipselect,                      //                                      .chipselect
		output wire [2:0]  pio_hex2_s1_address,                         //                           pio_hex2_s1.address
		output wire        pio_hex2_s1_write,                           //                                      .write
		input  wire [31:0] pio_hex2_s1_readdata,                        //                                      .readdata
		output wire [31:0] pio_hex2_s1_writedata,                       //                                      .writedata
		output wire        pio_hex2_s1_chipselect,                      //                                      .chipselect
		output wire [2:0]  pio_hex3_s1_address,                         //                           pio_hex3_s1.address
		output wire        pio_hex3_s1_write,                           //                                      .write
		input  wire [31:0] pio_hex3_s1_readdata,                        //                                      .readdata
		output wire [31:0] pio_hex3_s1_writedata,                       //                                      .writedata
		output wire        pio_hex3_s1_chipselect,                      //                                      .chipselect
		output wire [1:0]  pio_key_s1_address,                          //                            pio_key_s1.address
		output wire        pio_key_s1_write,                            //                                      .write
		input  wire [31:0] pio_key_s1_readdata,                         //                                      .readdata
		output wire [31:0] pio_key_s1_writedata,                        //                                      .writedata
		output wire        pio_key_s1_chipselect,                       //                                      .chipselect
		output wire [1:0]  pio_led9_s1_address,                         //                           pio_led9_s1.address
		output wire        pio_led9_s1_write,                           //                                      .write
		input  wire [31:0] pio_led9_s1_readdata,                        //                                      .readdata
		output wire [31:0] pio_led9_s1_writedata,                       //                                      .writedata
		output wire        pio_led9_s1_chipselect,                      //                                      .chipselect
		output wire [2:0]  pio_sw_s1_address,                           //                             pio_sw_s1.address
		output wire        pio_sw_s1_write,                             //                                      .write
		input  wire [31:0] pio_sw_s1_readdata,                          //                                      .readdata
		output wire [31:0] pio_sw_s1_writedata,                         //                                      .writedata
		output wire        pio_sw_s1_chipselect,                        //                                      .chipselect
		output wire [2:0]  registers_register_slave_address,            //              registers_register_slave.address
		output wire        registers_register_slave_write,              //                                      .write
		output wire        registers_register_slave_read,               //                                      .read
		input  wire [31:0] registers_register_slave_readdata,           //                                      .readdata
		output wire [31:0] registers_register_slave_writedata,          //                                      .writedata
		output wire        registers_register_slave_chipselect,         //                                      .chipselect
		output wire [2:0]  RTX_Timer_s1_address,                        //                          RTX_Timer_s1.address
		output wire        RTX_Timer_s1_write,                          //                                      .write
		input  wire [15:0] RTX_Timer_s1_readdata,                       //                                      .readdata
		output wire [15:0] RTX_Timer_s1_writedata,                      //                                      .writedata
		output wire        RTX_Timer_s1_chipselect,                     //                                      .chipselect
		output wire [18:0] SRAM_CVGX_uas_address,                       //                         SRAM_CVGX_uas.address
		output wire        SRAM_CVGX_uas_write,                         //                                      .write
		output wire        SRAM_CVGX_uas_read,                          //                                      .read
		input  wire [15:0] SRAM_CVGX_uas_readdata,                      //                                      .readdata
		output wire [15:0] SRAM_CVGX_uas_writedata,                     //                                      .writedata
		output wire [1:0]  SRAM_CVGX_uas_burstcount,                    //                                      .burstcount
		output wire [1:0]  SRAM_CVGX_uas_byteenable,                    //                                      .byteenable
		input  wire        SRAM_CVGX_uas_readdatavalid,                 //                                      .readdatavalid
		input  wire        SRAM_CVGX_uas_waitrequest,                   //                                      .waitrequest
		output wire        SRAM_CVGX_uas_lock,                          //                                      .lock
		output wire        SRAM_CVGX_uas_debugaccess,                   //                                      .debugaccess
		output wire [0:0]  sysid_qsys_0_control_slave_address,          //            sysid_qsys_0_control_slave.address
		input  wire [31:0] sysid_qsys_0_control_slave_readdata          //                                      .readdata
	);

	wire         cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;   // CPU_instruction_master_agent:av_waitrequest -> CPU_instruction_master_translator:uav_waitrequest
	wire   [2:0] cpu_instruction_master_translator_avalon_universal_master_0_burstcount;    // CPU_instruction_master_translator:uav_burstcount -> CPU_instruction_master_agent:av_burstcount
	wire  [31:0] cpu_instruction_master_translator_avalon_universal_master_0_writedata;     // CPU_instruction_master_translator:uav_writedata -> CPU_instruction_master_agent:av_writedata
	wire  [20:0] cpu_instruction_master_translator_avalon_universal_master_0_address;       // CPU_instruction_master_translator:uav_address -> CPU_instruction_master_agent:av_address
	wire         cpu_instruction_master_translator_avalon_universal_master_0_lock;          // CPU_instruction_master_translator:uav_lock -> CPU_instruction_master_agent:av_lock
	wire         cpu_instruction_master_translator_avalon_universal_master_0_write;         // CPU_instruction_master_translator:uav_write -> CPU_instruction_master_agent:av_write
	wire         cpu_instruction_master_translator_avalon_universal_master_0_read;          // CPU_instruction_master_translator:uav_read -> CPU_instruction_master_agent:av_read
	wire  [31:0] cpu_instruction_master_translator_avalon_universal_master_0_readdata;      // CPU_instruction_master_agent:av_readdata -> CPU_instruction_master_translator:uav_readdata
	wire         cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;   // CPU_instruction_master_translator:uav_debugaccess -> CPU_instruction_master_agent:av_debugaccess
	wire   [3:0] cpu_instruction_master_translator_avalon_universal_master_0_byteenable;    // CPU_instruction_master_translator:uav_byteenable -> CPU_instruction_master_agent:av_byteenable
	wire         cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid; // CPU_instruction_master_agent:av_readdatavalid -> CPU_instruction_master_translator:uav_readdatavalid
	wire         cpu_data_master_translator_avalon_universal_master_0_waitrequest;          // CPU_data_master_agent:av_waitrequest -> CPU_data_master_translator:uav_waitrequest
	wire   [2:0] cpu_data_master_translator_avalon_universal_master_0_burstcount;           // CPU_data_master_translator:uav_burstcount -> CPU_data_master_agent:av_burstcount
	wire  [31:0] cpu_data_master_translator_avalon_universal_master_0_writedata;            // CPU_data_master_translator:uav_writedata -> CPU_data_master_agent:av_writedata
	wire  [20:0] cpu_data_master_translator_avalon_universal_master_0_address;              // CPU_data_master_translator:uav_address -> CPU_data_master_agent:av_address
	wire         cpu_data_master_translator_avalon_universal_master_0_lock;                 // CPU_data_master_translator:uav_lock -> CPU_data_master_agent:av_lock
	wire         cpu_data_master_translator_avalon_universal_master_0_write;                // CPU_data_master_translator:uav_write -> CPU_data_master_agent:av_write
	wire         cpu_data_master_translator_avalon_universal_master_0_read;                 // CPU_data_master_translator:uav_read -> CPU_data_master_agent:av_read
	wire  [31:0] cpu_data_master_translator_avalon_universal_master_0_readdata;             // CPU_data_master_agent:av_readdata -> CPU_data_master_translator:uav_readdata
	wire         cpu_data_master_translator_avalon_universal_master_0_debugaccess;          // CPU_data_master_translator:uav_debugaccess -> CPU_data_master_agent:av_debugaccess
	wire   [3:0] cpu_data_master_translator_avalon_universal_master_0_byteenable;           // CPU_data_master_translator:uav_byteenable -> CPU_data_master_agent:av_byteenable
	wire         cpu_data_master_translator_avalon_universal_master_0_readdatavalid;        // CPU_data_master_agent:av_readdatavalid -> CPU_data_master_translator:uav_readdatavalid
	wire         rsp_mux_001_src_endofpacket;                                               // rsp_mux_001:src_endofpacket -> CPU_data_master_agent:rp_endofpacket
	wire         rsp_mux_001_src_valid;                                                     // rsp_mux_001:src_valid -> CPU_data_master_agent:rp_valid
	wire         rsp_mux_001_src_startofpacket;                                             // rsp_mux_001:src_startofpacket -> CPU_data_master_agent:rp_startofpacket
	wire  [98:0] rsp_mux_001_src_data;                                                      // rsp_mux_001:src_data -> CPU_data_master_agent:rp_data
	wire  [13:0] rsp_mux_001_src_channel;                                                   // rsp_mux_001:src_channel -> CPU_data_master_agent:rp_channel
	wire         rsp_mux_001_src_ready;                                                     // CPU_data_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire         cpu_jtag_debug_module_agent_m0_waitrequest;                                // CPU_jtag_debug_module_translator:uav_waitrequest -> CPU_jtag_debug_module_agent:m0_waitrequest
	wire   [2:0] cpu_jtag_debug_module_agent_m0_burstcount;                                 // CPU_jtag_debug_module_agent:m0_burstcount -> CPU_jtag_debug_module_translator:uav_burstcount
	wire  [31:0] cpu_jtag_debug_module_agent_m0_writedata;                                  // CPU_jtag_debug_module_agent:m0_writedata -> CPU_jtag_debug_module_translator:uav_writedata
	wire  [20:0] cpu_jtag_debug_module_agent_m0_address;                                    // CPU_jtag_debug_module_agent:m0_address -> CPU_jtag_debug_module_translator:uav_address
	wire         cpu_jtag_debug_module_agent_m0_write;                                      // CPU_jtag_debug_module_agent:m0_write -> CPU_jtag_debug_module_translator:uav_write
	wire         cpu_jtag_debug_module_agent_m0_lock;                                       // CPU_jtag_debug_module_agent:m0_lock -> CPU_jtag_debug_module_translator:uav_lock
	wire         cpu_jtag_debug_module_agent_m0_read;                                       // CPU_jtag_debug_module_agent:m0_read -> CPU_jtag_debug_module_translator:uav_read
	wire  [31:0] cpu_jtag_debug_module_agent_m0_readdata;                                   // CPU_jtag_debug_module_translator:uav_readdata -> CPU_jtag_debug_module_agent:m0_readdata
	wire         cpu_jtag_debug_module_agent_m0_readdatavalid;                              // CPU_jtag_debug_module_translator:uav_readdatavalid -> CPU_jtag_debug_module_agent:m0_readdatavalid
	wire         cpu_jtag_debug_module_agent_m0_debugaccess;                                // CPU_jtag_debug_module_agent:m0_debugaccess -> CPU_jtag_debug_module_translator:uav_debugaccess
	wire   [3:0] cpu_jtag_debug_module_agent_m0_byteenable;                                 // CPU_jtag_debug_module_agent:m0_byteenable -> CPU_jtag_debug_module_translator:uav_byteenable
	wire         cpu_jtag_debug_module_agent_rf_source_endofpacket;                         // CPU_jtag_debug_module_agent:rf_source_endofpacket -> CPU_jtag_debug_module_agent_rsp_fifo:in_endofpacket
	wire         cpu_jtag_debug_module_agent_rf_source_valid;                               // CPU_jtag_debug_module_agent:rf_source_valid -> CPU_jtag_debug_module_agent_rsp_fifo:in_valid
	wire         cpu_jtag_debug_module_agent_rf_source_startofpacket;                       // CPU_jtag_debug_module_agent:rf_source_startofpacket -> CPU_jtag_debug_module_agent_rsp_fifo:in_startofpacket
	wire  [99:0] cpu_jtag_debug_module_agent_rf_source_data;                                // CPU_jtag_debug_module_agent:rf_source_data -> CPU_jtag_debug_module_agent_rsp_fifo:in_data
	wire         cpu_jtag_debug_module_agent_rf_source_ready;                               // CPU_jtag_debug_module_agent_rsp_fifo:in_ready -> CPU_jtag_debug_module_agent:rf_source_ready
	wire         cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket;                      // CPU_jtag_debug_module_agent_rsp_fifo:out_endofpacket -> CPU_jtag_debug_module_agent:rf_sink_endofpacket
	wire         cpu_jtag_debug_module_agent_rsp_fifo_out_valid;                            // CPU_jtag_debug_module_agent_rsp_fifo:out_valid -> CPU_jtag_debug_module_agent:rf_sink_valid
	wire         cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket;                    // CPU_jtag_debug_module_agent_rsp_fifo:out_startofpacket -> CPU_jtag_debug_module_agent:rf_sink_startofpacket
	wire  [99:0] cpu_jtag_debug_module_agent_rsp_fifo_out_data;                             // CPU_jtag_debug_module_agent_rsp_fifo:out_data -> CPU_jtag_debug_module_agent:rf_sink_data
	wire         cpu_jtag_debug_module_agent_rsp_fifo_out_ready;                            // CPU_jtag_debug_module_agent:rf_sink_ready -> CPU_jtag_debug_module_agent_rsp_fifo:out_ready
	wire         cpu_jtag_debug_module_agent_rdata_fifo_src_valid;                          // CPU_jtag_debug_module_agent:rdata_fifo_src_valid -> CPU_jtag_debug_module_agent:rdata_fifo_sink_valid
	wire  [33:0] cpu_jtag_debug_module_agent_rdata_fifo_src_data;                           // CPU_jtag_debug_module_agent:rdata_fifo_src_data -> CPU_jtag_debug_module_agent:rdata_fifo_sink_data
	wire         cpu_jtag_debug_module_agent_rdata_fifo_src_ready;                          // CPU_jtag_debug_module_agent:rdata_fifo_sink_ready -> CPU_jtag_debug_module_agent:rdata_fifo_src_ready
	wire         cmd_mux_src_endofpacket;                                                   // cmd_mux:src_endofpacket -> CPU_jtag_debug_module_agent:cp_endofpacket
	wire         cmd_mux_src_valid;                                                         // cmd_mux:src_valid -> CPU_jtag_debug_module_agent:cp_valid
	wire         cmd_mux_src_startofpacket;                                                 // cmd_mux:src_startofpacket -> CPU_jtag_debug_module_agent:cp_startofpacket
	wire  [98:0] cmd_mux_src_data;                                                          // cmd_mux:src_data -> CPU_jtag_debug_module_agent:cp_data
	wire  [13:0] cmd_mux_src_channel;                                                       // cmd_mux:src_channel -> CPU_jtag_debug_module_agent:cp_channel
	wire         cmd_mux_src_ready;                                                         // CPU_jtag_debug_module_agent:cp_ready -> cmd_mux:src_ready
	wire         sram_cvgx_uas_agent_m0_waitrequest;                                        // SRAM_CVGX_uas_translator:uav_waitrequest -> SRAM_CVGX_uas_agent:m0_waitrequest
	wire   [1:0] sram_cvgx_uas_agent_m0_burstcount;                                         // SRAM_CVGX_uas_agent:m0_burstcount -> SRAM_CVGX_uas_translator:uav_burstcount
	wire  [15:0] sram_cvgx_uas_agent_m0_writedata;                                          // SRAM_CVGX_uas_agent:m0_writedata -> SRAM_CVGX_uas_translator:uav_writedata
	wire  [20:0] sram_cvgx_uas_agent_m0_address;                                            // SRAM_CVGX_uas_agent:m0_address -> SRAM_CVGX_uas_translator:uav_address
	wire         sram_cvgx_uas_agent_m0_write;                                              // SRAM_CVGX_uas_agent:m0_write -> SRAM_CVGX_uas_translator:uav_write
	wire         sram_cvgx_uas_agent_m0_lock;                                               // SRAM_CVGX_uas_agent:m0_lock -> SRAM_CVGX_uas_translator:uav_lock
	wire         sram_cvgx_uas_agent_m0_read;                                               // SRAM_CVGX_uas_agent:m0_read -> SRAM_CVGX_uas_translator:uav_read
	wire  [15:0] sram_cvgx_uas_agent_m0_readdata;                                           // SRAM_CVGX_uas_translator:uav_readdata -> SRAM_CVGX_uas_agent:m0_readdata
	wire         sram_cvgx_uas_agent_m0_readdatavalid;                                      // SRAM_CVGX_uas_translator:uav_readdatavalid -> SRAM_CVGX_uas_agent:m0_readdatavalid
	wire         sram_cvgx_uas_agent_m0_debugaccess;                                        // SRAM_CVGX_uas_agent:m0_debugaccess -> SRAM_CVGX_uas_translator:uav_debugaccess
	wire   [1:0] sram_cvgx_uas_agent_m0_byteenable;                                         // SRAM_CVGX_uas_agent:m0_byteenable -> SRAM_CVGX_uas_translator:uav_byteenable
	wire         sram_cvgx_uas_agent_rf_source_endofpacket;                                 // SRAM_CVGX_uas_agent:rf_source_endofpacket -> SRAM_CVGX_uas_agent_rsp_fifo:in_endofpacket
	wire         sram_cvgx_uas_agent_rf_source_valid;                                       // SRAM_CVGX_uas_agent:rf_source_valid -> SRAM_CVGX_uas_agent_rsp_fifo:in_valid
	wire         sram_cvgx_uas_agent_rf_source_startofpacket;                               // SRAM_CVGX_uas_agent:rf_source_startofpacket -> SRAM_CVGX_uas_agent_rsp_fifo:in_startofpacket
	wire  [81:0] sram_cvgx_uas_agent_rf_source_data;                                        // SRAM_CVGX_uas_agent:rf_source_data -> SRAM_CVGX_uas_agent_rsp_fifo:in_data
	wire         sram_cvgx_uas_agent_rf_source_ready;                                       // SRAM_CVGX_uas_agent_rsp_fifo:in_ready -> SRAM_CVGX_uas_agent:rf_source_ready
	wire         sram_cvgx_uas_agent_rsp_fifo_out_endofpacket;                              // SRAM_CVGX_uas_agent_rsp_fifo:out_endofpacket -> SRAM_CVGX_uas_agent:rf_sink_endofpacket
	wire         sram_cvgx_uas_agent_rsp_fifo_out_valid;                                    // SRAM_CVGX_uas_agent_rsp_fifo:out_valid -> SRAM_CVGX_uas_agent:rf_sink_valid
	wire         sram_cvgx_uas_agent_rsp_fifo_out_startofpacket;                            // SRAM_CVGX_uas_agent_rsp_fifo:out_startofpacket -> SRAM_CVGX_uas_agent:rf_sink_startofpacket
	wire  [81:0] sram_cvgx_uas_agent_rsp_fifo_out_data;                                     // SRAM_CVGX_uas_agent_rsp_fifo:out_data -> SRAM_CVGX_uas_agent:rf_sink_data
	wire         sram_cvgx_uas_agent_rsp_fifo_out_ready;                                    // SRAM_CVGX_uas_agent:rf_sink_ready -> SRAM_CVGX_uas_agent_rsp_fifo:out_ready
	wire         sram_cvgx_uas_agent_rdata_fifo_src_valid;                                  // SRAM_CVGX_uas_agent:rdata_fifo_src_valid -> SRAM_CVGX_uas_agent_rdata_fifo:in_valid
	wire  [17:0] sram_cvgx_uas_agent_rdata_fifo_src_data;                                   // SRAM_CVGX_uas_agent:rdata_fifo_src_data -> SRAM_CVGX_uas_agent_rdata_fifo:in_data
	wire         sram_cvgx_uas_agent_rdata_fifo_src_ready;                                  // SRAM_CVGX_uas_agent_rdata_fifo:in_ready -> SRAM_CVGX_uas_agent:rdata_fifo_src_ready
	wire         sram_cvgx_uas_agent_rdata_fifo_out_valid;                                  // SRAM_CVGX_uas_agent_rdata_fifo:out_valid -> SRAM_CVGX_uas_agent:rdata_fifo_sink_valid
	wire  [17:0] sram_cvgx_uas_agent_rdata_fifo_out_data;                                   // SRAM_CVGX_uas_agent_rdata_fifo:out_data -> SRAM_CVGX_uas_agent:rdata_fifo_sink_data
	wire         sram_cvgx_uas_agent_rdata_fifo_out_ready;                                  // SRAM_CVGX_uas_agent:rdata_fifo_sink_ready -> SRAM_CVGX_uas_agent_rdata_fifo:out_ready
	wire         jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                          // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire   [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                           // jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;                            // jtag_uart_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire  [20:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                              // jtag_uart_avalon_jtag_slave_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
	wire         jtag_uart_avalon_jtag_slave_agent_m0_write;                                // jtag_uart_avalon_jtag_slave_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
	wire         jtag_uart_avalon_jtag_slave_agent_m0_lock;                                 // jtag_uart_avalon_jtag_slave_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire         jtag_uart_avalon_jtag_slave_agent_m0_read;                                 // jtag_uart_avalon_jtag_slave_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
	wire  [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                             // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire         jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                        // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire         jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                          // jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                           // jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;                   // jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                         // jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;                 // jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire  [99:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;                          // jtag_uart_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire         jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                         // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                      // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;              // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire  [99:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                       // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                      // jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                    // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                     // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                    // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_002_src_endofpacket;                                               // cmd_mux_002:src_endofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire         cmd_mux_002_src_valid;                                                     // cmd_mux_002:src_valid -> jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire         cmd_mux_002_src_startofpacket;                                             // cmd_mux_002:src_startofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire  [98:0] cmd_mux_002_src_data;                                                      // cmd_mux_002:src_data -> jtag_uart_avalon_jtag_slave_agent:cp_data
	wire  [13:0] cmd_mux_002_src_channel;                                                   // cmd_mux_002:src_channel -> jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire         cmd_mux_002_src_ready;                                                     // jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire         rtx_timer_s1_agent_m0_waitrequest;                                         // RTX_Timer_s1_translator:uav_waitrequest -> RTX_Timer_s1_agent:m0_waitrequest
	wire   [2:0] rtx_timer_s1_agent_m0_burstcount;                                          // RTX_Timer_s1_agent:m0_burstcount -> RTX_Timer_s1_translator:uav_burstcount
	wire  [31:0] rtx_timer_s1_agent_m0_writedata;                                           // RTX_Timer_s1_agent:m0_writedata -> RTX_Timer_s1_translator:uav_writedata
	wire  [20:0] rtx_timer_s1_agent_m0_address;                                             // RTX_Timer_s1_agent:m0_address -> RTX_Timer_s1_translator:uav_address
	wire         rtx_timer_s1_agent_m0_write;                                               // RTX_Timer_s1_agent:m0_write -> RTX_Timer_s1_translator:uav_write
	wire         rtx_timer_s1_agent_m0_lock;                                                // RTX_Timer_s1_agent:m0_lock -> RTX_Timer_s1_translator:uav_lock
	wire         rtx_timer_s1_agent_m0_read;                                                // RTX_Timer_s1_agent:m0_read -> RTX_Timer_s1_translator:uav_read
	wire  [31:0] rtx_timer_s1_agent_m0_readdata;                                            // RTX_Timer_s1_translator:uav_readdata -> RTX_Timer_s1_agent:m0_readdata
	wire         rtx_timer_s1_agent_m0_readdatavalid;                                       // RTX_Timer_s1_translator:uav_readdatavalid -> RTX_Timer_s1_agent:m0_readdatavalid
	wire         rtx_timer_s1_agent_m0_debugaccess;                                         // RTX_Timer_s1_agent:m0_debugaccess -> RTX_Timer_s1_translator:uav_debugaccess
	wire   [3:0] rtx_timer_s1_agent_m0_byteenable;                                          // RTX_Timer_s1_agent:m0_byteenable -> RTX_Timer_s1_translator:uav_byteenable
	wire         rtx_timer_s1_agent_rf_source_endofpacket;                                  // RTX_Timer_s1_agent:rf_source_endofpacket -> RTX_Timer_s1_agent_rsp_fifo:in_endofpacket
	wire         rtx_timer_s1_agent_rf_source_valid;                                        // RTX_Timer_s1_agent:rf_source_valid -> RTX_Timer_s1_agent_rsp_fifo:in_valid
	wire         rtx_timer_s1_agent_rf_source_startofpacket;                                // RTX_Timer_s1_agent:rf_source_startofpacket -> RTX_Timer_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] rtx_timer_s1_agent_rf_source_data;                                         // RTX_Timer_s1_agent:rf_source_data -> RTX_Timer_s1_agent_rsp_fifo:in_data
	wire         rtx_timer_s1_agent_rf_source_ready;                                        // RTX_Timer_s1_agent_rsp_fifo:in_ready -> RTX_Timer_s1_agent:rf_source_ready
	wire         rtx_timer_s1_agent_rsp_fifo_out_endofpacket;                               // RTX_Timer_s1_agent_rsp_fifo:out_endofpacket -> RTX_Timer_s1_agent:rf_sink_endofpacket
	wire         rtx_timer_s1_agent_rsp_fifo_out_valid;                                     // RTX_Timer_s1_agent_rsp_fifo:out_valid -> RTX_Timer_s1_agent:rf_sink_valid
	wire         rtx_timer_s1_agent_rsp_fifo_out_startofpacket;                             // RTX_Timer_s1_agent_rsp_fifo:out_startofpacket -> RTX_Timer_s1_agent:rf_sink_startofpacket
	wire  [99:0] rtx_timer_s1_agent_rsp_fifo_out_data;                                      // RTX_Timer_s1_agent_rsp_fifo:out_data -> RTX_Timer_s1_agent:rf_sink_data
	wire         rtx_timer_s1_agent_rsp_fifo_out_ready;                                     // RTX_Timer_s1_agent:rf_sink_ready -> RTX_Timer_s1_agent_rsp_fifo:out_ready
	wire         rtx_timer_s1_agent_rdata_fifo_src_valid;                                   // RTX_Timer_s1_agent:rdata_fifo_src_valid -> RTX_Timer_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] rtx_timer_s1_agent_rdata_fifo_src_data;                                    // RTX_Timer_s1_agent:rdata_fifo_src_data -> RTX_Timer_s1_agent:rdata_fifo_sink_data
	wire         rtx_timer_s1_agent_rdata_fifo_src_ready;                                   // RTX_Timer_s1_agent:rdata_fifo_sink_ready -> RTX_Timer_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_003_src_endofpacket;                                               // cmd_mux_003:src_endofpacket -> RTX_Timer_s1_agent:cp_endofpacket
	wire         cmd_mux_003_src_valid;                                                     // cmd_mux_003:src_valid -> RTX_Timer_s1_agent:cp_valid
	wire         cmd_mux_003_src_startofpacket;                                             // cmd_mux_003:src_startofpacket -> RTX_Timer_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_003_src_data;                                                      // cmd_mux_003:src_data -> RTX_Timer_s1_agent:cp_data
	wire  [13:0] cmd_mux_003_src_channel;                                                   // cmd_mux_003:src_channel -> RTX_Timer_s1_agent:cp_channel
	wire         cmd_mux_003_src_ready;                                                     // RTX_Timer_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire         sysid_qsys_0_control_slave_agent_m0_waitrequest;                           // sysid_qsys_0_control_slave_translator:uav_waitrequest -> sysid_qsys_0_control_slave_agent:m0_waitrequest
	wire   [2:0] sysid_qsys_0_control_slave_agent_m0_burstcount;                            // sysid_qsys_0_control_slave_agent:m0_burstcount -> sysid_qsys_0_control_slave_translator:uav_burstcount
	wire  [31:0] sysid_qsys_0_control_slave_agent_m0_writedata;                             // sysid_qsys_0_control_slave_agent:m0_writedata -> sysid_qsys_0_control_slave_translator:uav_writedata
	wire  [20:0] sysid_qsys_0_control_slave_agent_m0_address;                               // sysid_qsys_0_control_slave_agent:m0_address -> sysid_qsys_0_control_slave_translator:uav_address
	wire         sysid_qsys_0_control_slave_agent_m0_write;                                 // sysid_qsys_0_control_slave_agent:m0_write -> sysid_qsys_0_control_slave_translator:uav_write
	wire         sysid_qsys_0_control_slave_agent_m0_lock;                                  // sysid_qsys_0_control_slave_agent:m0_lock -> sysid_qsys_0_control_slave_translator:uav_lock
	wire         sysid_qsys_0_control_slave_agent_m0_read;                                  // sysid_qsys_0_control_slave_agent:m0_read -> sysid_qsys_0_control_slave_translator:uav_read
	wire  [31:0] sysid_qsys_0_control_slave_agent_m0_readdata;                              // sysid_qsys_0_control_slave_translator:uav_readdata -> sysid_qsys_0_control_slave_agent:m0_readdata
	wire         sysid_qsys_0_control_slave_agent_m0_readdatavalid;                         // sysid_qsys_0_control_slave_translator:uav_readdatavalid -> sysid_qsys_0_control_slave_agent:m0_readdatavalid
	wire         sysid_qsys_0_control_slave_agent_m0_debugaccess;                           // sysid_qsys_0_control_slave_agent:m0_debugaccess -> sysid_qsys_0_control_slave_translator:uav_debugaccess
	wire   [3:0] sysid_qsys_0_control_slave_agent_m0_byteenable;                            // sysid_qsys_0_control_slave_agent:m0_byteenable -> sysid_qsys_0_control_slave_translator:uav_byteenable
	wire         sysid_qsys_0_control_slave_agent_rf_source_endofpacket;                    // sysid_qsys_0_control_slave_agent:rf_source_endofpacket -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_endofpacket
	wire         sysid_qsys_0_control_slave_agent_rf_source_valid;                          // sysid_qsys_0_control_slave_agent:rf_source_valid -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_valid
	wire         sysid_qsys_0_control_slave_agent_rf_source_startofpacket;                  // sysid_qsys_0_control_slave_agent:rf_source_startofpacket -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_startofpacket
	wire  [99:0] sysid_qsys_0_control_slave_agent_rf_source_data;                           // sysid_qsys_0_control_slave_agent:rf_source_data -> sysid_qsys_0_control_slave_agent_rsp_fifo:in_data
	wire         sysid_qsys_0_control_slave_agent_rf_source_ready;                          // sysid_qsys_0_control_slave_agent_rsp_fifo:in_ready -> sysid_qsys_0_control_slave_agent:rf_source_ready
	wire         sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket;                 // sysid_qsys_0_control_slave_agent_rsp_fifo:out_endofpacket -> sysid_qsys_0_control_slave_agent:rf_sink_endofpacket
	wire         sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid;                       // sysid_qsys_0_control_slave_agent_rsp_fifo:out_valid -> sysid_qsys_0_control_slave_agent:rf_sink_valid
	wire         sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket;               // sysid_qsys_0_control_slave_agent_rsp_fifo:out_startofpacket -> sysid_qsys_0_control_slave_agent:rf_sink_startofpacket
	wire  [99:0] sysid_qsys_0_control_slave_agent_rsp_fifo_out_data;                        // sysid_qsys_0_control_slave_agent_rsp_fifo:out_data -> sysid_qsys_0_control_slave_agent:rf_sink_data
	wire         sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready;                       // sysid_qsys_0_control_slave_agent:rf_sink_ready -> sysid_qsys_0_control_slave_agent_rsp_fifo:out_ready
	wire         sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid;                     // sysid_qsys_0_control_slave_agent:rdata_fifo_src_valid -> sysid_qsys_0_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] sysid_qsys_0_control_slave_agent_rdata_fifo_src_data;                      // sysid_qsys_0_control_slave_agent:rdata_fifo_src_data -> sysid_qsys_0_control_slave_agent:rdata_fifo_sink_data
	wire         sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready;                     // sysid_qsys_0_control_slave_agent:rdata_fifo_sink_ready -> sysid_qsys_0_control_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_004_src_endofpacket;                                               // cmd_mux_004:src_endofpacket -> sysid_qsys_0_control_slave_agent:cp_endofpacket
	wire         cmd_mux_004_src_valid;                                                     // cmd_mux_004:src_valid -> sysid_qsys_0_control_slave_agent:cp_valid
	wire         cmd_mux_004_src_startofpacket;                                             // cmd_mux_004:src_startofpacket -> sysid_qsys_0_control_slave_agent:cp_startofpacket
	wire  [98:0] cmd_mux_004_src_data;                                                      // cmd_mux_004:src_data -> sysid_qsys_0_control_slave_agent:cp_data
	wire  [13:0] cmd_mux_004_src_channel;                                                   // cmd_mux_004:src_channel -> sysid_qsys_0_control_slave_agent:cp_channel
	wire         cmd_mux_004_src_ready;                                                     // sysid_qsys_0_control_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire         lcd_control_slave_agent_m0_waitrequest;                                    // lcd_control_slave_translator:uav_waitrequest -> lcd_control_slave_agent:m0_waitrequest
	wire   [2:0] lcd_control_slave_agent_m0_burstcount;                                     // lcd_control_slave_agent:m0_burstcount -> lcd_control_slave_translator:uav_burstcount
	wire  [31:0] lcd_control_slave_agent_m0_writedata;                                      // lcd_control_slave_agent:m0_writedata -> lcd_control_slave_translator:uav_writedata
	wire  [20:0] lcd_control_slave_agent_m0_address;                                        // lcd_control_slave_agent:m0_address -> lcd_control_slave_translator:uav_address
	wire         lcd_control_slave_agent_m0_write;                                          // lcd_control_slave_agent:m0_write -> lcd_control_slave_translator:uav_write
	wire         lcd_control_slave_agent_m0_lock;                                           // lcd_control_slave_agent:m0_lock -> lcd_control_slave_translator:uav_lock
	wire         lcd_control_slave_agent_m0_read;                                           // lcd_control_slave_agent:m0_read -> lcd_control_slave_translator:uav_read
	wire  [31:0] lcd_control_slave_agent_m0_readdata;                                       // lcd_control_slave_translator:uav_readdata -> lcd_control_slave_agent:m0_readdata
	wire         lcd_control_slave_agent_m0_readdatavalid;                                  // lcd_control_slave_translator:uav_readdatavalid -> lcd_control_slave_agent:m0_readdatavalid
	wire         lcd_control_slave_agent_m0_debugaccess;                                    // lcd_control_slave_agent:m0_debugaccess -> lcd_control_slave_translator:uav_debugaccess
	wire   [3:0] lcd_control_slave_agent_m0_byteenable;                                     // lcd_control_slave_agent:m0_byteenable -> lcd_control_slave_translator:uav_byteenable
	wire         lcd_control_slave_agent_rf_source_endofpacket;                             // lcd_control_slave_agent:rf_source_endofpacket -> lcd_control_slave_agent_rsp_fifo:in_endofpacket
	wire         lcd_control_slave_agent_rf_source_valid;                                   // lcd_control_slave_agent:rf_source_valid -> lcd_control_slave_agent_rsp_fifo:in_valid
	wire         lcd_control_slave_agent_rf_source_startofpacket;                           // lcd_control_slave_agent:rf_source_startofpacket -> lcd_control_slave_agent_rsp_fifo:in_startofpacket
	wire  [99:0] lcd_control_slave_agent_rf_source_data;                                    // lcd_control_slave_agent:rf_source_data -> lcd_control_slave_agent_rsp_fifo:in_data
	wire         lcd_control_slave_agent_rf_source_ready;                                   // lcd_control_slave_agent_rsp_fifo:in_ready -> lcd_control_slave_agent:rf_source_ready
	wire         lcd_control_slave_agent_rsp_fifo_out_endofpacket;                          // lcd_control_slave_agent_rsp_fifo:out_endofpacket -> lcd_control_slave_agent:rf_sink_endofpacket
	wire         lcd_control_slave_agent_rsp_fifo_out_valid;                                // lcd_control_slave_agent_rsp_fifo:out_valid -> lcd_control_slave_agent:rf_sink_valid
	wire         lcd_control_slave_agent_rsp_fifo_out_startofpacket;                        // lcd_control_slave_agent_rsp_fifo:out_startofpacket -> lcd_control_slave_agent:rf_sink_startofpacket
	wire  [99:0] lcd_control_slave_agent_rsp_fifo_out_data;                                 // lcd_control_slave_agent_rsp_fifo:out_data -> lcd_control_slave_agent:rf_sink_data
	wire         lcd_control_slave_agent_rsp_fifo_out_ready;                                // lcd_control_slave_agent:rf_sink_ready -> lcd_control_slave_agent_rsp_fifo:out_ready
	wire         lcd_control_slave_agent_rdata_fifo_src_valid;                              // lcd_control_slave_agent:rdata_fifo_src_valid -> lcd_control_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] lcd_control_slave_agent_rdata_fifo_src_data;                               // lcd_control_slave_agent:rdata_fifo_src_data -> lcd_control_slave_agent:rdata_fifo_sink_data
	wire         lcd_control_slave_agent_rdata_fifo_src_ready;                              // lcd_control_slave_agent:rdata_fifo_sink_ready -> lcd_control_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_005_src_endofpacket;                                               // cmd_mux_005:src_endofpacket -> lcd_control_slave_agent:cp_endofpacket
	wire         cmd_mux_005_src_valid;                                                     // cmd_mux_005:src_valid -> lcd_control_slave_agent:cp_valid
	wire         cmd_mux_005_src_startofpacket;                                             // cmd_mux_005:src_startofpacket -> lcd_control_slave_agent:cp_startofpacket
	wire  [98:0] cmd_mux_005_src_data;                                                      // cmd_mux_005:src_data -> lcd_control_slave_agent:cp_data
	wire  [13:0] cmd_mux_005_src_channel;                                                   // cmd_mux_005:src_channel -> lcd_control_slave_agent:cp_channel
	wire         cmd_mux_005_src_ready;                                                     // lcd_control_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire         pio_sw_s1_agent_m0_waitrequest;                                            // pio_sw_s1_translator:uav_waitrequest -> pio_sw_s1_agent:m0_waitrequest
	wire   [2:0] pio_sw_s1_agent_m0_burstcount;                                             // pio_sw_s1_agent:m0_burstcount -> pio_sw_s1_translator:uav_burstcount
	wire  [31:0] pio_sw_s1_agent_m0_writedata;                                              // pio_sw_s1_agent:m0_writedata -> pio_sw_s1_translator:uav_writedata
	wire  [20:0] pio_sw_s1_agent_m0_address;                                                // pio_sw_s1_agent:m0_address -> pio_sw_s1_translator:uav_address
	wire         pio_sw_s1_agent_m0_write;                                                  // pio_sw_s1_agent:m0_write -> pio_sw_s1_translator:uav_write
	wire         pio_sw_s1_agent_m0_lock;                                                   // pio_sw_s1_agent:m0_lock -> pio_sw_s1_translator:uav_lock
	wire         pio_sw_s1_agent_m0_read;                                                   // pio_sw_s1_agent:m0_read -> pio_sw_s1_translator:uav_read
	wire  [31:0] pio_sw_s1_agent_m0_readdata;                                               // pio_sw_s1_translator:uav_readdata -> pio_sw_s1_agent:m0_readdata
	wire         pio_sw_s1_agent_m0_readdatavalid;                                          // pio_sw_s1_translator:uav_readdatavalid -> pio_sw_s1_agent:m0_readdatavalid
	wire         pio_sw_s1_agent_m0_debugaccess;                                            // pio_sw_s1_agent:m0_debugaccess -> pio_sw_s1_translator:uav_debugaccess
	wire   [3:0] pio_sw_s1_agent_m0_byteenable;                                             // pio_sw_s1_agent:m0_byteenable -> pio_sw_s1_translator:uav_byteenable
	wire         pio_sw_s1_agent_rf_source_endofpacket;                                     // pio_sw_s1_agent:rf_source_endofpacket -> pio_sw_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_sw_s1_agent_rf_source_valid;                                           // pio_sw_s1_agent:rf_source_valid -> pio_sw_s1_agent_rsp_fifo:in_valid
	wire         pio_sw_s1_agent_rf_source_startofpacket;                                   // pio_sw_s1_agent:rf_source_startofpacket -> pio_sw_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_sw_s1_agent_rf_source_data;                                            // pio_sw_s1_agent:rf_source_data -> pio_sw_s1_agent_rsp_fifo:in_data
	wire         pio_sw_s1_agent_rf_source_ready;                                           // pio_sw_s1_agent_rsp_fifo:in_ready -> pio_sw_s1_agent:rf_source_ready
	wire         pio_sw_s1_agent_rsp_fifo_out_endofpacket;                                  // pio_sw_s1_agent_rsp_fifo:out_endofpacket -> pio_sw_s1_agent:rf_sink_endofpacket
	wire         pio_sw_s1_agent_rsp_fifo_out_valid;                                        // pio_sw_s1_agent_rsp_fifo:out_valid -> pio_sw_s1_agent:rf_sink_valid
	wire         pio_sw_s1_agent_rsp_fifo_out_startofpacket;                                // pio_sw_s1_agent_rsp_fifo:out_startofpacket -> pio_sw_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_sw_s1_agent_rsp_fifo_out_data;                                         // pio_sw_s1_agent_rsp_fifo:out_data -> pio_sw_s1_agent:rf_sink_data
	wire         pio_sw_s1_agent_rsp_fifo_out_ready;                                        // pio_sw_s1_agent:rf_sink_ready -> pio_sw_s1_agent_rsp_fifo:out_ready
	wire         pio_sw_s1_agent_rdata_fifo_src_valid;                                      // pio_sw_s1_agent:rdata_fifo_src_valid -> pio_sw_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_sw_s1_agent_rdata_fifo_src_data;                                       // pio_sw_s1_agent:rdata_fifo_src_data -> pio_sw_s1_agent:rdata_fifo_sink_data
	wire         pio_sw_s1_agent_rdata_fifo_src_ready;                                      // pio_sw_s1_agent:rdata_fifo_sink_ready -> pio_sw_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_006_src_endofpacket;                                               // cmd_mux_006:src_endofpacket -> pio_sw_s1_agent:cp_endofpacket
	wire         cmd_mux_006_src_valid;                                                     // cmd_mux_006:src_valid -> pio_sw_s1_agent:cp_valid
	wire         cmd_mux_006_src_startofpacket;                                             // cmd_mux_006:src_startofpacket -> pio_sw_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_006_src_data;                                                      // cmd_mux_006:src_data -> pio_sw_s1_agent:cp_data
	wire  [13:0] cmd_mux_006_src_channel;                                                   // cmd_mux_006:src_channel -> pio_sw_s1_agent:cp_channel
	wire         cmd_mux_006_src_ready;                                                     // pio_sw_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire         pio_key_s1_agent_m0_waitrequest;                                           // pio_key_s1_translator:uav_waitrequest -> pio_key_s1_agent:m0_waitrequest
	wire   [2:0] pio_key_s1_agent_m0_burstcount;                                            // pio_key_s1_agent:m0_burstcount -> pio_key_s1_translator:uav_burstcount
	wire  [31:0] pio_key_s1_agent_m0_writedata;                                             // pio_key_s1_agent:m0_writedata -> pio_key_s1_translator:uav_writedata
	wire  [20:0] pio_key_s1_agent_m0_address;                                               // pio_key_s1_agent:m0_address -> pio_key_s1_translator:uav_address
	wire         pio_key_s1_agent_m0_write;                                                 // pio_key_s1_agent:m0_write -> pio_key_s1_translator:uav_write
	wire         pio_key_s1_agent_m0_lock;                                                  // pio_key_s1_agent:m0_lock -> pio_key_s1_translator:uav_lock
	wire         pio_key_s1_agent_m0_read;                                                  // pio_key_s1_agent:m0_read -> pio_key_s1_translator:uav_read
	wire  [31:0] pio_key_s1_agent_m0_readdata;                                              // pio_key_s1_translator:uav_readdata -> pio_key_s1_agent:m0_readdata
	wire         pio_key_s1_agent_m0_readdatavalid;                                         // pio_key_s1_translator:uav_readdatavalid -> pio_key_s1_agent:m0_readdatavalid
	wire         pio_key_s1_agent_m0_debugaccess;                                           // pio_key_s1_agent:m0_debugaccess -> pio_key_s1_translator:uav_debugaccess
	wire   [3:0] pio_key_s1_agent_m0_byteenable;                                            // pio_key_s1_agent:m0_byteenable -> pio_key_s1_translator:uav_byteenable
	wire         pio_key_s1_agent_rf_source_endofpacket;                                    // pio_key_s1_agent:rf_source_endofpacket -> pio_key_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_key_s1_agent_rf_source_valid;                                          // pio_key_s1_agent:rf_source_valid -> pio_key_s1_agent_rsp_fifo:in_valid
	wire         pio_key_s1_agent_rf_source_startofpacket;                                  // pio_key_s1_agent:rf_source_startofpacket -> pio_key_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_key_s1_agent_rf_source_data;                                           // pio_key_s1_agent:rf_source_data -> pio_key_s1_agent_rsp_fifo:in_data
	wire         pio_key_s1_agent_rf_source_ready;                                          // pio_key_s1_agent_rsp_fifo:in_ready -> pio_key_s1_agent:rf_source_ready
	wire         pio_key_s1_agent_rsp_fifo_out_endofpacket;                                 // pio_key_s1_agent_rsp_fifo:out_endofpacket -> pio_key_s1_agent:rf_sink_endofpacket
	wire         pio_key_s1_agent_rsp_fifo_out_valid;                                       // pio_key_s1_agent_rsp_fifo:out_valid -> pio_key_s1_agent:rf_sink_valid
	wire         pio_key_s1_agent_rsp_fifo_out_startofpacket;                               // pio_key_s1_agent_rsp_fifo:out_startofpacket -> pio_key_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_key_s1_agent_rsp_fifo_out_data;                                        // pio_key_s1_agent_rsp_fifo:out_data -> pio_key_s1_agent:rf_sink_data
	wire         pio_key_s1_agent_rsp_fifo_out_ready;                                       // pio_key_s1_agent:rf_sink_ready -> pio_key_s1_agent_rsp_fifo:out_ready
	wire         pio_key_s1_agent_rdata_fifo_src_valid;                                     // pio_key_s1_agent:rdata_fifo_src_valid -> pio_key_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_key_s1_agent_rdata_fifo_src_data;                                      // pio_key_s1_agent:rdata_fifo_src_data -> pio_key_s1_agent:rdata_fifo_sink_data
	wire         pio_key_s1_agent_rdata_fifo_src_ready;                                     // pio_key_s1_agent:rdata_fifo_sink_ready -> pio_key_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_007_src_endofpacket;                                               // cmd_mux_007:src_endofpacket -> pio_key_s1_agent:cp_endofpacket
	wire         cmd_mux_007_src_valid;                                                     // cmd_mux_007:src_valid -> pio_key_s1_agent:cp_valid
	wire         cmd_mux_007_src_startofpacket;                                             // cmd_mux_007:src_startofpacket -> pio_key_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_007_src_data;                                                      // cmd_mux_007:src_data -> pio_key_s1_agent:cp_data
	wire  [13:0] cmd_mux_007_src_channel;                                                   // cmd_mux_007:src_channel -> pio_key_s1_agent:cp_channel
	wire         cmd_mux_007_src_ready;                                                     // pio_key_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire         pio_hex0_s1_agent_m0_waitrequest;                                          // pio_hex0_s1_translator:uav_waitrequest -> pio_hex0_s1_agent:m0_waitrequest
	wire   [2:0] pio_hex0_s1_agent_m0_burstcount;                                           // pio_hex0_s1_agent:m0_burstcount -> pio_hex0_s1_translator:uav_burstcount
	wire  [31:0] pio_hex0_s1_agent_m0_writedata;                                            // pio_hex0_s1_agent:m0_writedata -> pio_hex0_s1_translator:uav_writedata
	wire  [20:0] pio_hex0_s1_agent_m0_address;                                              // pio_hex0_s1_agent:m0_address -> pio_hex0_s1_translator:uav_address
	wire         pio_hex0_s1_agent_m0_write;                                                // pio_hex0_s1_agent:m0_write -> pio_hex0_s1_translator:uav_write
	wire         pio_hex0_s1_agent_m0_lock;                                                 // pio_hex0_s1_agent:m0_lock -> pio_hex0_s1_translator:uav_lock
	wire         pio_hex0_s1_agent_m0_read;                                                 // pio_hex0_s1_agent:m0_read -> pio_hex0_s1_translator:uav_read
	wire  [31:0] pio_hex0_s1_agent_m0_readdata;                                             // pio_hex0_s1_translator:uav_readdata -> pio_hex0_s1_agent:m0_readdata
	wire         pio_hex0_s1_agent_m0_readdatavalid;                                        // pio_hex0_s1_translator:uav_readdatavalid -> pio_hex0_s1_agent:m0_readdatavalid
	wire         pio_hex0_s1_agent_m0_debugaccess;                                          // pio_hex0_s1_agent:m0_debugaccess -> pio_hex0_s1_translator:uav_debugaccess
	wire   [3:0] pio_hex0_s1_agent_m0_byteenable;                                           // pio_hex0_s1_agent:m0_byteenable -> pio_hex0_s1_translator:uav_byteenable
	wire         pio_hex0_s1_agent_rf_source_endofpacket;                                   // pio_hex0_s1_agent:rf_source_endofpacket -> pio_hex0_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_hex0_s1_agent_rf_source_valid;                                         // pio_hex0_s1_agent:rf_source_valid -> pio_hex0_s1_agent_rsp_fifo:in_valid
	wire         pio_hex0_s1_agent_rf_source_startofpacket;                                 // pio_hex0_s1_agent:rf_source_startofpacket -> pio_hex0_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_hex0_s1_agent_rf_source_data;                                          // pio_hex0_s1_agent:rf_source_data -> pio_hex0_s1_agent_rsp_fifo:in_data
	wire         pio_hex0_s1_agent_rf_source_ready;                                         // pio_hex0_s1_agent_rsp_fifo:in_ready -> pio_hex0_s1_agent:rf_source_ready
	wire         pio_hex0_s1_agent_rsp_fifo_out_endofpacket;                                // pio_hex0_s1_agent_rsp_fifo:out_endofpacket -> pio_hex0_s1_agent:rf_sink_endofpacket
	wire         pio_hex0_s1_agent_rsp_fifo_out_valid;                                      // pio_hex0_s1_agent_rsp_fifo:out_valid -> pio_hex0_s1_agent:rf_sink_valid
	wire         pio_hex0_s1_agent_rsp_fifo_out_startofpacket;                              // pio_hex0_s1_agent_rsp_fifo:out_startofpacket -> pio_hex0_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_hex0_s1_agent_rsp_fifo_out_data;                                       // pio_hex0_s1_agent_rsp_fifo:out_data -> pio_hex0_s1_agent:rf_sink_data
	wire         pio_hex0_s1_agent_rsp_fifo_out_ready;                                      // pio_hex0_s1_agent:rf_sink_ready -> pio_hex0_s1_agent_rsp_fifo:out_ready
	wire         pio_hex0_s1_agent_rdata_fifo_src_valid;                                    // pio_hex0_s1_agent:rdata_fifo_src_valid -> pio_hex0_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_hex0_s1_agent_rdata_fifo_src_data;                                     // pio_hex0_s1_agent:rdata_fifo_src_data -> pio_hex0_s1_agent:rdata_fifo_sink_data
	wire         pio_hex0_s1_agent_rdata_fifo_src_ready;                                    // pio_hex0_s1_agent:rdata_fifo_sink_ready -> pio_hex0_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_008_src_endofpacket;                                               // cmd_mux_008:src_endofpacket -> pio_hex0_s1_agent:cp_endofpacket
	wire         cmd_mux_008_src_valid;                                                     // cmd_mux_008:src_valid -> pio_hex0_s1_agent:cp_valid
	wire         cmd_mux_008_src_startofpacket;                                             // cmd_mux_008:src_startofpacket -> pio_hex0_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_008_src_data;                                                      // cmd_mux_008:src_data -> pio_hex0_s1_agent:cp_data
	wire  [13:0] cmd_mux_008_src_channel;                                                   // cmd_mux_008:src_channel -> pio_hex0_s1_agent:cp_channel
	wire         cmd_mux_008_src_ready;                                                     // pio_hex0_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire         pio_hex1_s1_agent_m0_waitrequest;                                          // pio_hex1_s1_translator:uav_waitrequest -> pio_hex1_s1_agent:m0_waitrequest
	wire   [2:0] pio_hex1_s1_agent_m0_burstcount;                                           // pio_hex1_s1_agent:m0_burstcount -> pio_hex1_s1_translator:uav_burstcount
	wire  [31:0] pio_hex1_s1_agent_m0_writedata;                                            // pio_hex1_s1_agent:m0_writedata -> pio_hex1_s1_translator:uav_writedata
	wire  [20:0] pio_hex1_s1_agent_m0_address;                                              // pio_hex1_s1_agent:m0_address -> pio_hex1_s1_translator:uav_address
	wire         pio_hex1_s1_agent_m0_write;                                                // pio_hex1_s1_agent:m0_write -> pio_hex1_s1_translator:uav_write
	wire         pio_hex1_s1_agent_m0_lock;                                                 // pio_hex1_s1_agent:m0_lock -> pio_hex1_s1_translator:uav_lock
	wire         pio_hex1_s1_agent_m0_read;                                                 // pio_hex1_s1_agent:m0_read -> pio_hex1_s1_translator:uav_read
	wire  [31:0] pio_hex1_s1_agent_m0_readdata;                                             // pio_hex1_s1_translator:uav_readdata -> pio_hex1_s1_agent:m0_readdata
	wire         pio_hex1_s1_agent_m0_readdatavalid;                                        // pio_hex1_s1_translator:uav_readdatavalid -> pio_hex1_s1_agent:m0_readdatavalid
	wire         pio_hex1_s1_agent_m0_debugaccess;                                          // pio_hex1_s1_agent:m0_debugaccess -> pio_hex1_s1_translator:uav_debugaccess
	wire   [3:0] pio_hex1_s1_agent_m0_byteenable;                                           // pio_hex1_s1_agent:m0_byteenable -> pio_hex1_s1_translator:uav_byteenable
	wire         pio_hex1_s1_agent_rf_source_endofpacket;                                   // pio_hex1_s1_agent:rf_source_endofpacket -> pio_hex1_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_hex1_s1_agent_rf_source_valid;                                         // pio_hex1_s1_agent:rf_source_valid -> pio_hex1_s1_agent_rsp_fifo:in_valid
	wire         pio_hex1_s1_agent_rf_source_startofpacket;                                 // pio_hex1_s1_agent:rf_source_startofpacket -> pio_hex1_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_hex1_s1_agent_rf_source_data;                                          // pio_hex1_s1_agent:rf_source_data -> pio_hex1_s1_agent_rsp_fifo:in_data
	wire         pio_hex1_s1_agent_rf_source_ready;                                         // pio_hex1_s1_agent_rsp_fifo:in_ready -> pio_hex1_s1_agent:rf_source_ready
	wire         pio_hex1_s1_agent_rsp_fifo_out_endofpacket;                                // pio_hex1_s1_agent_rsp_fifo:out_endofpacket -> pio_hex1_s1_agent:rf_sink_endofpacket
	wire         pio_hex1_s1_agent_rsp_fifo_out_valid;                                      // pio_hex1_s1_agent_rsp_fifo:out_valid -> pio_hex1_s1_agent:rf_sink_valid
	wire         pio_hex1_s1_agent_rsp_fifo_out_startofpacket;                              // pio_hex1_s1_agent_rsp_fifo:out_startofpacket -> pio_hex1_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_hex1_s1_agent_rsp_fifo_out_data;                                       // pio_hex1_s1_agent_rsp_fifo:out_data -> pio_hex1_s1_agent:rf_sink_data
	wire         pio_hex1_s1_agent_rsp_fifo_out_ready;                                      // pio_hex1_s1_agent:rf_sink_ready -> pio_hex1_s1_agent_rsp_fifo:out_ready
	wire         pio_hex1_s1_agent_rdata_fifo_src_valid;                                    // pio_hex1_s1_agent:rdata_fifo_src_valid -> pio_hex1_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_hex1_s1_agent_rdata_fifo_src_data;                                     // pio_hex1_s1_agent:rdata_fifo_src_data -> pio_hex1_s1_agent:rdata_fifo_sink_data
	wire         pio_hex1_s1_agent_rdata_fifo_src_ready;                                    // pio_hex1_s1_agent:rdata_fifo_sink_ready -> pio_hex1_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_009_src_endofpacket;                                               // cmd_mux_009:src_endofpacket -> pio_hex1_s1_agent:cp_endofpacket
	wire         cmd_mux_009_src_valid;                                                     // cmd_mux_009:src_valid -> pio_hex1_s1_agent:cp_valid
	wire         cmd_mux_009_src_startofpacket;                                             // cmd_mux_009:src_startofpacket -> pio_hex1_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_009_src_data;                                                      // cmd_mux_009:src_data -> pio_hex1_s1_agent:cp_data
	wire  [13:0] cmd_mux_009_src_channel;                                                   // cmd_mux_009:src_channel -> pio_hex1_s1_agent:cp_channel
	wire         cmd_mux_009_src_ready;                                                     // pio_hex1_s1_agent:cp_ready -> cmd_mux_009:src_ready
	wire         pio_hex2_s1_agent_m0_waitrequest;                                          // pio_hex2_s1_translator:uav_waitrequest -> pio_hex2_s1_agent:m0_waitrequest
	wire   [2:0] pio_hex2_s1_agent_m0_burstcount;                                           // pio_hex2_s1_agent:m0_burstcount -> pio_hex2_s1_translator:uav_burstcount
	wire  [31:0] pio_hex2_s1_agent_m0_writedata;                                            // pio_hex2_s1_agent:m0_writedata -> pio_hex2_s1_translator:uav_writedata
	wire  [20:0] pio_hex2_s1_agent_m0_address;                                              // pio_hex2_s1_agent:m0_address -> pio_hex2_s1_translator:uav_address
	wire         pio_hex2_s1_agent_m0_write;                                                // pio_hex2_s1_agent:m0_write -> pio_hex2_s1_translator:uav_write
	wire         pio_hex2_s1_agent_m0_lock;                                                 // pio_hex2_s1_agent:m0_lock -> pio_hex2_s1_translator:uav_lock
	wire         pio_hex2_s1_agent_m0_read;                                                 // pio_hex2_s1_agent:m0_read -> pio_hex2_s1_translator:uav_read
	wire  [31:0] pio_hex2_s1_agent_m0_readdata;                                             // pio_hex2_s1_translator:uav_readdata -> pio_hex2_s1_agent:m0_readdata
	wire         pio_hex2_s1_agent_m0_readdatavalid;                                        // pio_hex2_s1_translator:uav_readdatavalid -> pio_hex2_s1_agent:m0_readdatavalid
	wire         pio_hex2_s1_agent_m0_debugaccess;                                          // pio_hex2_s1_agent:m0_debugaccess -> pio_hex2_s1_translator:uav_debugaccess
	wire   [3:0] pio_hex2_s1_agent_m0_byteenable;                                           // pio_hex2_s1_agent:m0_byteenable -> pio_hex2_s1_translator:uav_byteenable
	wire         pio_hex2_s1_agent_rf_source_endofpacket;                                   // pio_hex2_s1_agent:rf_source_endofpacket -> pio_hex2_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_hex2_s1_agent_rf_source_valid;                                         // pio_hex2_s1_agent:rf_source_valid -> pio_hex2_s1_agent_rsp_fifo:in_valid
	wire         pio_hex2_s1_agent_rf_source_startofpacket;                                 // pio_hex2_s1_agent:rf_source_startofpacket -> pio_hex2_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_hex2_s1_agent_rf_source_data;                                          // pio_hex2_s1_agent:rf_source_data -> pio_hex2_s1_agent_rsp_fifo:in_data
	wire         pio_hex2_s1_agent_rf_source_ready;                                         // pio_hex2_s1_agent_rsp_fifo:in_ready -> pio_hex2_s1_agent:rf_source_ready
	wire         pio_hex2_s1_agent_rsp_fifo_out_endofpacket;                                // pio_hex2_s1_agent_rsp_fifo:out_endofpacket -> pio_hex2_s1_agent:rf_sink_endofpacket
	wire         pio_hex2_s1_agent_rsp_fifo_out_valid;                                      // pio_hex2_s1_agent_rsp_fifo:out_valid -> pio_hex2_s1_agent:rf_sink_valid
	wire         pio_hex2_s1_agent_rsp_fifo_out_startofpacket;                              // pio_hex2_s1_agent_rsp_fifo:out_startofpacket -> pio_hex2_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_hex2_s1_agent_rsp_fifo_out_data;                                       // pio_hex2_s1_agent_rsp_fifo:out_data -> pio_hex2_s1_agent:rf_sink_data
	wire         pio_hex2_s1_agent_rsp_fifo_out_ready;                                      // pio_hex2_s1_agent:rf_sink_ready -> pio_hex2_s1_agent_rsp_fifo:out_ready
	wire         pio_hex2_s1_agent_rdata_fifo_src_valid;                                    // pio_hex2_s1_agent:rdata_fifo_src_valid -> pio_hex2_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_hex2_s1_agent_rdata_fifo_src_data;                                     // pio_hex2_s1_agent:rdata_fifo_src_data -> pio_hex2_s1_agent:rdata_fifo_sink_data
	wire         pio_hex2_s1_agent_rdata_fifo_src_ready;                                    // pio_hex2_s1_agent:rdata_fifo_sink_ready -> pio_hex2_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_010_src_endofpacket;                                               // cmd_mux_010:src_endofpacket -> pio_hex2_s1_agent:cp_endofpacket
	wire         cmd_mux_010_src_valid;                                                     // cmd_mux_010:src_valid -> pio_hex2_s1_agent:cp_valid
	wire         cmd_mux_010_src_startofpacket;                                             // cmd_mux_010:src_startofpacket -> pio_hex2_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_010_src_data;                                                      // cmd_mux_010:src_data -> pio_hex2_s1_agent:cp_data
	wire  [13:0] cmd_mux_010_src_channel;                                                   // cmd_mux_010:src_channel -> pio_hex2_s1_agent:cp_channel
	wire         cmd_mux_010_src_ready;                                                     // pio_hex2_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire         pio_hex3_s1_agent_m0_waitrequest;                                          // pio_hex3_s1_translator:uav_waitrequest -> pio_hex3_s1_agent:m0_waitrequest
	wire   [2:0] pio_hex3_s1_agent_m0_burstcount;                                           // pio_hex3_s1_agent:m0_burstcount -> pio_hex3_s1_translator:uav_burstcount
	wire  [31:0] pio_hex3_s1_agent_m0_writedata;                                            // pio_hex3_s1_agent:m0_writedata -> pio_hex3_s1_translator:uav_writedata
	wire  [20:0] pio_hex3_s1_agent_m0_address;                                              // pio_hex3_s1_agent:m0_address -> pio_hex3_s1_translator:uav_address
	wire         pio_hex3_s1_agent_m0_write;                                                // pio_hex3_s1_agent:m0_write -> pio_hex3_s1_translator:uav_write
	wire         pio_hex3_s1_agent_m0_lock;                                                 // pio_hex3_s1_agent:m0_lock -> pio_hex3_s1_translator:uav_lock
	wire         pio_hex3_s1_agent_m0_read;                                                 // pio_hex3_s1_agent:m0_read -> pio_hex3_s1_translator:uav_read
	wire  [31:0] pio_hex3_s1_agent_m0_readdata;                                             // pio_hex3_s1_translator:uav_readdata -> pio_hex3_s1_agent:m0_readdata
	wire         pio_hex3_s1_agent_m0_readdatavalid;                                        // pio_hex3_s1_translator:uav_readdatavalid -> pio_hex3_s1_agent:m0_readdatavalid
	wire         pio_hex3_s1_agent_m0_debugaccess;                                          // pio_hex3_s1_agent:m0_debugaccess -> pio_hex3_s1_translator:uav_debugaccess
	wire   [3:0] pio_hex3_s1_agent_m0_byteenable;                                           // pio_hex3_s1_agent:m0_byteenable -> pio_hex3_s1_translator:uav_byteenable
	wire         pio_hex3_s1_agent_rf_source_endofpacket;                                   // pio_hex3_s1_agent:rf_source_endofpacket -> pio_hex3_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_hex3_s1_agent_rf_source_valid;                                         // pio_hex3_s1_agent:rf_source_valid -> pio_hex3_s1_agent_rsp_fifo:in_valid
	wire         pio_hex3_s1_agent_rf_source_startofpacket;                                 // pio_hex3_s1_agent:rf_source_startofpacket -> pio_hex3_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_hex3_s1_agent_rf_source_data;                                          // pio_hex3_s1_agent:rf_source_data -> pio_hex3_s1_agent_rsp_fifo:in_data
	wire         pio_hex3_s1_agent_rf_source_ready;                                         // pio_hex3_s1_agent_rsp_fifo:in_ready -> pio_hex3_s1_agent:rf_source_ready
	wire         pio_hex3_s1_agent_rsp_fifo_out_endofpacket;                                // pio_hex3_s1_agent_rsp_fifo:out_endofpacket -> pio_hex3_s1_agent:rf_sink_endofpacket
	wire         pio_hex3_s1_agent_rsp_fifo_out_valid;                                      // pio_hex3_s1_agent_rsp_fifo:out_valid -> pio_hex3_s1_agent:rf_sink_valid
	wire         pio_hex3_s1_agent_rsp_fifo_out_startofpacket;                              // pio_hex3_s1_agent_rsp_fifo:out_startofpacket -> pio_hex3_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_hex3_s1_agent_rsp_fifo_out_data;                                       // pio_hex3_s1_agent_rsp_fifo:out_data -> pio_hex3_s1_agent:rf_sink_data
	wire         pio_hex3_s1_agent_rsp_fifo_out_ready;                                      // pio_hex3_s1_agent:rf_sink_ready -> pio_hex3_s1_agent_rsp_fifo:out_ready
	wire         pio_hex3_s1_agent_rdata_fifo_src_valid;                                    // pio_hex3_s1_agent:rdata_fifo_src_valid -> pio_hex3_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_hex3_s1_agent_rdata_fifo_src_data;                                     // pio_hex3_s1_agent:rdata_fifo_src_data -> pio_hex3_s1_agent:rdata_fifo_sink_data
	wire         pio_hex3_s1_agent_rdata_fifo_src_ready;                                    // pio_hex3_s1_agent:rdata_fifo_sink_ready -> pio_hex3_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_011_src_endofpacket;                                               // cmd_mux_011:src_endofpacket -> pio_hex3_s1_agent:cp_endofpacket
	wire         cmd_mux_011_src_valid;                                                     // cmd_mux_011:src_valid -> pio_hex3_s1_agent:cp_valid
	wire         cmd_mux_011_src_startofpacket;                                             // cmd_mux_011:src_startofpacket -> pio_hex3_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_011_src_data;                                                      // cmd_mux_011:src_data -> pio_hex3_s1_agent:cp_data
	wire  [13:0] cmd_mux_011_src_channel;                                                   // cmd_mux_011:src_channel -> pio_hex3_s1_agent:cp_channel
	wire         cmd_mux_011_src_ready;                                                     // pio_hex3_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire         pio_led9_s1_agent_m0_waitrequest;                                          // pio_led9_s1_translator:uav_waitrequest -> pio_led9_s1_agent:m0_waitrequest
	wire   [2:0] pio_led9_s1_agent_m0_burstcount;                                           // pio_led9_s1_agent:m0_burstcount -> pio_led9_s1_translator:uav_burstcount
	wire  [31:0] pio_led9_s1_agent_m0_writedata;                                            // pio_led9_s1_agent:m0_writedata -> pio_led9_s1_translator:uav_writedata
	wire  [20:0] pio_led9_s1_agent_m0_address;                                              // pio_led9_s1_agent:m0_address -> pio_led9_s1_translator:uav_address
	wire         pio_led9_s1_agent_m0_write;                                                // pio_led9_s1_agent:m0_write -> pio_led9_s1_translator:uav_write
	wire         pio_led9_s1_agent_m0_lock;                                                 // pio_led9_s1_agent:m0_lock -> pio_led9_s1_translator:uav_lock
	wire         pio_led9_s1_agent_m0_read;                                                 // pio_led9_s1_agent:m0_read -> pio_led9_s1_translator:uav_read
	wire  [31:0] pio_led9_s1_agent_m0_readdata;                                             // pio_led9_s1_translator:uav_readdata -> pio_led9_s1_agent:m0_readdata
	wire         pio_led9_s1_agent_m0_readdatavalid;                                        // pio_led9_s1_translator:uav_readdatavalid -> pio_led9_s1_agent:m0_readdatavalid
	wire         pio_led9_s1_agent_m0_debugaccess;                                          // pio_led9_s1_agent:m0_debugaccess -> pio_led9_s1_translator:uav_debugaccess
	wire   [3:0] pio_led9_s1_agent_m0_byteenable;                                           // pio_led9_s1_agent:m0_byteenable -> pio_led9_s1_translator:uav_byteenable
	wire         pio_led9_s1_agent_rf_source_endofpacket;                                   // pio_led9_s1_agent:rf_source_endofpacket -> pio_led9_s1_agent_rsp_fifo:in_endofpacket
	wire         pio_led9_s1_agent_rf_source_valid;                                         // pio_led9_s1_agent:rf_source_valid -> pio_led9_s1_agent_rsp_fifo:in_valid
	wire         pio_led9_s1_agent_rf_source_startofpacket;                                 // pio_led9_s1_agent:rf_source_startofpacket -> pio_led9_s1_agent_rsp_fifo:in_startofpacket
	wire  [99:0] pio_led9_s1_agent_rf_source_data;                                          // pio_led9_s1_agent:rf_source_data -> pio_led9_s1_agent_rsp_fifo:in_data
	wire         pio_led9_s1_agent_rf_source_ready;                                         // pio_led9_s1_agent_rsp_fifo:in_ready -> pio_led9_s1_agent:rf_source_ready
	wire         pio_led9_s1_agent_rsp_fifo_out_endofpacket;                                // pio_led9_s1_agent_rsp_fifo:out_endofpacket -> pio_led9_s1_agent:rf_sink_endofpacket
	wire         pio_led9_s1_agent_rsp_fifo_out_valid;                                      // pio_led9_s1_agent_rsp_fifo:out_valid -> pio_led9_s1_agent:rf_sink_valid
	wire         pio_led9_s1_agent_rsp_fifo_out_startofpacket;                              // pio_led9_s1_agent_rsp_fifo:out_startofpacket -> pio_led9_s1_agent:rf_sink_startofpacket
	wire  [99:0] pio_led9_s1_agent_rsp_fifo_out_data;                                       // pio_led9_s1_agent_rsp_fifo:out_data -> pio_led9_s1_agent:rf_sink_data
	wire         pio_led9_s1_agent_rsp_fifo_out_ready;                                      // pio_led9_s1_agent:rf_sink_ready -> pio_led9_s1_agent_rsp_fifo:out_ready
	wire         pio_led9_s1_agent_rdata_fifo_src_valid;                                    // pio_led9_s1_agent:rdata_fifo_src_valid -> pio_led9_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] pio_led9_s1_agent_rdata_fifo_src_data;                                     // pio_led9_s1_agent:rdata_fifo_src_data -> pio_led9_s1_agent:rdata_fifo_sink_data
	wire         pio_led9_s1_agent_rdata_fifo_src_ready;                                    // pio_led9_s1_agent:rdata_fifo_sink_ready -> pio_led9_s1_agent:rdata_fifo_src_ready
	wire         cmd_mux_012_src_endofpacket;                                               // cmd_mux_012:src_endofpacket -> pio_led9_s1_agent:cp_endofpacket
	wire         cmd_mux_012_src_valid;                                                     // cmd_mux_012:src_valid -> pio_led9_s1_agent:cp_valid
	wire         cmd_mux_012_src_startofpacket;                                             // cmd_mux_012:src_startofpacket -> pio_led9_s1_agent:cp_startofpacket
	wire  [98:0] cmd_mux_012_src_data;                                                      // cmd_mux_012:src_data -> pio_led9_s1_agent:cp_data
	wire  [13:0] cmd_mux_012_src_channel;                                                   // cmd_mux_012:src_channel -> pio_led9_s1_agent:cp_channel
	wire         cmd_mux_012_src_ready;                                                     // pio_led9_s1_agent:cp_ready -> cmd_mux_012:src_ready
	wire         registers_register_slave_agent_m0_waitrequest;                             // registers_register_slave_translator:uav_waitrequest -> registers_register_slave_agent:m0_waitrequest
	wire   [2:0] registers_register_slave_agent_m0_burstcount;                              // registers_register_slave_agent:m0_burstcount -> registers_register_slave_translator:uav_burstcount
	wire  [31:0] registers_register_slave_agent_m0_writedata;                               // registers_register_slave_agent:m0_writedata -> registers_register_slave_translator:uav_writedata
	wire  [20:0] registers_register_slave_agent_m0_address;                                 // registers_register_slave_agent:m0_address -> registers_register_slave_translator:uav_address
	wire         registers_register_slave_agent_m0_write;                                   // registers_register_slave_agent:m0_write -> registers_register_slave_translator:uav_write
	wire         registers_register_slave_agent_m0_lock;                                    // registers_register_slave_agent:m0_lock -> registers_register_slave_translator:uav_lock
	wire         registers_register_slave_agent_m0_read;                                    // registers_register_slave_agent:m0_read -> registers_register_slave_translator:uav_read
	wire  [31:0] registers_register_slave_agent_m0_readdata;                                // registers_register_slave_translator:uav_readdata -> registers_register_slave_agent:m0_readdata
	wire         registers_register_slave_agent_m0_readdatavalid;                           // registers_register_slave_translator:uav_readdatavalid -> registers_register_slave_agent:m0_readdatavalid
	wire         registers_register_slave_agent_m0_debugaccess;                             // registers_register_slave_agent:m0_debugaccess -> registers_register_slave_translator:uav_debugaccess
	wire   [3:0] registers_register_slave_agent_m0_byteenable;                              // registers_register_slave_agent:m0_byteenable -> registers_register_slave_translator:uav_byteenable
	wire         registers_register_slave_agent_rf_source_endofpacket;                      // registers_register_slave_agent:rf_source_endofpacket -> registers_register_slave_agent_rsp_fifo:in_endofpacket
	wire         registers_register_slave_agent_rf_source_valid;                            // registers_register_slave_agent:rf_source_valid -> registers_register_slave_agent_rsp_fifo:in_valid
	wire         registers_register_slave_agent_rf_source_startofpacket;                    // registers_register_slave_agent:rf_source_startofpacket -> registers_register_slave_agent_rsp_fifo:in_startofpacket
	wire  [99:0] registers_register_slave_agent_rf_source_data;                             // registers_register_slave_agent:rf_source_data -> registers_register_slave_agent_rsp_fifo:in_data
	wire         registers_register_slave_agent_rf_source_ready;                            // registers_register_slave_agent_rsp_fifo:in_ready -> registers_register_slave_agent:rf_source_ready
	wire         registers_register_slave_agent_rsp_fifo_out_endofpacket;                   // registers_register_slave_agent_rsp_fifo:out_endofpacket -> registers_register_slave_agent:rf_sink_endofpacket
	wire         registers_register_slave_agent_rsp_fifo_out_valid;                         // registers_register_slave_agent_rsp_fifo:out_valid -> registers_register_slave_agent:rf_sink_valid
	wire         registers_register_slave_agent_rsp_fifo_out_startofpacket;                 // registers_register_slave_agent_rsp_fifo:out_startofpacket -> registers_register_slave_agent:rf_sink_startofpacket
	wire  [99:0] registers_register_slave_agent_rsp_fifo_out_data;                          // registers_register_slave_agent_rsp_fifo:out_data -> registers_register_slave_agent:rf_sink_data
	wire         registers_register_slave_agent_rsp_fifo_out_ready;                         // registers_register_slave_agent:rf_sink_ready -> registers_register_slave_agent_rsp_fifo:out_ready
	wire         registers_register_slave_agent_rdata_fifo_src_valid;                       // registers_register_slave_agent:rdata_fifo_src_valid -> registers_register_slave_agent:rdata_fifo_sink_valid
	wire  [33:0] registers_register_slave_agent_rdata_fifo_src_data;                        // registers_register_slave_agent:rdata_fifo_src_data -> registers_register_slave_agent:rdata_fifo_sink_data
	wire         registers_register_slave_agent_rdata_fifo_src_ready;                       // registers_register_slave_agent:rdata_fifo_sink_ready -> registers_register_slave_agent:rdata_fifo_src_ready
	wire         cmd_mux_013_src_endofpacket;                                               // cmd_mux_013:src_endofpacket -> registers_register_slave_agent:cp_endofpacket
	wire         cmd_mux_013_src_valid;                                                     // cmd_mux_013:src_valid -> registers_register_slave_agent:cp_valid
	wire         cmd_mux_013_src_startofpacket;                                             // cmd_mux_013:src_startofpacket -> registers_register_slave_agent:cp_startofpacket
	wire  [98:0] cmd_mux_013_src_data;                                                      // cmd_mux_013:src_data -> registers_register_slave_agent:cp_data
	wire  [13:0] cmd_mux_013_src_channel;                                                   // cmd_mux_013:src_channel -> registers_register_slave_agent:cp_channel
	wire         cmd_mux_013_src_ready;                                                     // registers_register_slave_agent:cp_ready -> cmd_mux_013:src_ready
	wire         cpu_instruction_master_agent_cp_endofpacket;                               // CPU_instruction_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         cpu_instruction_master_agent_cp_valid;                                     // CPU_instruction_master_agent:cp_valid -> router:sink_valid
	wire         cpu_instruction_master_agent_cp_startofpacket;                             // CPU_instruction_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire  [98:0] cpu_instruction_master_agent_cp_data;                                      // CPU_instruction_master_agent:cp_data -> router:sink_data
	wire         cpu_instruction_master_agent_cp_ready;                                     // router:sink_ready -> CPU_instruction_master_agent:cp_ready
	wire         cpu_data_master_agent_cp_endofpacket;                                      // CPU_data_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         cpu_data_master_agent_cp_valid;                                            // CPU_data_master_agent:cp_valid -> router_001:sink_valid
	wire         cpu_data_master_agent_cp_startofpacket;                                    // CPU_data_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire  [98:0] cpu_data_master_agent_cp_data;                                             // CPU_data_master_agent:cp_data -> router_001:sink_data
	wire         cpu_data_master_agent_cp_ready;                                            // router_001:sink_ready -> CPU_data_master_agent:cp_ready
	wire         router_001_src_endofpacket;                                                // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         router_001_src_valid;                                                      // router_001:src_valid -> cmd_demux_001:sink_valid
	wire         router_001_src_startofpacket;                                              // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire  [98:0] router_001_src_data;                                                       // router_001:src_data -> cmd_demux_001:sink_data
	wire  [13:0] router_001_src_channel;                                                    // router_001:src_channel -> cmd_demux_001:sink_channel
	wire         router_001_src_ready;                                                      // cmd_demux_001:sink_ready -> router_001:src_ready
	wire         cpu_jtag_debug_module_agent_rp_endofpacket;                                // CPU_jtag_debug_module_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire         cpu_jtag_debug_module_agent_rp_valid;                                      // CPU_jtag_debug_module_agent:rp_valid -> router_002:sink_valid
	wire         cpu_jtag_debug_module_agent_rp_startofpacket;                              // CPU_jtag_debug_module_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire  [98:0] cpu_jtag_debug_module_agent_rp_data;                                       // CPU_jtag_debug_module_agent:rp_data -> router_002:sink_data
	wire         cpu_jtag_debug_module_agent_rp_ready;                                      // router_002:sink_ready -> CPU_jtag_debug_module_agent:rp_ready
	wire         router_002_src_endofpacket;                                                // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         router_002_src_valid;                                                      // router_002:src_valid -> rsp_demux:sink_valid
	wire         router_002_src_startofpacket;                                              // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire  [98:0] router_002_src_data;                                                       // router_002:src_data -> rsp_demux:sink_data
	wire  [13:0] router_002_src_channel;                                                    // router_002:src_channel -> rsp_demux:sink_channel
	wire         router_002_src_ready;                                                      // rsp_demux:sink_ready -> router_002:src_ready
	wire         sram_cvgx_uas_agent_rp_endofpacket;                                        // SRAM_CVGX_uas_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire         sram_cvgx_uas_agent_rp_valid;                                              // SRAM_CVGX_uas_agent:rp_valid -> router_003:sink_valid
	wire         sram_cvgx_uas_agent_rp_startofpacket;                                      // SRAM_CVGX_uas_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire  [80:0] sram_cvgx_uas_agent_rp_data;                                               // SRAM_CVGX_uas_agent:rp_data -> router_003:sink_data
	wire         sram_cvgx_uas_agent_rp_ready;                                              // router_003:sink_ready -> SRAM_CVGX_uas_agent:rp_ready
	wire         jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                          // jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire         jtag_uart_avalon_jtag_slave_agent_rp_valid;                                // jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_004:sink_valid
	wire         jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                        // jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire  [98:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                                 // jtag_uart_avalon_jtag_slave_agent:rp_data -> router_004:sink_data
	wire         jtag_uart_avalon_jtag_slave_agent_rp_ready;                                // router_004:sink_ready -> jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire         router_004_src_endofpacket;                                                // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire         router_004_src_valid;                                                      // router_004:src_valid -> rsp_demux_002:sink_valid
	wire         router_004_src_startofpacket;                                              // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire  [98:0] router_004_src_data;                                                       // router_004:src_data -> rsp_demux_002:sink_data
	wire  [13:0] router_004_src_channel;                                                    // router_004:src_channel -> rsp_demux_002:sink_channel
	wire         router_004_src_ready;                                                      // rsp_demux_002:sink_ready -> router_004:src_ready
	wire         rtx_timer_s1_agent_rp_endofpacket;                                         // RTX_Timer_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire         rtx_timer_s1_agent_rp_valid;                                               // RTX_Timer_s1_agent:rp_valid -> router_005:sink_valid
	wire         rtx_timer_s1_agent_rp_startofpacket;                                       // RTX_Timer_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire  [98:0] rtx_timer_s1_agent_rp_data;                                                // RTX_Timer_s1_agent:rp_data -> router_005:sink_data
	wire         rtx_timer_s1_agent_rp_ready;                                               // router_005:sink_ready -> RTX_Timer_s1_agent:rp_ready
	wire         router_005_src_endofpacket;                                                // router_005:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire         router_005_src_valid;                                                      // router_005:src_valid -> rsp_demux_003:sink_valid
	wire         router_005_src_startofpacket;                                              // router_005:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire  [98:0] router_005_src_data;                                                       // router_005:src_data -> rsp_demux_003:sink_data
	wire  [13:0] router_005_src_channel;                                                    // router_005:src_channel -> rsp_demux_003:sink_channel
	wire         router_005_src_ready;                                                      // rsp_demux_003:sink_ready -> router_005:src_ready
	wire         sysid_qsys_0_control_slave_agent_rp_endofpacket;                           // sysid_qsys_0_control_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire         sysid_qsys_0_control_slave_agent_rp_valid;                                 // sysid_qsys_0_control_slave_agent:rp_valid -> router_006:sink_valid
	wire         sysid_qsys_0_control_slave_agent_rp_startofpacket;                         // sysid_qsys_0_control_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire  [98:0] sysid_qsys_0_control_slave_agent_rp_data;                                  // sysid_qsys_0_control_slave_agent:rp_data -> router_006:sink_data
	wire         sysid_qsys_0_control_slave_agent_rp_ready;                                 // router_006:sink_ready -> sysid_qsys_0_control_slave_agent:rp_ready
	wire         router_006_src_endofpacket;                                                // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire         router_006_src_valid;                                                      // router_006:src_valid -> rsp_demux_004:sink_valid
	wire         router_006_src_startofpacket;                                              // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire  [98:0] router_006_src_data;                                                       // router_006:src_data -> rsp_demux_004:sink_data
	wire  [13:0] router_006_src_channel;                                                    // router_006:src_channel -> rsp_demux_004:sink_channel
	wire         router_006_src_ready;                                                      // rsp_demux_004:sink_ready -> router_006:src_ready
	wire         lcd_control_slave_agent_rp_endofpacket;                                    // lcd_control_slave_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire         lcd_control_slave_agent_rp_valid;                                          // lcd_control_slave_agent:rp_valid -> router_007:sink_valid
	wire         lcd_control_slave_agent_rp_startofpacket;                                  // lcd_control_slave_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire  [98:0] lcd_control_slave_agent_rp_data;                                           // lcd_control_slave_agent:rp_data -> router_007:sink_data
	wire         lcd_control_slave_agent_rp_ready;                                          // router_007:sink_ready -> lcd_control_slave_agent:rp_ready
	wire         router_007_src_endofpacket;                                                // router_007:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire         router_007_src_valid;                                                      // router_007:src_valid -> rsp_demux_005:sink_valid
	wire         router_007_src_startofpacket;                                              // router_007:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire  [98:0] router_007_src_data;                                                       // router_007:src_data -> rsp_demux_005:sink_data
	wire  [13:0] router_007_src_channel;                                                    // router_007:src_channel -> rsp_demux_005:sink_channel
	wire         router_007_src_ready;                                                      // rsp_demux_005:sink_ready -> router_007:src_ready
	wire         pio_sw_s1_agent_rp_endofpacket;                                            // pio_sw_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire         pio_sw_s1_agent_rp_valid;                                                  // pio_sw_s1_agent:rp_valid -> router_008:sink_valid
	wire         pio_sw_s1_agent_rp_startofpacket;                                          // pio_sw_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire  [98:0] pio_sw_s1_agent_rp_data;                                                   // pio_sw_s1_agent:rp_data -> router_008:sink_data
	wire         pio_sw_s1_agent_rp_ready;                                                  // router_008:sink_ready -> pio_sw_s1_agent:rp_ready
	wire         router_008_src_endofpacket;                                                // router_008:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire         router_008_src_valid;                                                      // router_008:src_valid -> rsp_demux_006:sink_valid
	wire         router_008_src_startofpacket;                                              // router_008:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire  [98:0] router_008_src_data;                                                       // router_008:src_data -> rsp_demux_006:sink_data
	wire  [13:0] router_008_src_channel;                                                    // router_008:src_channel -> rsp_demux_006:sink_channel
	wire         router_008_src_ready;                                                      // rsp_demux_006:sink_ready -> router_008:src_ready
	wire         pio_key_s1_agent_rp_endofpacket;                                           // pio_key_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire         pio_key_s1_agent_rp_valid;                                                 // pio_key_s1_agent:rp_valid -> router_009:sink_valid
	wire         pio_key_s1_agent_rp_startofpacket;                                         // pio_key_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire  [98:0] pio_key_s1_agent_rp_data;                                                  // pio_key_s1_agent:rp_data -> router_009:sink_data
	wire         pio_key_s1_agent_rp_ready;                                                 // router_009:sink_ready -> pio_key_s1_agent:rp_ready
	wire         router_009_src_endofpacket;                                                // router_009:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire         router_009_src_valid;                                                      // router_009:src_valid -> rsp_demux_007:sink_valid
	wire         router_009_src_startofpacket;                                              // router_009:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire  [98:0] router_009_src_data;                                                       // router_009:src_data -> rsp_demux_007:sink_data
	wire  [13:0] router_009_src_channel;                                                    // router_009:src_channel -> rsp_demux_007:sink_channel
	wire         router_009_src_ready;                                                      // rsp_demux_007:sink_ready -> router_009:src_ready
	wire         pio_hex0_s1_agent_rp_endofpacket;                                          // pio_hex0_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire         pio_hex0_s1_agent_rp_valid;                                                // pio_hex0_s1_agent:rp_valid -> router_010:sink_valid
	wire         pio_hex0_s1_agent_rp_startofpacket;                                        // pio_hex0_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire  [98:0] pio_hex0_s1_agent_rp_data;                                                 // pio_hex0_s1_agent:rp_data -> router_010:sink_data
	wire         pio_hex0_s1_agent_rp_ready;                                                // router_010:sink_ready -> pio_hex0_s1_agent:rp_ready
	wire         router_010_src_endofpacket;                                                // router_010:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire         router_010_src_valid;                                                      // router_010:src_valid -> rsp_demux_008:sink_valid
	wire         router_010_src_startofpacket;                                              // router_010:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire  [98:0] router_010_src_data;                                                       // router_010:src_data -> rsp_demux_008:sink_data
	wire  [13:0] router_010_src_channel;                                                    // router_010:src_channel -> rsp_demux_008:sink_channel
	wire         router_010_src_ready;                                                      // rsp_demux_008:sink_ready -> router_010:src_ready
	wire         pio_hex1_s1_agent_rp_endofpacket;                                          // pio_hex1_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire         pio_hex1_s1_agent_rp_valid;                                                // pio_hex1_s1_agent:rp_valid -> router_011:sink_valid
	wire         pio_hex1_s1_agent_rp_startofpacket;                                        // pio_hex1_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire  [98:0] pio_hex1_s1_agent_rp_data;                                                 // pio_hex1_s1_agent:rp_data -> router_011:sink_data
	wire         pio_hex1_s1_agent_rp_ready;                                                // router_011:sink_ready -> pio_hex1_s1_agent:rp_ready
	wire         router_011_src_endofpacket;                                                // router_011:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire         router_011_src_valid;                                                      // router_011:src_valid -> rsp_demux_009:sink_valid
	wire         router_011_src_startofpacket;                                              // router_011:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire  [98:0] router_011_src_data;                                                       // router_011:src_data -> rsp_demux_009:sink_data
	wire  [13:0] router_011_src_channel;                                                    // router_011:src_channel -> rsp_demux_009:sink_channel
	wire         router_011_src_ready;                                                      // rsp_demux_009:sink_ready -> router_011:src_ready
	wire         pio_hex2_s1_agent_rp_endofpacket;                                          // pio_hex2_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire         pio_hex2_s1_agent_rp_valid;                                                // pio_hex2_s1_agent:rp_valid -> router_012:sink_valid
	wire         pio_hex2_s1_agent_rp_startofpacket;                                        // pio_hex2_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire  [98:0] pio_hex2_s1_agent_rp_data;                                                 // pio_hex2_s1_agent:rp_data -> router_012:sink_data
	wire         pio_hex2_s1_agent_rp_ready;                                                // router_012:sink_ready -> pio_hex2_s1_agent:rp_ready
	wire         router_012_src_endofpacket;                                                // router_012:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire         router_012_src_valid;                                                      // router_012:src_valid -> rsp_demux_010:sink_valid
	wire         router_012_src_startofpacket;                                              // router_012:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire  [98:0] router_012_src_data;                                                       // router_012:src_data -> rsp_demux_010:sink_data
	wire  [13:0] router_012_src_channel;                                                    // router_012:src_channel -> rsp_demux_010:sink_channel
	wire         router_012_src_ready;                                                      // rsp_demux_010:sink_ready -> router_012:src_ready
	wire         pio_hex3_s1_agent_rp_endofpacket;                                          // pio_hex3_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire         pio_hex3_s1_agent_rp_valid;                                                // pio_hex3_s1_agent:rp_valid -> router_013:sink_valid
	wire         pio_hex3_s1_agent_rp_startofpacket;                                        // pio_hex3_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire  [98:0] pio_hex3_s1_agent_rp_data;                                                 // pio_hex3_s1_agent:rp_data -> router_013:sink_data
	wire         pio_hex3_s1_agent_rp_ready;                                                // router_013:sink_ready -> pio_hex3_s1_agent:rp_ready
	wire         router_013_src_endofpacket;                                                // router_013:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire         router_013_src_valid;                                                      // router_013:src_valid -> rsp_demux_011:sink_valid
	wire         router_013_src_startofpacket;                                              // router_013:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire  [98:0] router_013_src_data;                                                       // router_013:src_data -> rsp_demux_011:sink_data
	wire  [13:0] router_013_src_channel;                                                    // router_013:src_channel -> rsp_demux_011:sink_channel
	wire         router_013_src_ready;                                                      // rsp_demux_011:sink_ready -> router_013:src_ready
	wire         pio_led9_s1_agent_rp_endofpacket;                                          // pio_led9_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire         pio_led9_s1_agent_rp_valid;                                                // pio_led9_s1_agent:rp_valid -> router_014:sink_valid
	wire         pio_led9_s1_agent_rp_startofpacket;                                        // pio_led9_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire  [98:0] pio_led9_s1_agent_rp_data;                                                 // pio_led9_s1_agent:rp_data -> router_014:sink_data
	wire         pio_led9_s1_agent_rp_ready;                                                // router_014:sink_ready -> pio_led9_s1_agent:rp_ready
	wire         router_014_src_endofpacket;                                                // router_014:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire         router_014_src_valid;                                                      // router_014:src_valid -> rsp_demux_012:sink_valid
	wire         router_014_src_startofpacket;                                              // router_014:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire  [98:0] router_014_src_data;                                                       // router_014:src_data -> rsp_demux_012:sink_data
	wire  [13:0] router_014_src_channel;                                                    // router_014:src_channel -> rsp_demux_012:sink_channel
	wire         router_014_src_ready;                                                      // rsp_demux_012:sink_ready -> router_014:src_ready
	wire         registers_register_slave_agent_rp_endofpacket;                             // registers_register_slave_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire         registers_register_slave_agent_rp_valid;                                   // registers_register_slave_agent:rp_valid -> router_015:sink_valid
	wire         registers_register_slave_agent_rp_startofpacket;                           // registers_register_slave_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire  [98:0] registers_register_slave_agent_rp_data;                                    // registers_register_slave_agent:rp_data -> router_015:sink_data
	wire         registers_register_slave_agent_rp_ready;                                   // router_015:sink_ready -> registers_register_slave_agent:rp_ready
	wire         router_015_src_endofpacket;                                                // router_015:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire         router_015_src_valid;                                                      // router_015:src_valid -> rsp_demux_013:sink_valid
	wire         router_015_src_startofpacket;                                              // router_015:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire  [98:0] router_015_src_data;                                                       // router_015:src_data -> rsp_demux_013:sink_data
	wire  [13:0] router_015_src_channel;                                                    // router_015:src_channel -> rsp_demux_013:sink_channel
	wire         router_015_src_ready;                                                      // rsp_demux_013:sink_ready -> router_015:src_ready
	wire         router_src_endofpacket;                                                    // router:src_endofpacket -> CPU_instruction_master_limiter:cmd_sink_endofpacket
	wire         router_src_valid;                                                          // router:src_valid -> CPU_instruction_master_limiter:cmd_sink_valid
	wire         router_src_startofpacket;                                                  // router:src_startofpacket -> CPU_instruction_master_limiter:cmd_sink_startofpacket
	wire  [98:0] router_src_data;                                                           // router:src_data -> CPU_instruction_master_limiter:cmd_sink_data
	wire  [13:0] router_src_channel;                                                        // router:src_channel -> CPU_instruction_master_limiter:cmd_sink_channel
	wire         router_src_ready;                                                          // CPU_instruction_master_limiter:cmd_sink_ready -> router:src_ready
	wire         cpu_instruction_master_limiter_cmd_src_endofpacket;                        // CPU_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire         cpu_instruction_master_limiter_cmd_src_startofpacket;                      // CPU_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire  [98:0] cpu_instruction_master_limiter_cmd_src_data;                               // CPU_instruction_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire  [13:0] cpu_instruction_master_limiter_cmd_src_channel;                            // CPU_instruction_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire         cpu_instruction_master_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> CPU_instruction_master_limiter:cmd_src_ready
	wire         rsp_mux_src_endofpacket;                                                   // rsp_mux:src_endofpacket -> CPU_instruction_master_limiter:rsp_sink_endofpacket
	wire         rsp_mux_src_valid;                                                         // rsp_mux:src_valid -> CPU_instruction_master_limiter:rsp_sink_valid
	wire         rsp_mux_src_startofpacket;                                                 // rsp_mux:src_startofpacket -> CPU_instruction_master_limiter:rsp_sink_startofpacket
	wire  [98:0] rsp_mux_src_data;                                                          // rsp_mux:src_data -> CPU_instruction_master_limiter:rsp_sink_data
	wire  [13:0] rsp_mux_src_channel;                                                       // rsp_mux:src_channel -> CPU_instruction_master_limiter:rsp_sink_channel
	wire         rsp_mux_src_ready;                                                         // CPU_instruction_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire         cpu_instruction_master_limiter_rsp_src_endofpacket;                        // CPU_instruction_master_limiter:rsp_src_endofpacket -> CPU_instruction_master_agent:rp_endofpacket
	wire         cpu_instruction_master_limiter_rsp_src_valid;                              // CPU_instruction_master_limiter:rsp_src_valid -> CPU_instruction_master_agent:rp_valid
	wire         cpu_instruction_master_limiter_rsp_src_startofpacket;                      // CPU_instruction_master_limiter:rsp_src_startofpacket -> CPU_instruction_master_agent:rp_startofpacket
	wire  [98:0] cpu_instruction_master_limiter_rsp_src_data;                               // CPU_instruction_master_limiter:rsp_src_data -> CPU_instruction_master_agent:rp_data
	wire  [13:0] cpu_instruction_master_limiter_rsp_src_channel;                            // CPU_instruction_master_limiter:rsp_src_channel -> CPU_instruction_master_agent:rp_channel
	wire         cpu_instruction_master_limiter_rsp_src_ready;                              // CPU_instruction_master_agent:rp_ready -> CPU_instruction_master_limiter:rsp_src_ready
	wire         sram_cvgx_uas_burst_adapter_source0_endofpacket;                           // SRAM_CVGX_uas_burst_adapter:source0_endofpacket -> SRAM_CVGX_uas_agent:cp_endofpacket
	wire         sram_cvgx_uas_burst_adapter_source0_valid;                                 // SRAM_CVGX_uas_burst_adapter:source0_valid -> SRAM_CVGX_uas_agent:cp_valid
	wire         sram_cvgx_uas_burst_adapter_source0_startofpacket;                         // SRAM_CVGX_uas_burst_adapter:source0_startofpacket -> SRAM_CVGX_uas_agent:cp_startofpacket
	wire  [80:0] sram_cvgx_uas_burst_adapter_source0_data;                                  // SRAM_CVGX_uas_burst_adapter:source0_data -> SRAM_CVGX_uas_agent:cp_data
	wire         sram_cvgx_uas_burst_adapter_source0_ready;                                 // SRAM_CVGX_uas_agent:cp_ready -> SRAM_CVGX_uas_burst_adapter:source0_ready
	wire  [13:0] sram_cvgx_uas_burst_adapter_source0_channel;                               // SRAM_CVGX_uas_burst_adapter:source0_channel -> SRAM_CVGX_uas_agent:cp_channel
	wire         cmd_demux_src0_endofpacket;                                                // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_src0_valid;                                                      // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire         cmd_demux_src0_startofpacket;                                              // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire  [98:0] cmd_demux_src0_data;                                                       // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire  [13:0] cmd_demux_src0_channel;                                                    // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_ready;                                                      // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire         cmd_demux_src1_endofpacket;                                                // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire         cmd_demux_src1_valid;                                                      // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire         cmd_demux_src1_startofpacket;                                              // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire  [98:0] cmd_demux_src1_data;                                                       // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire  [13:0] cmd_demux_src1_channel;                                                    // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire         cmd_demux_src1_ready;                                                      // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire         cmd_demux_001_src0_endofpacket;                                            // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire         cmd_demux_001_src0_valid;                                                  // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire         cmd_demux_001_src0_startofpacket;                                          // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire  [98:0] cmd_demux_001_src0_data;                                                   // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire  [13:0] cmd_demux_001_src0_channel;                                                // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire         cmd_demux_001_src0_ready;                                                  // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire         cmd_demux_001_src1_endofpacket;                                            // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire         cmd_demux_001_src1_valid;                                                  // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire         cmd_demux_001_src1_startofpacket;                                          // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire  [98:0] cmd_demux_001_src1_data;                                                   // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire  [13:0] cmd_demux_001_src1_channel;                                                // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire         cmd_demux_001_src1_ready;                                                  // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire         cmd_demux_001_src2_endofpacket;                                            // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire         cmd_demux_001_src2_valid;                                                  // cmd_demux_001:src2_valid -> cmd_mux_002:sink0_valid
	wire         cmd_demux_001_src2_startofpacket;                                          // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src2_data;                                                   // cmd_demux_001:src2_data -> cmd_mux_002:sink0_data
	wire  [13:0] cmd_demux_001_src2_channel;                                                // cmd_demux_001:src2_channel -> cmd_mux_002:sink0_channel
	wire         cmd_demux_001_src2_ready;                                                  // cmd_mux_002:sink0_ready -> cmd_demux_001:src2_ready
	wire         cmd_demux_001_src3_endofpacket;                                            // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire         cmd_demux_001_src3_valid;                                                  // cmd_demux_001:src3_valid -> cmd_mux_003:sink0_valid
	wire         cmd_demux_001_src3_startofpacket;                                          // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src3_data;                                                   // cmd_demux_001:src3_data -> cmd_mux_003:sink0_data
	wire  [13:0] cmd_demux_001_src3_channel;                                                // cmd_demux_001:src3_channel -> cmd_mux_003:sink0_channel
	wire         cmd_demux_001_src3_ready;                                                  // cmd_mux_003:sink0_ready -> cmd_demux_001:src3_ready
	wire         cmd_demux_001_src4_endofpacket;                                            // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire         cmd_demux_001_src4_valid;                                                  // cmd_demux_001:src4_valid -> cmd_mux_004:sink0_valid
	wire         cmd_demux_001_src4_startofpacket;                                          // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src4_data;                                                   // cmd_demux_001:src4_data -> cmd_mux_004:sink0_data
	wire  [13:0] cmd_demux_001_src4_channel;                                                // cmd_demux_001:src4_channel -> cmd_mux_004:sink0_channel
	wire         cmd_demux_001_src4_ready;                                                  // cmd_mux_004:sink0_ready -> cmd_demux_001:src4_ready
	wire         cmd_demux_001_src5_endofpacket;                                            // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire         cmd_demux_001_src5_valid;                                                  // cmd_demux_001:src5_valid -> cmd_mux_005:sink0_valid
	wire         cmd_demux_001_src5_startofpacket;                                          // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src5_data;                                                   // cmd_demux_001:src5_data -> cmd_mux_005:sink0_data
	wire  [13:0] cmd_demux_001_src5_channel;                                                // cmd_demux_001:src5_channel -> cmd_mux_005:sink0_channel
	wire         cmd_demux_001_src5_ready;                                                  // cmd_mux_005:sink0_ready -> cmd_demux_001:src5_ready
	wire         cmd_demux_001_src6_endofpacket;                                            // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire         cmd_demux_001_src6_valid;                                                  // cmd_demux_001:src6_valid -> cmd_mux_006:sink0_valid
	wire         cmd_demux_001_src6_startofpacket;                                          // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src6_data;                                                   // cmd_demux_001:src6_data -> cmd_mux_006:sink0_data
	wire  [13:0] cmd_demux_001_src6_channel;                                                // cmd_demux_001:src6_channel -> cmd_mux_006:sink0_channel
	wire         cmd_demux_001_src6_ready;                                                  // cmd_mux_006:sink0_ready -> cmd_demux_001:src6_ready
	wire         cmd_demux_001_src7_endofpacket;                                            // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire         cmd_demux_001_src7_valid;                                                  // cmd_demux_001:src7_valid -> cmd_mux_007:sink0_valid
	wire         cmd_demux_001_src7_startofpacket;                                          // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src7_data;                                                   // cmd_demux_001:src7_data -> cmd_mux_007:sink0_data
	wire  [13:0] cmd_demux_001_src7_channel;                                                // cmd_demux_001:src7_channel -> cmd_mux_007:sink0_channel
	wire         cmd_demux_001_src7_ready;                                                  // cmd_mux_007:sink0_ready -> cmd_demux_001:src7_ready
	wire         cmd_demux_001_src8_endofpacket;                                            // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire         cmd_demux_001_src8_valid;                                                  // cmd_demux_001:src8_valid -> cmd_mux_008:sink0_valid
	wire         cmd_demux_001_src8_startofpacket;                                          // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src8_data;                                                   // cmd_demux_001:src8_data -> cmd_mux_008:sink0_data
	wire  [13:0] cmd_demux_001_src8_channel;                                                // cmd_demux_001:src8_channel -> cmd_mux_008:sink0_channel
	wire         cmd_demux_001_src8_ready;                                                  // cmd_mux_008:sink0_ready -> cmd_demux_001:src8_ready
	wire         cmd_demux_001_src9_endofpacket;                                            // cmd_demux_001:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire         cmd_demux_001_src9_valid;                                                  // cmd_demux_001:src9_valid -> cmd_mux_009:sink0_valid
	wire         cmd_demux_001_src9_startofpacket;                                          // cmd_demux_001:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src9_data;                                                   // cmd_demux_001:src9_data -> cmd_mux_009:sink0_data
	wire  [13:0] cmd_demux_001_src9_channel;                                                // cmd_demux_001:src9_channel -> cmd_mux_009:sink0_channel
	wire         cmd_demux_001_src9_ready;                                                  // cmd_mux_009:sink0_ready -> cmd_demux_001:src9_ready
	wire         cmd_demux_001_src10_endofpacket;                                           // cmd_demux_001:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire         cmd_demux_001_src10_valid;                                                 // cmd_demux_001:src10_valid -> cmd_mux_010:sink0_valid
	wire         cmd_demux_001_src10_startofpacket;                                         // cmd_demux_001:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src10_data;                                                  // cmd_demux_001:src10_data -> cmd_mux_010:sink0_data
	wire  [13:0] cmd_demux_001_src10_channel;                                               // cmd_demux_001:src10_channel -> cmd_mux_010:sink0_channel
	wire         cmd_demux_001_src10_ready;                                                 // cmd_mux_010:sink0_ready -> cmd_demux_001:src10_ready
	wire         cmd_demux_001_src11_endofpacket;                                           // cmd_demux_001:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire         cmd_demux_001_src11_valid;                                                 // cmd_demux_001:src11_valid -> cmd_mux_011:sink0_valid
	wire         cmd_demux_001_src11_startofpacket;                                         // cmd_demux_001:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src11_data;                                                  // cmd_demux_001:src11_data -> cmd_mux_011:sink0_data
	wire  [13:0] cmd_demux_001_src11_channel;                                               // cmd_demux_001:src11_channel -> cmd_mux_011:sink0_channel
	wire         cmd_demux_001_src11_ready;                                                 // cmd_mux_011:sink0_ready -> cmd_demux_001:src11_ready
	wire         cmd_demux_001_src12_endofpacket;                                           // cmd_demux_001:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire         cmd_demux_001_src12_valid;                                                 // cmd_demux_001:src12_valid -> cmd_mux_012:sink0_valid
	wire         cmd_demux_001_src12_startofpacket;                                         // cmd_demux_001:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src12_data;                                                  // cmd_demux_001:src12_data -> cmd_mux_012:sink0_data
	wire  [13:0] cmd_demux_001_src12_channel;                                               // cmd_demux_001:src12_channel -> cmd_mux_012:sink0_channel
	wire         cmd_demux_001_src12_ready;                                                 // cmd_mux_012:sink0_ready -> cmd_demux_001:src12_ready
	wire         cmd_demux_001_src13_endofpacket;                                           // cmd_demux_001:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire         cmd_demux_001_src13_valid;                                                 // cmd_demux_001:src13_valid -> cmd_mux_013:sink0_valid
	wire         cmd_demux_001_src13_startofpacket;                                         // cmd_demux_001:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire  [98:0] cmd_demux_001_src13_data;                                                  // cmd_demux_001:src13_data -> cmd_mux_013:sink0_data
	wire  [13:0] cmd_demux_001_src13_channel;                                               // cmd_demux_001:src13_channel -> cmd_mux_013:sink0_channel
	wire         cmd_demux_001_src13_ready;                                                 // cmd_mux_013:sink0_ready -> cmd_demux_001:src13_ready
	wire         rsp_demux_src0_endofpacket;                                                // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src0_valid;                                                      // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire         rsp_demux_src0_startofpacket;                                              // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire  [98:0] rsp_demux_src0_data;                                                       // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire  [13:0] rsp_demux_src0_channel;                                                    // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_ready;                                                      // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire         rsp_demux_src1_endofpacket;                                                // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         rsp_demux_src1_valid;                                                      // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire         rsp_demux_src1_startofpacket;                                              // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire  [98:0] rsp_demux_src1_data;                                                       // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire  [13:0] rsp_demux_src1_channel;                                                    // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire         rsp_demux_src1_ready;                                                      // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire         rsp_demux_001_src0_endofpacket;                                            // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire         rsp_demux_001_src0_valid;                                                  // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire         rsp_demux_001_src0_startofpacket;                                          // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire  [98:0] rsp_demux_001_src0_data;                                                   // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire  [13:0] rsp_demux_001_src0_channel;                                                // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire         rsp_demux_001_src0_ready;                                                  // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire         rsp_demux_001_src1_endofpacket;                                            // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire         rsp_demux_001_src1_valid;                                                  // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire         rsp_demux_001_src1_startofpacket;                                          // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire  [98:0] rsp_demux_001_src1_data;                                                   // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire  [13:0] rsp_demux_001_src1_channel;                                                // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire         rsp_demux_001_src1_ready;                                                  // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire         rsp_demux_002_src0_endofpacket;                                            // rsp_demux_002:src0_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire         rsp_demux_002_src0_valid;                                                  // rsp_demux_002:src0_valid -> rsp_mux_001:sink2_valid
	wire         rsp_demux_002_src0_startofpacket;                                          // rsp_demux_002:src0_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire  [98:0] rsp_demux_002_src0_data;                                                   // rsp_demux_002:src0_data -> rsp_mux_001:sink2_data
	wire  [13:0] rsp_demux_002_src0_channel;                                                // rsp_demux_002:src0_channel -> rsp_mux_001:sink2_channel
	wire         rsp_demux_002_src0_ready;                                                  // rsp_mux_001:sink2_ready -> rsp_demux_002:src0_ready
	wire         rsp_demux_003_src0_endofpacket;                                            // rsp_demux_003:src0_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire         rsp_demux_003_src0_valid;                                                  // rsp_demux_003:src0_valid -> rsp_mux_001:sink3_valid
	wire         rsp_demux_003_src0_startofpacket;                                          // rsp_demux_003:src0_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire  [98:0] rsp_demux_003_src0_data;                                                   // rsp_demux_003:src0_data -> rsp_mux_001:sink3_data
	wire  [13:0] rsp_demux_003_src0_channel;                                                // rsp_demux_003:src0_channel -> rsp_mux_001:sink3_channel
	wire         rsp_demux_003_src0_ready;                                                  // rsp_mux_001:sink3_ready -> rsp_demux_003:src0_ready
	wire         rsp_demux_004_src0_endofpacket;                                            // rsp_demux_004:src0_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire         rsp_demux_004_src0_valid;                                                  // rsp_demux_004:src0_valid -> rsp_mux_001:sink4_valid
	wire         rsp_demux_004_src0_startofpacket;                                          // rsp_demux_004:src0_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire  [98:0] rsp_demux_004_src0_data;                                                   // rsp_demux_004:src0_data -> rsp_mux_001:sink4_data
	wire  [13:0] rsp_demux_004_src0_channel;                                                // rsp_demux_004:src0_channel -> rsp_mux_001:sink4_channel
	wire         rsp_demux_004_src0_ready;                                                  // rsp_mux_001:sink4_ready -> rsp_demux_004:src0_ready
	wire         rsp_demux_005_src0_endofpacket;                                            // rsp_demux_005:src0_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire         rsp_demux_005_src0_valid;                                                  // rsp_demux_005:src0_valid -> rsp_mux_001:sink5_valid
	wire         rsp_demux_005_src0_startofpacket;                                          // rsp_demux_005:src0_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire  [98:0] rsp_demux_005_src0_data;                                                   // rsp_demux_005:src0_data -> rsp_mux_001:sink5_data
	wire  [13:0] rsp_demux_005_src0_channel;                                                // rsp_demux_005:src0_channel -> rsp_mux_001:sink5_channel
	wire         rsp_demux_005_src0_ready;                                                  // rsp_mux_001:sink5_ready -> rsp_demux_005:src0_ready
	wire         rsp_demux_006_src0_endofpacket;                                            // rsp_demux_006:src0_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire         rsp_demux_006_src0_valid;                                                  // rsp_demux_006:src0_valid -> rsp_mux_001:sink6_valid
	wire         rsp_demux_006_src0_startofpacket;                                          // rsp_demux_006:src0_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire  [98:0] rsp_demux_006_src0_data;                                                   // rsp_demux_006:src0_data -> rsp_mux_001:sink6_data
	wire  [13:0] rsp_demux_006_src0_channel;                                                // rsp_demux_006:src0_channel -> rsp_mux_001:sink6_channel
	wire         rsp_demux_006_src0_ready;                                                  // rsp_mux_001:sink6_ready -> rsp_demux_006:src0_ready
	wire         rsp_demux_007_src0_endofpacket;                                            // rsp_demux_007:src0_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire         rsp_demux_007_src0_valid;                                                  // rsp_demux_007:src0_valid -> rsp_mux_001:sink7_valid
	wire         rsp_demux_007_src0_startofpacket;                                          // rsp_demux_007:src0_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire  [98:0] rsp_demux_007_src0_data;                                                   // rsp_demux_007:src0_data -> rsp_mux_001:sink7_data
	wire  [13:0] rsp_demux_007_src0_channel;                                                // rsp_demux_007:src0_channel -> rsp_mux_001:sink7_channel
	wire         rsp_demux_007_src0_ready;                                                  // rsp_mux_001:sink7_ready -> rsp_demux_007:src0_ready
	wire         rsp_demux_008_src0_endofpacket;                                            // rsp_demux_008:src0_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire         rsp_demux_008_src0_valid;                                                  // rsp_demux_008:src0_valid -> rsp_mux_001:sink8_valid
	wire         rsp_demux_008_src0_startofpacket;                                          // rsp_demux_008:src0_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire  [98:0] rsp_demux_008_src0_data;                                                   // rsp_demux_008:src0_data -> rsp_mux_001:sink8_data
	wire  [13:0] rsp_demux_008_src0_channel;                                                // rsp_demux_008:src0_channel -> rsp_mux_001:sink8_channel
	wire         rsp_demux_008_src0_ready;                                                  // rsp_mux_001:sink8_ready -> rsp_demux_008:src0_ready
	wire         rsp_demux_009_src0_endofpacket;                                            // rsp_demux_009:src0_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire         rsp_demux_009_src0_valid;                                                  // rsp_demux_009:src0_valid -> rsp_mux_001:sink9_valid
	wire         rsp_demux_009_src0_startofpacket;                                          // rsp_demux_009:src0_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire  [98:0] rsp_demux_009_src0_data;                                                   // rsp_demux_009:src0_data -> rsp_mux_001:sink9_data
	wire  [13:0] rsp_demux_009_src0_channel;                                                // rsp_demux_009:src0_channel -> rsp_mux_001:sink9_channel
	wire         rsp_demux_009_src0_ready;                                                  // rsp_mux_001:sink9_ready -> rsp_demux_009:src0_ready
	wire         rsp_demux_010_src0_endofpacket;                                            // rsp_demux_010:src0_endofpacket -> rsp_mux_001:sink10_endofpacket
	wire         rsp_demux_010_src0_valid;                                                  // rsp_demux_010:src0_valid -> rsp_mux_001:sink10_valid
	wire         rsp_demux_010_src0_startofpacket;                                          // rsp_demux_010:src0_startofpacket -> rsp_mux_001:sink10_startofpacket
	wire  [98:0] rsp_demux_010_src0_data;                                                   // rsp_demux_010:src0_data -> rsp_mux_001:sink10_data
	wire  [13:0] rsp_demux_010_src0_channel;                                                // rsp_demux_010:src0_channel -> rsp_mux_001:sink10_channel
	wire         rsp_demux_010_src0_ready;                                                  // rsp_mux_001:sink10_ready -> rsp_demux_010:src0_ready
	wire         rsp_demux_011_src0_endofpacket;                                            // rsp_demux_011:src0_endofpacket -> rsp_mux_001:sink11_endofpacket
	wire         rsp_demux_011_src0_valid;                                                  // rsp_demux_011:src0_valid -> rsp_mux_001:sink11_valid
	wire         rsp_demux_011_src0_startofpacket;                                          // rsp_demux_011:src0_startofpacket -> rsp_mux_001:sink11_startofpacket
	wire  [98:0] rsp_demux_011_src0_data;                                                   // rsp_demux_011:src0_data -> rsp_mux_001:sink11_data
	wire  [13:0] rsp_demux_011_src0_channel;                                                // rsp_demux_011:src0_channel -> rsp_mux_001:sink11_channel
	wire         rsp_demux_011_src0_ready;                                                  // rsp_mux_001:sink11_ready -> rsp_demux_011:src0_ready
	wire         rsp_demux_012_src0_endofpacket;                                            // rsp_demux_012:src0_endofpacket -> rsp_mux_001:sink12_endofpacket
	wire         rsp_demux_012_src0_valid;                                                  // rsp_demux_012:src0_valid -> rsp_mux_001:sink12_valid
	wire         rsp_demux_012_src0_startofpacket;                                          // rsp_demux_012:src0_startofpacket -> rsp_mux_001:sink12_startofpacket
	wire  [98:0] rsp_demux_012_src0_data;                                                   // rsp_demux_012:src0_data -> rsp_mux_001:sink12_data
	wire  [13:0] rsp_demux_012_src0_channel;                                                // rsp_demux_012:src0_channel -> rsp_mux_001:sink12_channel
	wire         rsp_demux_012_src0_ready;                                                  // rsp_mux_001:sink12_ready -> rsp_demux_012:src0_ready
	wire         rsp_demux_013_src0_endofpacket;                                            // rsp_demux_013:src0_endofpacket -> rsp_mux_001:sink13_endofpacket
	wire         rsp_demux_013_src0_valid;                                                  // rsp_demux_013:src0_valid -> rsp_mux_001:sink13_valid
	wire         rsp_demux_013_src0_startofpacket;                                          // rsp_demux_013:src0_startofpacket -> rsp_mux_001:sink13_startofpacket
	wire  [98:0] rsp_demux_013_src0_data;                                                   // rsp_demux_013:src0_data -> rsp_mux_001:sink13_data
	wire  [13:0] rsp_demux_013_src0_channel;                                                // rsp_demux_013:src0_channel -> rsp_mux_001:sink13_channel
	wire         rsp_demux_013_src0_ready;                                                  // rsp_mux_001:sink13_ready -> rsp_demux_013:src0_ready
	wire         router_003_src_endofpacket;                                                // router_003:src_endofpacket -> SRAM_CVGX_uas_rsp_width_adapter:in_endofpacket
	wire         router_003_src_valid;                                                      // router_003:src_valid -> SRAM_CVGX_uas_rsp_width_adapter:in_valid
	wire         router_003_src_startofpacket;                                              // router_003:src_startofpacket -> SRAM_CVGX_uas_rsp_width_adapter:in_startofpacket
	wire  [80:0] router_003_src_data;                                                       // router_003:src_data -> SRAM_CVGX_uas_rsp_width_adapter:in_data
	wire  [13:0] router_003_src_channel;                                                    // router_003:src_channel -> SRAM_CVGX_uas_rsp_width_adapter:in_channel
	wire         router_003_src_ready;                                                      // SRAM_CVGX_uas_rsp_width_adapter:in_ready -> router_003:src_ready
	wire         sram_cvgx_uas_rsp_width_adapter_src_endofpacket;                           // SRAM_CVGX_uas_rsp_width_adapter:out_endofpacket -> rsp_demux_001:sink_endofpacket
	wire         sram_cvgx_uas_rsp_width_adapter_src_valid;                                 // SRAM_CVGX_uas_rsp_width_adapter:out_valid -> rsp_demux_001:sink_valid
	wire         sram_cvgx_uas_rsp_width_adapter_src_startofpacket;                         // SRAM_CVGX_uas_rsp_width_adapter:out_startofpacket -> rsp_demux_001:sink_startofpacket
	wire  [98:0] sram_cvgx_uas_rsp_width_adapter_src_data;                                  // SRAM_CVGX_uas_rsp_width_adapter:out_data -> rsp_demux_001:sink_data
	wire         sram_cvgx_uas_rsp_width_adapter_src_ready;                                 // rsp_demux_001:sink_ready -> SRAM_CVGX_uas_rsp_width_adapter:out_ready
	wire  [13:0] sram_cvgx_uas_rsp_width_adapter_src_channel;                               // SRAM_CVGX_uas_rsp_width_adapter:out_channel -> rsp_demux_001:sink_channel
	wire         cmd_mux_001_src_endofpacket;                                               // cmd_mux_001:src_endofpacket -> SRAM_CVGX_uas_cmd_width_adapter:in_endofpacket
	wire         cmd_mux_001_src_valid;                                                     // cmd_mux_001:src_valid -> SRAM_CVGX_uas_cmd_width_adapter:in_valid
	wire         cmd_mux_001_src_startofpacket;                                             // cmd_mux_001:src_startofpacket -> SRAM_CVGX_uas_cmd_width_adapter:in_startofpacket
	wire  [98:0] cmd_mux_001_src_data;                                                      // cmd_mux_001:src_data -> SRAM_CVGX_uas_cmd_width_adapter:in_data
	wire  [13:0] cmd_mux_001_src_channel;                                                   // cmd_mux_001:src_channel -> SRAM_CVGX_uas_cmd_width_adapter:in_channel
	wire         cmd_mux_001_src_ready;                                                     // SRAM_CVGX_uas_cmd_width_adapter:in_ready -> cmd_mux_001:src_ready
	wire         sram_cvgx_uas_cmd_width_adapter_src_endofpacket;                           // SRAM_CVGX_uas_cmd_width_adapter:out_endofpacket -> SRAM_CVGX_uas_burst_adapter:sink0_endofpacket
	wire         sram_cvgx_uas_cmd_width_adapter_src_valid;                                 // SRAM_CVGX_uas_cmd_width_adapter:out_valid -> SRAM_CVGX_uas_burst_adapter:sink0_valid
	wire         sram_cvgx_uas_cmd_width_adapter_src_startofpacket;                         // SRAM_CVGX_uas_cmd_width_adapter:out_startofpacket -> SRAM_CVGX_uas_burst_adapter:sink0_startofpacket
	wire  [80:0] sram_cvgx_uas_cmd_width_adapter_src_data;                                  // SRAM_CVGX_uas_cmd_width_adapter:out_data -> SRAM_CVGX_uas_burst_adapter:sink0_data
	wire         sram_cvgx_uas_cmd_width_adapter_src_ready;                                 // SRAM_CVGX_uas_burst_adapter:sink0_ready -> SRAM_CVGX_uas_cmd_width_adapter:out_ready
	wire  [13:0] sram_cvgx_uas_cmd_width_adapter_src_channel;                               // SRAM_CVGX_uas_cmd_width_adapter:out_channel -> SRAM_CVGX_uas_burst_adapter:sink0_channel
	wire  [13:0] cpu_instruction_master_limiter_cmd_valid_data;                             // CPU_instruction_master_limiter:cmd_src_valid -> cmd_demux:sink_valid

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (21),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (21),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu_instruction_master_translator (
		.clk                      (pll_100MHz_outclk0_clk),                                                    //                       clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),                                   //                     reset.reset
		.uav_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (CPU_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (CPU_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                  (CPU_instruction_master_read),                                               //                          .read
		.av_readdata              (CPU_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid         (CPU_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount            (1'b1),                                                                      //               (terminated)
		.av_byteenable            (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer    (1'b0),                                                                      //               (terminated)
		.av_begintransfer         (1'b0),                                                                      //               (terminated)
		.av_chipselect            (1'b0),                                                                      //               (terminated)
		.av_write                 (1'b0),                                                                      //               (terminated)
		.av_writedata             (32'b00000000000000000000000000000000),                                      //               (terminated)
		.av_lock                  (1'b0),                                                                      //               (terminated)
		.av_debugaccess           (1'b0),                                                                      //               (terminated)
		.uav_clken                (),                                                                          //               (terminated)
		.av_clken                 (1'b1),                                                                      //               (terminated)
		.uav_response             (2'b00),                                                                     //               (terminated)
		.av_response              (),                                                                          //               (terminated)
		.uav_writeresponserequest (),                                                                          //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                                      //               (terminated)
		.av_writeresponserequest  (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid    ()                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (21),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (21),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu_data_master_translator (
		.clk                      (pll_100MHz_outclk0_clk),                                             //                       clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),                            //                     reset.reset
		.uav_address              (cpu_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read                 (cpu_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write                (cpu_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address               (CPU_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest           (CPU_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable            (CPU_data_master_byteenable),                                         //                          .byteenable
		.av_read                  (CPU_data_master_read),                                               //                          .read
		.av_readdata              (CPU_data_master_readdata),                                           //                          .readdata
		.av_write                 (CPU_data_master_write),                                              //                          .write
		.av_writedata             (CPU_data_master_writedata),                                          //                          .writedata
		.av_debugaccess           (CPU_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount            (1'b1),                                                               //               (terminated)
		.av_beginbursttransfer    (1'b0),                                                               //               (terminated)
		.av_begintransfer         (1'b0),                                                               //               (terminated)
		.av_chipselect            (1'b0),                                                               //               (terminated)
		.av_readdatavalid         (),                                                                   //               (terminated)
		.av_lock                  (1'b0),                                                               //               (terminated)
		.uav_clken                (),                                                                   //               (terminated)
		.av_clken                 (1'b1),                                                               //               (terminated)
		.uav_response             (2'b00),                                                              //               (terminated)
		.av_response              (),                                                                   //               (terminated)
		.uav_writeresponserequest (),                                                                   //               (terminated)
		.uav_writeresponsevalid   (1'b0),                                                               //               (terminated)
		.av_writeresponserequest  (1'b0),                                                               //               (terminated)
		.av_writeresponsevalid    ()                                                                    //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu_jtag_debug_module_translator (
		.clk                      (pll_100MHz_outclk0_clk),                       //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address              (cpu_jtag_debug_module_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (cpu_jtag_debug_module_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (cpu_jtag_debug_module_agent_m0_read),          //                         .read
		.uav_write                (cpu_jtag_debug_module_agent_m0_write),         //                         .write
		.uav_waitrequest          (cpu_jtag_debug_module_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (cpu_jtag_debug_module_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (cpu_jtag_debug_module_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (cpu_jtag_debug_module_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (cpu_jtag_debug_module_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (cpu_jtag_debug_module_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (cpu_jtag_debug_module_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (CPU_jtag_debug_module_address),                //      avalon_anti_slave_0.address
		.av_write                 (CPU_jtag_debug_module_write),                  //                         .write
		.av_read                  (CPU_jtag_debug_module_read),                   //                         .read
		.av_readdata              (CPU_jtag_debug_module_readdata),               //                         .readdata
		.av_writedata             (CPU_jtag_debug_module_writedata),              //                         .writedata
		.av_byteenable            (CPU_jtag_debug_module_byteenable),             //                         .byteenable
		.av_waitrequest           (CPU_jtag_debug_module_waitrequest),            //                         .waitrequest
		.av_debugaccess           (CPU_jtag_debug_module_debugaccess),            //                         .debugaccess
		.av_begintransfer         (),                                             //              (terminated)
		.av_beginbursttransfer    (),                                             //              (terminated)
		.av_burstcount            (),                                             //              (terminated)
		.av_readdatavalid         (1'b0),                                         //              (terminated)
		.av_writebyteenable       (),                                             //              (terminated)
		.av_lock                  (),                                             //              (terminated)
		.av_chipselect            (),                                             //              (terminated)
		.av_clken                 (),                                             //              (terminated)
		.uav_clken                (1'b0),                                         //              (terminated)
		.av_outputenable          (),                                             //              (terminated)
		.uav_response             (),                                             //              (terminated)
		.av_response              (2'b00),                                        //              (terminated)
		.uav_writeresponserequest (1'b0),                                         //              (terminated)
		.uav_writeresponsevalid   (),                                             //              (terminated)
		.av_writeresponserequest  (),                                             //              (terminated)
		.av_writeresponsevalid    (1'b0)                                          //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (19),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (2),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sram_cvgx_uas_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (sram_cvgx_uas_agent_m0_address),          // avalon_universal_slave_0.address
		.uav_burstcount           (sram_cvgx_uas_agent_m0_burstcount),       //                         .burstcount
		.uav_read                 (sram_cvgx_uas_agent_m0_read),             //                         .read
		.uav_write                (sram_cvgx_uas_agent_m0_write),            //                         .write
		.uav_waitrequest          (sram_cvgx_uas_agent_m0_waitrequest),      //                         .waitrequest
		.uav_readdatavalid        (sram_cvgx_uas_agent_m0_readdatavalid),    //                         .readdatavalid
		.uav_byteenable           (sram_cvgx_uas_agent_m0_byteenable),       //                         .byteenable
		.uav_readdata             (sram_cvgx_uas_agent_m0_readdata),         //                         .readdata
		.uav_writedata            (sram_cvgx_uas_agent_m0_writedata),        //                         .writedata
		.uav_lock                 (sram_cvgx_uas_agent_m0_lock),             //                         .lock
		.uav_debugaccess          (sram_cvgx_uas_agent_m0_debugaccess),      //                         .debugaccess
		.av_address               (SRAM_CVGX_uas_address),                   //      avalon_anti_slave_0.address
		.av_write                 (SRAM_CVGX_uas_write),                     //                         .write
		.av_read                  (SRAM_CVGX_uas_read),                      //                         .read
		.av_readdata              (SRAM_CVGX_uas_readdata),                  //                         .readdata
		.av_writedata             (SRAM_CVGX_uas_writedata),                 //                         .writedata
		.av_burstcount            (SRAM_CVGX_uas_burstcount),                //                         .burstcount
		.av_byteenable            (SRAM_CVGX_uas_byteenable),                //                         .byteenable
		.av_readdatavalid         (SRAM_CVGX_uas_readdatavalid),             //                         .readdatavalid
		.av_waitrequest           (SRAM_CVGX_uas_waitrequest),               //                         .waitrequest
		.av_lock                  (SRAM_CVGX_uas_lock),                      //                         .lock
		.av_debugaccess           (SRAM_CVGX_uas_debugaccess),               //                         .debugaccess
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_chipselect            (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                      (pll_100MHz_outclk0_clk),                             //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),            //                    reset.reset
		.uav_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (jtag_uart_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write                 (jtag_uart_avalon_jtag_slave_write),                  //                         .write
		.av_read                  (jtag_uart_avalon_jtag_slave_read),                   //                         .read
		.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer         (),                                                   //              (terminated)
		.av_beginbursttransfer    (),                                                   //              (terminated)
		.av_burstcount            (),                                                   //              (terminated)
		.av_byteenable            (),                                                   //              (terminated)
		.av_readdatavalid         (1'b0),                                               //              (terminated)
		.av_writebyteenable       (),                                                   //              (terminated)
		.av_lock                  (),                                                   //              (terminated)
		.av_clken                 (),                                                   //              (terminated)
		.uav_clken                (1'b0),                                               //              (terminated)
		.av_debugaccess           (),                                                   //              (terminated)
		.av_outputenable          (),                                                   //              (terminated)
		.uav_response             (),                                                   //              (terminated)
		.av_response              (2'b00),                                              //              (terminated)
		.uav_writeresponserequest (1'b0),                                               //              (terminated)
		.uav_writeresponsevalid   (),                                                   //              (terminated)
		.av_writeresponserequest  (),                                                   //              (terminated)
		.av_writeresponsevalid    (1'b0)                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) rtx_timer_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (rtx_timer_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount           (rtx_timer_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read                 (rtx_timer_s1_agent_m0_read),              //                         .read
		.uav_write                (rtx_timer_s1_agent_m0_write),             //                         .write
		.uav_waitrequest          (rtx_timer_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid        (rtx_timer_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable           (rtx_timer_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata             (rtx_timer_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata            (rtx_timer_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock                 (rtx_timer_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess          (rtx_timer_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address               (RTX_Timer_s1_address),                    //      avalon_anti_slave_0.address
		.av_write                 (RTX_Timer_s1_write),                      //                         .write
		.av_readdata              (RTX_Timer_s1_readdata),                   //                         .readdata
		.av_writedata             (RTX_Timer_s1_writedata),                  //                         .writedata
		.av_chipselect            (RTX_Timer_s1_chipselect),                 //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sysid_qsys_0_control_slave_translator (
		.clk                      (pll_100MHz_outclk0_clk),                            //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),           //                    reset.reset
		.uav_address              (sysid_qsys_0_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (sysid_qsys_0_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (sysid_qsys_0_control_slave_agent_m0_read),          //                         .read
		.uav_write                (sysid_qsys_0_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest          (sysid_qsys_0_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (sysid_qsys_0_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (sysid_qsys_0_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (sysid_qsys_0_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (sysid_qsys_0_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (sysid_qsys_0_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (sysid_qsys_0_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (sysid_qsys_0_control_slave_address),                //      avalon_anti_slave_0.address
		.av_readdata              (sysid_qsys_0_control_slave_readdata),               //                         .readdata
		.av_write                 (),                                                  //              (terminated)
		.av_read                  (),                                                  //              (terminated)
		.av_writedata             (),                                                  //              (terminated)
		.av_begintransfer         (),                                                  //              (terminated)
		.av_beginbursttransfer    (),                                                  //              (terminated)
		.av_burstcount            (),                                                  //              (terminated)
		.av_byteenable            (),                                                  //              (terminated)
		.av_readdatavalid         (1'b0),                                              //              (terminated)
		.av_waitrequest           (1'b0),                                              //              (terminated)
		.av_writebyteenable       (),                                                  //              (terminated)
		.av_lock                  (),                                                  //              (terminated)
		.av_chipselect            (),                                                  //              (terminated)
		.av_clken                 (),                                                  //              (terminated)
		.uav_clken                (1'b0),                                              //              (terminated)
		.av_debugaccess           (),                                                  //              (terminated)
		.av_outputenable          (),                                                  //              (terminated)
		.uav_response             (),                                                  //              (terminated)
		.av_response              (2'b00),                                             //              (terminated)
		.uav_writeresponserequest (1'b0),                                              //              (terminated)
		.uav_writeresponsevalid   (),                                                  //              (terminated)
		.av_writeresponserequest  (),                                                  //              (terminated)
		.av_writeresponsevalid    (1'b0)                                               //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (25),
		.AV_WRITE_WAIT_CYCLES           (25),
		.AV_SETUP_WAIT_CYCLES           (25),
		.AV_DATA_HOLD_CYCLES            (25)
	) lcd_control_slave_translator (
		.clk                      (pll_100MHz_outclk0_clk),                   //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset),  //                    reset.reset
		.uav_address              (lcd_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (lcd_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (lcd_control_slave_agent_m0_read),          //                         .read
		.uav_write                (lcd_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest          (lcd_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (lcd_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (lcd_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (lcd_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (lcd_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (lcd_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (lcd_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (lcd_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write                 (lcd_control_slave_write),                  //                         .write
		.av_read                  (lcd_control_slave_read),                   //                         .read
		.av_readdata              (lcd_control_slave_readdata),               //                         .readdata
		.av_writedata             (lcd_control_slave_writedata),              //                         .writedata
		.av_begintransfer         (lcd_control_slave_begintransfer),          //                         .begintransfer
		.av_beginbursttransfer    (),                                         //              (terminated)
		.av_burstcount            (),                                         //              (terminated)
		.av_byteenable            (),                                         //              (terminated)
		.av_readdatavalid         (1'b0),                                     //              (terminated)
		.av_waitrequest           (1'b0),                                     //              (terminated)
		.av_writebyteenable       (),                                         //              (terminated)
		.av_lock                  (),                                         //              (terminated)
		.av_chipselect            (),                                         //              (terminated)
		.av_clken                 (),                                         //              (terminated)
		.uav_clken                (1'b0),                                     //              (terminated)
		.av_debugaccess           (),                                         //              (terminated)
		.av_outputenable          (),                                         //              (terminated)
		.uav_response             (),                                         //              (terminated)
		.av_response              (2'b00),                                    //              (terminated)
		.uav_writeresponserequest (1'b0),                                     //              (terminated)
		.uav_writeresponsevalid   (),                                         //              (terminated)
		.av_writeresponserequest  (),                                         //              (terminated)
		.av_writeresponsevalid    (1'b0)                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_sw_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_sw_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount           (pio_sw_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read                 (pio_sw_s1_agent_m0_read),                 //                         .read
		.uav_write                (pio_sw_s1_agent_m0_write),                //                         .write
		.uav_waitrequest          (pio_sw_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid        (pio_sw_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable           (pio_sw_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata             (pio_sw_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata            (pio_sw_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock                 (pio_sw_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess          (pio_sw_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address               (pio_sw_s1_address),                       //      avalon_anti_slave_0.address
		.av_write                 (pio_sw_s1_write),                         //                         .write
		.av_readdata              (pio_sw_s1_readdata),                      //                         .readdata
		.av_writedata             (pio_sw_s1_writedata),                     //                         .writedata
		.av_chipselect            (pio_sw_s1_chipselect),                    //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_key_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_key_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount           (pio_key_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read                 (pio_key_s1_agent_m0_read),                //                         .read
		.uav_write                (pio_key_s1_agent_m0_write),               //                         .write
		.uav_waitrequest          (pio_key_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid        (pio_key_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable           (pio_key_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata             (pio_key_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata            (pio_key_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock                 (pio_key_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess          (pio_key_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address               (pio_key_s1_address),                      //      avalon_anti_slave_0.address
		.av_write                 (pio_key_s1_write),                        //                         .write
		.av_readdata              (pio_key_s1_readdata),                     //                         .readdata
		.av_writedata             (pio_key_s1_writedata),                    //                         .writedata
		.av_chipselect            (pio_key_s1_chipselect),                   //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_hex0_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_hex0_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount           (pio_hex0_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read                 (pio_hex0_s1_agent_m0_read),               //                         .read
		.uav_write                (pio_hex0_s1_agent_m0_write),              //                         .write
		.uav_waitrequest          (pio_hex0_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid        (pio_hex0_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable           (pio_hex0_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata             (pio_hex0_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata            (pio_hex0_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock                 (pio_hex0_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess          (pio_hex0_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address               (pio_hex0_s1_address),                     //      avalon_anti_slave_0.address
		.av_write                 (pio_hex0_s1_write),                       //                         .write
		.av_readdata              (pio_hex0_s1_readdata),                    //                         .readdata
		.av_writedata             (pio_hex0_s1_writedata),                   //                         .writedata
		.av_chipselect            (pio_hex0_s1_chipselect),                  //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_hex1_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_hex1_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount           (pio_hex1_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read                 (pio_hex1_s1_agent_m0_read),               //                         .read
		.uav_write                (pio_hex1_s1_agent_m0_write),              //                         .write
		.uav_waitrequest          (pio_hex1_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid        (pio_hex1_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable           (pio_hex1_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata             (pio_hex1_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata            (pio_hex1_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock                 (pio_hex1_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess          (pio_hex1_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address               (pio_hex1_s1_address),                     //      avalon_anti_slave_0.address
		.av_write                 (pio_hex1_s1_write),                       //                         .write
		.av_readdata              (pio_hex1_s1_readdata),                    //                         .readdata
		.av_writedata             (pio_hex1_s1_writedata),                   //                         .writedata
		.av_chipselect            (pio_hex1_s1_chipselect),                  //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_hex2_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_hex2_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount           (pio_hex2_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read                 (pio_hex2_s1_agent_m0_read),               //                         .read
		.uav_write                (pio_hex2_s1_agent_m0_write),              //                         .write
		.uav_waitrequest          (pio_hex2_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid        (pio_hex2_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable           (pio_hex2_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata             (pio_hex2_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata            (pio_hex2_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock                 (pio_hex2_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess          (pio_hex2_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address               (pio_hex2_s1_address),                     //      avalon_anti_slave_0.address
		.av_write                 (pio_hex2_s1_write),                       //                         .write
		.av_readdata              (pio_hex2_s1_readdata),                    //                         .readdata
		.av_writedata             (pio_hex2_s1_writedata),                   //                         .writedata
		.av_chipselect            (pio_hex2_s1_chipselect),                  //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_hex3_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_hex3_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount           (pio_hex3_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read                 (pio_hex3_s1_agent_m0_read),               //                         .read
		.uav_write                (pio_hex3_s1_agent_m0_write),              //                         .write
		.uav_waitrequest          (pio_hex3_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid        (pio_hex3_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable           (pio_hex3_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata             (pio_hex3_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata            (pio_hex3_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock                 (pio_hex3_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess          (pio_hex3_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address               (pio_hex3_s1_address),                     //      avalon_anti_slave_0.address
		.av_write                 (pio_hex3_s1_write),                       //                         .write
		.av_readdata              (pio_hex3_s1_readdata),                    //                         .readdata
		.av_writedata             (pio_hex3_s1_writedata),                   //                         .writedata
		.av_chipselect            (pio_hex3_s1_chipselect),                  //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_led9_s1_translator (
		.clk                      (pll_100MHz_outclk0_clk),                  //                      clk.clk
		.reset                    (CPU_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address              (pio_led9_s1_agent_m0_address),            // avalon_universal_slave_0.address
		.uav_burstcount           (pio_led9_s1_agent_m0_burstcount),         //                         .burstcount
		.uav_read                 (pio_led9_s1_agent_m0_read),               //                         .read
		.uav_write                (pio_led9_s1_agent_m0_write),              //                         .write
		.uav_waitrequest          (pio_led9_s1_agent_m0_waitrequest),        //                         .waitrequest
		.uav_readdatavalid        (pio_led9_s1_agent_m0_readdatavalid),      //                         .readdatavalid
		.uav_byteenable           (pio_led9_s1_agent_m0_byteenable),         //                         .byteenable
		.uav_readdata             (pio_led9_s1_agent_m0_readdata),           //                         .readdata
		.uav_writedata            (pio_led9_s1_agent_m0_writedata),          //                         .writedata
		.uav_lock                 (pio_led9_s1_agent_m0_lock),               //                         .lock
		.uav_debugaccess          (pio_led9_s1_agent_m0_debugaccess),        //                         .debugaccess
		.av_address               (pio_led9_s1_address),                     //      avalon_anti_slave_0.address
		.av_write                 (pio_led9_s1_write),                       //                         .write
		.av_readdata              (pio_led9_s1_readdata),                    //                         .readdata
		.av_writedata             (pio_led9_s1_writedata),                   //                         .writedata
		.av_chipselect            (pio_led9_s1_chipselect),                  //                         .chipselect
		.av_read                  (),                                        //              (terminated)
		.av_begintransfer         (),                                        //              (terminated)
		.av_beginbursttransfer    (),                                        //              (terminated)
		.av_burstcount            (),                                        //              (terminated)
		.av_byteenable            (),                                        //              (terminated)
		.av_readdatavalid         (1'b0),                                    //              (terminated)
		.av_waitrequest           (1'b0),                                    //              (terminated)
		.av_writebyteenable       (),                                        //              (terminated)
		.av_lock                  (),                                        //              (terminated)
		.av_clken                 (),                                        //              (terminated)
		.uav_clken                (1'b0),                                    //              (terminated)
		.av_debugaccess           (),                                        //              (terminated)
		.av_outputenable          (),                                        //              (terminated)
		.uav_response             (),                                        //              (terminated)
		.av_response              (2'b00),                                   //              (terminated)
		.uav_writeresponserequest (1'b0),                                    //              (terminated)
		.uav_writeresponsevalid   (),                                        //              (terminated)
		.av_writeresponserequest  (),                                        //              (terminated)
		.av_writeresponsevalid    (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (21),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) registers_register_slave_translator (
		.clk                      (pll_100MHz_outclk0_clk),                          //                      clk.clk
		.reset                    (registers_reset_reset_bridge_in_reset_reset),     //                    reset.reset
		.uav_address              (registers_register_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount           (registers_register_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read                 (registers_register_slave_agent_m0_read),          //                         .read
		.uav_write                (registers_register_slave_agent_m0_write),         //                         .write
		.uav_waitrequest          (registers_register_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid        (registers_register_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable           (registers_register_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata             (registers_register_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata            (registers_register_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock                 (registers_register_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess          (registers_register_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address               (registers_register_slave_address),                //      avalon_anti_slave_0.address
		.av_write                 (registers_register_slave_write),                  //                         .write
		.av_read                  (registers_register_slave_read),                   //                         .read
		.av_readdata              (registers_register_slave_readdata),               //                         .readdata
		.av_writedata             (registers_register_slave_writedata),              //                         .writedata
		.av_chipselect            (registers_register_slave_chipselect),             //                         .chipselect
		.av_begintransfer         (),                                                //              (terminated)
		.av_beginbursttransfer    (),                                                //              (terminated)
		.av_burstcount            (),                                                //              (terminated)
		.av_byteenable            (),                                                //              (terminated)
		.av_readdatavalid         (1'b0),                                            //              (terminated)
		.av_waitrequest           (1'b0),                                            //              (terminated)
		.av_writebyteenable       (),                                                //              (terminated)
		.av_lock                  (),                                                //              (terminated)
		.av_clken                 (),                                                //              (terminated)
		.uav_clken                (1'b0),                                            //              (terminated)
		.av_debugaccess           (),                                                //              (terminated)
		.av_outputenable          (),                                                //              (terminated)
		.uav_response             (),                                                //              (terminated)
		.av_response              (2'b00),                                           //              (terminated)
		.uav_writeresponserequest (1'b0),                                            //              (terminated)
		.uav_writeresponsevalid   (),                                                //              (terminated)
		.av_writeresponserequest  (),                                                //              (terminated)
		.av_writeresponsevalid    (1'b0)                                             //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_BEGIN_BURST           (76),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_BURST_TYPE_H          (73),
		.PKT_BURST_TYPE_L          (72),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_TRANS_EXCLUSIVE       (62),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_THREAD_ID_H           (86),
		.PKT_THREAD_ID_L           (86),
		.PKT_CACHE_H               (93),
		.PKT_CACHE_L               (90),
		.PKT_DATA_SIDEBAND_H       (75),
		.PKT_DATA_SIDEBAND_L       (75),
		.PKT_QOS_H                 (77),
		.PKT_QOS_L                 (77),
		.PKT_ADDR_SIDEBAND_H       (74),
		.PKT_ADDR_SIDEBAND_L       (74),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_DATA_W                 (99),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_instruction_master_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                                    //       clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),                                   // clk_reset.reset
		.av_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid                (cpu_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data                 (cpu_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket        (cpu_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket          (cpu_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready                (cpu_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid                (cpu_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data                 (cpu_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel              (cpu_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket        (cpu_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket          (cpu_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready                (cpu_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response             (),                                                                          // (terminated)
		.av_writeresponserequest (1'b0),                                                                      // (terminated)
		.av_writeresponsevalid   ()                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_BEGIN_BURST           (76),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_BURST_TYPE_H          (73),
		.PKT_BURST_TYPE_L          (72),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_TRANS_EXCLUSIVE       (62),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_THREAD_ID_H           (86),
		.PKT_THREAD_ID_L           (86),
		.PKT_CACHE_H               (93),
		.PKT_CACHE_L               (90),
		.PKT_DATA_SIDEBAND_H       (75),
		.PKT_DATA_SIDEBAND_L       (75),
		.PKT_QOS_H                 (77),
		.PKT_QOS_L                 (77),
		.PKT_ADDR_SIDEBAND_H       (74),
		.PKT_ADDR_SIDEBAND_L       (74),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_DATA_W                 (99),
		.ST_CHANNEL_W              (14),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_data_master_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                             //       clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.av_address              (cpu_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write                (cpu_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read                 (cpu_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid                (cpu_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data                 (cpu_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket        (cpu_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket          (cpu_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready                (cpu_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid                (rsp_mux_001_src_valid),                                              //        rp.valid
		.rp_data                 (rsp_mux_001_src_data),                                               //          .data
		.rp_channel              (rsp_mux_001_src_channel),                                            //          .channel
		.rp_startofpacket        (rsp_mux_001_src_startofpacket),                                      //          .startofpacket
		.rp_endofpacket          (rsp_mux_001_src_endofpacket),                                        //          .endofpacket
		.rp_ready                (rsp_mux_001_src_ready),                                              //          .ready
		.av_response             (),                                                                   // (terminated)
		.av_writeresponserequest (1'b0),                                                               // (terminated)
		.av_writeresponsevalid   ()                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu_jtag_debug_module_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                 //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu_jtag_debug_module_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu_jtag_debug_module_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu_jtag_debug_module_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu_jtag_debug_module_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu_jtag_debug_module_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu_jtag_debug_module_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu_jtag_debug_module_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu_jtag_debug_module_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu_jtag_debug_module_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu_jtag_debug_module_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu_jtag_debug_module_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu_jtag_debug_module_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu_jtag_debug_module_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu_jtag_debug_module_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu_jtag_debug_module_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu_jtag_debug_module_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                      //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                      //                .valid
		.cp_data                 (cmd_mux_src_data),                                       //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                              //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                    //                .channel
		.rf_sink_ready           (cpu_jtag_debug_module_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu_jtag_debug_module_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu_jtag_debug_module_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu_jtag_debug_module_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu_jtag_debug_module_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu_jtag_debug_module_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu_jtag_debug_module_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu_jtag_debug_module_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (cpu_jtag_debug_module_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_jtag_debug_module_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (cpu_jtag_debug_module_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (cpu_jtag_debug_module_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_jtag_debug_module_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu_jtag_debug_module_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponserequest (),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu_jtag_debug_module_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                                 //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu_jtag_debug_module_agent_rf_source_data),             //        in.data
		.in_valid          (cpu_jtag_debug_module_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu_jtag_debug_module_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu_jtag_debug_module_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu_jtag_debug_module_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu_jtag_debug_module_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu_jtag_debug_module_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu_jtag_debug_module_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu_jtag_debug_module_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu_jtag_debug_module_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (58),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_TRANS_LOCK            (43),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (60),
		.PKT_DEST_ID_H             (67),
		.PKT_DEST_ID_L             (64),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (48),
		.PKT_BYTE_CNT_H            (47),
		.PKT_BYTE_CNT_L            (45),
		.PKT_PROTECTION_H          (71),
		.PKT_PROTECTION_L          (69),
		.PKT_RESPONSE_STATUS_H     (77),
		.PKT_RESPONSE_STATUS_L     (76),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_ORI_BURST_SIZE_L      (78),
		.PKT_ORI_BURST_SIZE_H      (80),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (81),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sram_cvgx_uas_agent (
		.clk                     (pll_100MHz_outclk0_clk),                            //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),           //       clk_reset.reset
		.m0_address              (sram_cvgx_uas_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sram_cvgx_uas_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sram_cvgx_uas_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sram_cvgx_uas_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sram_cvgx_uas_agent_m0_lock),                       //                .lock
		.m0_readdata             (sram_cvgx_uas_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sram_cvgx_uas_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sram_cvgx_uas_agent_m0_read),                       //                .read
		.m0_waitrequest          (sram_cvgx_uas_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sram_cvgx_uas_agent_m0_writedata),                  //                .writedata
		.m0_write                (sram_cvgx_uas_agent_m0_write),                      //                .write
		.rp_endofpacket          (sram_cvgx_uas_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sram_cvgx_uas_agent_rp_ready),                      //                .ready
		.rp_valid                (sram_cvgx_uas_agent_rp_valid),                      //                .valid
		.rp_data                 (sram_cvgx_uas_agent_rp_data),                       //                .data
		.rp_startofpacket        (sram_cvgx_uas_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (sram_cvgx_uas_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (sram_cvgx_uas_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (sram_cvgx_uas_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (sram_cvgx_uas_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (sram_cvgx_uas_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (sram_cvgx_uas_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (sram_cvgx_uas_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sram_cvgx_uas_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sram_cvgx_uas_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sram_cvgx_uas_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sram_cvgx_uas_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sram_cvgx_uas_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sram_cvgx_uas_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sram_cvgx_uas_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sram_cvgx_uas_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sram_cvgx_uas_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (sram_cvgx_uas_agent_rdata_fifo_out_ready),          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sram_cvgx_uas_agent_rdata_fifo_out_valid),          //                .valid
		.rdata_fifo_sink_data    (sram_cvgx_uas_agent_rdata_fifo_out_data),           //                .data
		.rdata_fifo_src_ready    (sram_cvgx_uas_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sram_cvgx_uas_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sram_cvgx_uas_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponserequest (),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (82),
		.FIFO_DEPTH          (4),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram_cvgx_uas_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                         //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (sram_cvgx_uas_agent_rf_source_data),             //        in.data
		.in_valid          (sram_cvgx_uas_agent_rf_source_valid),            //          .valid
		.in_ready          (sram_cvgx_uas_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sram_cvgx_uas_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sram_cvgx_uas_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sram_cvgx_uas_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sram_cvgx_uas_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sram_cvgx_uas_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sram_cvgx_uas_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sram_cvgx_uas_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (4),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram_cvgx_uas_agent_rdata_fifo (
		.clk               (pll_100MHz_outclk0_clk),                   //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (sram_cvgx_uas_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (sram_cvgx_uas_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (sram_cvgx_uas_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (sram_cvgx_uas_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (sram_cvgx_uas_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (sram_cvgx_uas_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                    // (terminated)
		.csr_read          (1'b0),                                     // (terminated)
		.csr_write         (1'b0),                                     // (terminated)
		.csr_readdata      (),                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),     // (terminated)
		.almost_full_data  (),                                         // (terminated)
		.almost_empty_data (),                                         // (terminated)
		.in_startofpacket  (1'b0),                                     // (terminated)
		.in_endofpacket    (1'b0),                                     // (terminated)
		.out_startofpacket (),                                         // (terminated)
		.out_endofpacket   (),                                         // (terminated)
		.in_empty          (1'b0),                                     // (terminated)
		.out_empty         (),                                         // (terminated)
		.in_error          (1'b0),                                     // (terminated)
		.out_error         (),                                         // (terminated)
		.in_channel        (1'b0),                                     // (terminated)
		.out_channel       ()                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),                      //       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                      //                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponserequest (),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),                      // clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated)
		.csr_read          (1'b0),                                                         // (terminated)
		.csr_write         (1'b0),                                                         // (terminated)
		.csr_readdata      (),                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated)
		.almost_full_data  (),                                                             // (terminated)
		.almost_empty_data (),                                                             // (terminated)
		.in_empty          (1'b0),                                                         // (terminated)
		.out_empty         (),                                                             // (terminated)
		.in_error          (1'b0),                                                         // (terminated)
		.out_error         (),                                                             // (terminated)
		.in_channel        (1'b0),                                                         // (terminated)
		.out_channel       ()                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) rtx_timer_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                        //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (rtx_timer_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (rtx_timer_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (rtx_timer_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (rtx_timer_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (rtx_timer_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (rtx_timer_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (rtx_timer_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (rtx_timer_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (rtx_timer_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (rtx_timer_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (rtx_timer_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (rtx_timer_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (rtx_timer_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (rtx_timer_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (rtx_timer_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (rtx_timer_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                         //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                         //                .valid
		.cp_data                 (cmd_mux_003_src_data),                          //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                   //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                       //                .channel
		.rf_sink_ready           (rtx_timer_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (rtx_timer_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (rtx_timer_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (rtx_timer_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (rtx_timer_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (rtx_timer_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (rtx_timer_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (rtx_timer_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (rtx_timer_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (rtx_timer_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (rtx_timer_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (rtx_timer_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (rtx_timer_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (rtx_timer_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (rtx_timer_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (rtx_timer_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponserequest (),                                              //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) rtx_timer_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                        //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (rtx_timer_s1_agent_rf_source_data),             //        in.data
		.in_valid          (rtx_timer_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (rtx_timer_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (rtx_timer_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (rtx_timer_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (rtx_timer_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (rtx_timer_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (rtx_timer_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (rtx_timer_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (rtx_timer_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sysid_qsys_0_control_slave_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                      //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),                     //       clk_reset.reset
		.m0_address              (sysid_qsys_0_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sysid_qsys_0_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sysid_qsys_0_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sysid_qsys_0_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sysid_qsys_0_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (sysid_qsys_0_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sysid_qsys_0_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sysid_qsys_0_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (sysid_qsys_0_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sysid_qsys_0_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (sysid_qsys_0_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (sysid_qsys_0_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sysid_qsys_0_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (sysid_qsys_0_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (sysid_qsys_0_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (sysid_qsys_0_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                     //                .channel
		.rf_sink_ready           (sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sysid_qsys_0_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sysid_qsys_0_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sysid_qsys_0_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sysid_qsys_0_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sysid_qsys_0_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sysid_qsys_0_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (sysid_qsys_0_control_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (sysid_qsys_0_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sysid_qsys_0_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sysid_qsys_0_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponserequest (),                                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sysid_qsys_0_control_slave_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                                      //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.in_data           (sysid_qsys_0_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sysid_qsys_0_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sysid_qsys_0_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sysid_qsys_0_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sysid_qsys_0_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sysid_qsys_0_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sysid_qsys_0_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sysid_qsys_0_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sysid_qsys_0_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sysid_qsys_0_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) lcd_control_slave_agent (
		.clk                     (pll_100MHz_outclk0_clk),                             //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (lcd_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (lcd_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (lcd_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (lcd_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (lcd_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (lcd_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (lcd_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (lcd_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (lcd_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (lcd_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (lcd_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (lcd_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (lcd_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (lcd_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (lcd_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (lcd_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                              //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                              //                .valid
		.cp_data                 (cmd_mux_005_src_data),                               //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                      //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                        //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                            //                .channel
		.rf_sink_ready           (lcd_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (lcd_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (lcd_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (lcd_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (lcd_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (lcd_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (lcd_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (lcd_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (lcd_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (lcd_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (lcd_control_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (lcd_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (lcd_control_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (lcd_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (lcd_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (lcd_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                              //     (terminated)
		.m0_writeresponserequest (),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) lcd_control_slave_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                             //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_data           (lcd_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (lcd_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (lcd_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (lcd_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (lcd_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (lcd_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (lcd_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (lcd_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (lcd_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (lcd_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                              // (terminated)
		.csr_read          (1'b0),                                               // (terminated)
		.csr_write         (1'b0),                                               // (terminated)
		.csr_readdata      (),                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated)
		.almost_full_data  (),                                                   // (terminated)
		.almost_empty_data (),                                                   // (terminated)
		.in_empty          (1'b0),                                               // (terminated)
		.out_empty         (),                                                   // (terminated)
		.in_error          (1'b0),                                               // (terminated)
		.out_error         (),                                                   // (terminated)
		.in_channel        (1'b0),                                               // (terminated)
		.out_channel       ()                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_sw_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                     //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (pio_sw_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_sw_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_sw_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_sw_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_sw_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_sw_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_sw_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_sw_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_sw_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_sw_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_sw_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_sw_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_sw_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_sw_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_sw_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_sw_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                      //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                      //                .valid
		.cp_data                 (cmd_mux_006_src_data),                       //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),              //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                    //                .channel
		.rf_sink_ready           (pio_sw_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_sw_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_sw_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_sw_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_sw_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_sw_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_sw_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_sw_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_sw_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_sw_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_sw_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_sw_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_sw_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_sw_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_sw_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_sw_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                      //     (terminated)
		.m0_writeresponserequest (),                                           //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_sw_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                     //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (pio_sw_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_sw_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_sw_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_sw_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_sw_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_sw_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_sw_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_sw_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_sw_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_sw_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_key_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                      //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (pio_key_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_key_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_key_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_key_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_key_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_key_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_key_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_key_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_key_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_key_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_key_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_key_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_key_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_key_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_key_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_key_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_007_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                     //                .channel
		.rf_sink_ready           (pio_key_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_key_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_key_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_key_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_key_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_key_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_key_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_key_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_key_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_key_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_key_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_key_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_key_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_key_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_key_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_key_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponserequest (),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_key_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                      //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (pio_key_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_key_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_key_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_key_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_key_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_key_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_key_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_key_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_key_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_key_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_hex0_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (pio_hex0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_hex0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_hex0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_hex0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_hex0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_hex0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_hex0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_hex0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_hex0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_hex0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_hex0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_hex0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_hex0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_hex0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_hex0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_hex0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_008_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                      //                .channel
		.rf_sink_ready           (pio_hex0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_hex0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_hex0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_hex0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_hex0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_hex0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_hex0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_hex0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_hex0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_hex0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_hex0_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_hex0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_hex0_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_hex0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_hex0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_hex0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponserequest (),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_hex0_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (pio_hex0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_hex0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_hex0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_hex0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_hex0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_hex0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_hex0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_hex0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_hex0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_hex0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_hex1_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (pio_hex1_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_hex1_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_hex1_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_hex1_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_hex1_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_hex1_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_hex1_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_hex1_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_hex1_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_hex1_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_hex1_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_hex1_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_hex1_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_hex1_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_hex1_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_hex1_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_009_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                      //                .channel
		.rf_sink_ready           (pio_hex1_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_hex1_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_hex1_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_hex1_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_hex1_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_hex1_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_hex1_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_hex1_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_hex1_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_hex1_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_hex1_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_hex1_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_hex1_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_hex1_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_hex1_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_hex1_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponserequest (),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_hex1_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (pio_hex1_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_hex1_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_hex1_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_hex1_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_hex1_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_hex1_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_hex1_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_hex1_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_hex1_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_hex1_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_hex2_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (pio_hex2_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_hex2_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_hex2_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_hex2_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_hex2_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_hex2_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_hex2_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_hex2_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_hex2_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_hex2_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_hex2_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_hex2_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_hex2_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_hex2_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_hex2_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_hex2_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_010_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                      //                .channel
		.rf_sink_ready           (pio_hex2_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_hex2_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_hex2_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_hex2_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_hex2_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_hex2_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_hex2_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_hex2_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_hex2_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_hex2_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_hex2_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_hex2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_hex2_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_hex2_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_hex2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_hex2_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponserequest (),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_hex2_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (pio_hex2_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_hex2_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_hex2_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_hex2_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_hex2_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_hex2_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_hex2_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_hex2_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_hex2_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_hex2_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_hex3_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (pio_hex3_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_hex3_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_hex3_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_hex3_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_hex3_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_hex3_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_hex3_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_hex3_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_hex3_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_hex3_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_hex3_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_hex3_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_hex3_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_hex3_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_hex3_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_hex3_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_011_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                      //                .channel
		.rf_sink_ready           (pio_hex3_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_hex3_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_hex3_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_hex3_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_hex3_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_hex3_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_hex3_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_hex3_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_hex3_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_hex3_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_hex3_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_hex3_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_hex3_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_hex3_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_hex3_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_hex3_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponserequest (),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_hex3_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (pio_hex3_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_hex3_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_hex3_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_hex3_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_hex3_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_hex3_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_hex3_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_hex3_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_hex3_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_hex3_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pio_led9_s1_agent (
		.clk                     (pll_100MHz_outclk0_clk),                       //             clk.clk
		.reset                   (CPU_reset_n_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (pio_led9_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pio_led9_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pio_led9_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pio_led9_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pio_led9_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (pio_led9_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pio_led9_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pio_led9_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (pio_led9_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pio_led9_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (pio_led9_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (pio_led9_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pio_led9_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (pio_led9_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (pio_led9_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (pio_led9_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_012_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_012_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_012_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_012_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_012_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_012_src_channel),                      //                .channel
		.rf_sink_ready           (pio_led9_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pio_led9_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pio_led9_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pio_led9_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pio_led9_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pio_led9_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pio_led9_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pio_led9_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pio_led9_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pio_led9_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (pio_led9_s1_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (pio_led9_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (pio_led9_s1_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (pio_led9_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_led9_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pio_led9_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponserequest (),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_led9_s1_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset             (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_data           (pio_led9_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pio_led9_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pio_led9_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pio_led9_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pio_led9_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pio_led9_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pio_led9_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pio_led9_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pio_led9_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pio_led9_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BEGIN_BURST           (76),
		.PKT_SYMBOL_W              (8),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_ADDR_H                (56),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (57),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.PKT_TRANS_READ            (60),
		.PKT_TRANS_LOCK            (61),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_BURSTWRAP_H           (68),
		.PKT_BURSTWRAP_L           (66),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (71),
		.PKT_BURST_SIZE_L          (69),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_ORI_BURST_SIZE_H      (98),
		.ST_CHANNEL_W              (14),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) registers_register_slave_agent (
		.clk                     (pll_100MHz_outclk0_clk),                                    //             clk.clk
		.reset                   (registers_reset_reset_bridge_in_reset_reset),               //       clk_reset.reset
		.m0_address              (registers_register_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (registers_register_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (registers_register_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (registers_register_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (registers_register_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (registers_register_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (registers_register_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (registers_register_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (registers_register_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (registers_register_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (registers_register_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (registers_register_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (registers_register_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (registers_register_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (registers_register_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (registers_register_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_013_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_013_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_013_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_013_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_013_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_013_src_channel),                                   //                .channel
		.rf_sink_ready           (registers_register_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (registers_register_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (registers_register_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (registers_register_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (registers_register_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (registers_register_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (registers_register_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (registers_register_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (registers_register_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (registers_register_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (registers_register_slave_agent_rdata_fifo_src_ready),       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (registers_register_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_sink_data    (registers_register_slave_agent_rdata_fifo_src_data),        //                .data
		.rdata_fifo_src_ready    (registers_register_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (registers_register_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (registers_register_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                     //     (terminated)
		.m0_writeresponserequest (),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) registers_register_slave_agent_rsp_fifo (
		.clk               (pll_100MHz_outclk0_clk),                                    //       clk.clk
		.reset             (registers_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.in_data           (registers_register_slave_agent_rf_source_data),             //        in.data
		.in_valid          (registers_register_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (registers_register_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (registers_register_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (registers_register_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (registers_register_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (registers_register_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (registers_register_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (registers_register_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (registers_register_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	StepperMotorControl_mm_interconnect_0_router router (
		.sink_ready         (cpu_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                        //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_src_ready),                              //       src.ready
		.src_valid          (router_src_valid),                              //          .valid
		.src_data           (router_src_data),                               //          .data
		.src_channel        (router_src_channel),                            //          .channel
		.src_startofpacket  (router_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                         //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (cpu_data_master_agent_cp_ready),          //      sink.ready
		.sink_valid         (cpu_data_master_agent_cp_valid),          //          .valid
		.sink_data          (cpu_data_master_agent_cp_data),           //          .data
		.sink_startofpacket (cpu_data_master_agent_cp_startofpacket),  //          .startofpacket
		.sink_endofpacket   (cpu_data_master_agent_cp_endofpacket),    //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                    //       src.ready
		.src_valid          (router_001_src_valid),                    //          .valid
		.src_data           (router_001_src_data),                     //          .data
		.src_channel        (router_001_src_channel),                  //          .channel
		.src_startofpacket  (router_001_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (cpu_jtag_debug_module_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu_jtag_debug_module_agent_rp_valid),         //          .valid
		.sink_data          (cpu_jtag_debug_module_agent_rp_data),          //          .data
		.sink_startofpacket (cpu_jtag_debug_module_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu_jtag_debug_module_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                       //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_002_src_ready),                         //       src.ready
		.src_valid          (router_002_src_valid),                         //          .valid
		.src_data           (router_002_src_data),                          //          .data
		.src_channel        (router_002_src_channel),                       //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                 //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                    //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (sram_cvgx_uas_agent_rp_ready),            //      sink.ready
		.sink_valid         (sram_cvgx_uas_agent_rp_valid),            //          .valid
		.sink_data          (sram_cvgx_uas_agent_rp_data),             //          .data
		.sink_startofpacket (sram_cvgx_uas_agent_rp_startofpacket),    //          .startofpacket
		.sink_endofpacket   (sram_cvgx_uas_agent_rp_endofpacket),      //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                    //       src.ready
		.src_valid          (router_003_src_valid),                    //          .valid
		.src_data           (router_003_src_data),                     //          .data
		.src_channel        (router_003_src_channel),                  //          .channel
		.src_startofpacket  (router_003_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                             //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.src_ready          (router_004_src_ready),                               //       src.ready
		.src_valid          (router_004_src_valid),                               //          .valid
		.src_data           (router_004_src_data),                                //          .data
		.src_channel        (router_004_src_channel),                             //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                          //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (rtx_timer_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (rtx_timer_s1_agent_rp_valid),             //          .valid
		.sink_data          (rtx_timer_s1_agent_rp_data),              //          .data
		.sink_startofpacket (rtx_timer_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (rtx_timer_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                    //       src.ready
		.src_valid          (router_005_src_valid),                    //          .valid
		.src_data           (router_005_src_data),                     //          .data
		.src_channel        (router_005_src_channel),                  //          .channel
		.src_startofpacket  (router_005_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_006 (
		.sink_ready         (sysid_qsys_0_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (sysid_qsys_0_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (sysid_qsys_0_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (sysid_qsys_0_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (sysid_qsys_0_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                            //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_006_src_ready),                              //       src.ready
		.src_valid          (router_006_src_valid),                              //          .valid
		.src_data           (router_006_src_data),                               //          .data
		.src_channel        (router_006_src_channel),                            //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                         //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (lcd_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (lcd_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (lcd_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (lcd_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (lcd_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                   //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_007_src_ready),                     //       src.ready
		.src_valid          (router_007_src_valid),                     //          .valid
		.src_data           (router_007_src_data),                      //          .data
		.src_channel        (router_007_src_channel),                   //          .channel
		.src_startofpacket  (router_007_src_startofpacket),             //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_008 (
		.sink_ready         (pio_sw_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (pio_sw_s1_agent_rp_valid),                //          .valid
		.sink_data          (pio_sw_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (pio_sw_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (pio_sw_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                    //       src.ready
		.src_valid          (router_008_src_valid),                    //          .valid
		.src_data           (router_008_src_data),                     //          .data
		.src_channel        (router_008_src_channel),                  //          .channel
		.src_startofpacket  (router_008_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_009 (
		.sink_ready         (pio_key_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (pio_key_s1_agent_rp_valid),               //          .valid
		.sink_data          (pio_key_s1_agent_rp_data),                //          .data
		.sink_startofpacket (pio_key_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (pio_key_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                    //       src.ready
		.src_valid          (router_009_src_valid),                    //          .valid
		.src_data           (router_009_src_data),                     //          .data
		.src_channel        (router_009_src_channel),                  //          .channel
		.src_startofpacket  (router_009_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_010 (
		.sink_ready         (pio_hex0_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (pio_hex0_s1_agent_rp_valid),              //          .valid
		.sink_data          (pio_hex0_s1_agent_rp_data),               //          .data
		.sink_startofpacket (pio_hex0_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (pio_hex0_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                    //       src.ready
		.src_valid          (router_010_src_valid),                    //          .valid
		.src_data           (router_010_src_data),                     //          .data
		.src_channel        (router_010_src_channel),                  //          .channel
		.src_startofpacket  (router_010_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_011 (
		.sink_ready         (pio_hex1_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (pio_hex1_s1_agent_rp_valid),              //          .valid
		.sink_data          (pio_hex1_s1_agent_rp_data),               //          .data
		.sink_startofpacket (pio_hex1_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (pio_hex1_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                    //       src.ready
		.src_valid          (router_011_src_valid),                    //          .valid
		.src_data           (router_011_src_data),                     //          .data
		.src_channel        (router_011_src_channel),                  //          .channel
		.src_startofpacket  (router_011_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_012 (
		.sink_ready         (pio_hex2_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (pio_hex2_s1_agent_rp_valid),              //          .valid
		.sink_data          (pio_hex2_s1_agent_rp_data),               //          .data
		.sink_startofpacket (pio_hex2_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (pio_hex2_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                    //       src.ready
		.src_valid          (router_012_src_valid),                    //          .valid
		.src_data           (router_012_src_data),                     //          .data
		.src_channel        (router_012_src_channel),                  //          .channel
		.src_startofpacket  (router_012_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_013 (
		.sink_ready         (pio_hex3_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (pio_hex3_s1_agent_rp_valid),              //          .valid
		.sink_data          (pio_hex3_s1_agent_rp_data),               //          .data
		.sink_startofpacket (pio_hex3_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (pio_hex3_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                    //       src.ready
		.src_valid          (router_013_src_valid),                    //          .valid
		.src_data           (router_013_src_data),                     //          .data
		.src_channel        (router_013_src_channel),                  //          .channel
		.src_startofpacket  (router_013_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_014 (
		.sink_ready         (pio_led9_s1_agent_rp_ready),              //      sink.ready
		.sink_valid         (pio_led9_s1_agent_rp_valid),              //          .valid
		.sink_data          (pio_led9_s1_agent_rp_data),               //          .data
		.sink_startofpacket (pio_led9_s1_agent_rp_startofpacket),      //          .startofpacket
		.sink_endofpacket   (pio_led9_s1_agent_rp_endofpacket),        //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                    //       src.ready
		.src_valid          (router_014_src_valid),                    //          .valid
		.src_data           (router_014_src_data),                     //          .data
		.src_channel        (router_014_src_channel),                  //          .channel
		.src_startofpacket  (router_014_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_router_004 router_015 (
		.sink_ready         (registers_register_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (registers_register_slave_agent_rp_valid),         //          .valid
		.sink_data          (registers_register_slave_agent_rp_data),          //          .data
		.sink_startofpacket (registers_register_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (registers_register_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_100MHz_outclk0_clk),                          //       clk.clk
		.reset              (registers_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.src_ready          (router_015_src_ready),                            //       src.ready
		.src_valid          (router_015_src_valid),                            //          .valid
		.src_data           (router_015_src_data),                             //          .data
		.src_channel        (router_015_src_channel),                          //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                       //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (82),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (78),
		.PKT_TRANS_POSTED          (58),
		.PKT_TRANS_WRITE           (59),
		.MAX_OUTSTANDING_RESPONSES (5),
		.PIPELINED                 (0),
		.ST_DATA_W                 (99),
		.ST_CHANNEL_W              (14),
		.VALID_WIDTH               (14),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.PKT_BYTE_CNT_H            (65),
		.PKT_BYTE_CNT_L            (63),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.REORDER                   (0)
	) cpu_instruction_master_limiter (
		.clk                    (pll_100MHz_outclk0_clk),                               //       clk.clk
		.reset                  (CPU_reset_n_reset_bridge_in_reset_reset),              // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                     //          .valid
		.cmd_sink_data          (router_src_data),                                      //          .data
		.cmd_sink_channel       (router_src_channel),                                   //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                             //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                               //          .endofpacket
		.cmd_src_ready          (cpu_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                    //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                    //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                  //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                     //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                            //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                              //          .endofpacket
		.rsp_src_ready          (cpu_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (58),
		.PKT_BYTE_CNT_H            (47),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_BURST_TYPE_H          (55),
		.PKT_BURST_TYPE_L          (54),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (48),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (81),
		.ST_CHANNEL_W              (14),
		.OUT_BYTE_CNT_H            (46),
		.OUT_BURSTWRAP_H           (50),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (3),
		.BURSTWRAP_CONST_VALUE     (3),
		.ADAPTER_VERSION           ("13.1")
	) sram_cvgx_uas_burst_adapter (
		.clk                   (pll_100MHz_outclk0_clk),                            //       cr0.clk
		.reset                 (CPU_reset_n_reset_bridge_in_reset_reset),           // cr0_reset.reset
		.sink0_valid           (sram_cvgx_uas_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (sram_cvgx_uas_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (sram_cvgx_uas_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (sram_cvgx_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (sram_cvgx_uas_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (sram_cvgx_uas_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (sram_cvgx_uas_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (sram_cvgx_uas_burst_adapter_source0_data),          //          .data
		.source0_channel       (sram_cvgx_uas_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (sram_cvgx_uas_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (sram_cvgx_uas_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (sram_cvgx_uas_burst_adapter_source0_ready)          //          .ready
	);

	StepperMotorControl_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pll_100MHz_outclk0_clk),                               //        clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),              //  clk_reset.reset
		.sink_ready         (cpu_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                 //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                 //           .valid
		.src0_data          (cmd_demux_src0_data),                                  //           .data
		.src0_channel       (cmd_demux_src0_channel),                               //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                         //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                           //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                 //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                 //           .valid
		.src1_data          (cmd_demux_src1_data),                                  //           .data
		.src1_channel       (cmd_demux_src1_channel),                               //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                         //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                            //           .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready          (router_001_src_ready),                    //      sink.ready
		.sink_channel        (router_001_src_channel),                  //          .channel
		.sink_data           (router_001_src_data),                     //          .data
		.sink_startofpacket  (router_001_src_startofpacket),            //          .startofpacket
		.sink_endofpacket    (router_001_src_endofpacket),              //          .endofpacket
		.sink_valid          (router_001_src_valid),                    //          .valid
		.src0_ready          (cmd_demux_001_src0_ready),                //      src0.ready
		.src0_valid          (cmd_demux_001_src0_valid),                //          .valid
		.src0_data           (cmd_demux_001_src0_data),                 //          .data
		.src0_channel        (cmd_demux_001_src0_channel),              //          .channel
		.src0_startofpacket  (cmd_demux_001_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket    (cmd_demux_001_src0_endofpacket),          //          .endofpacket
		.src1_ready          (cmd_demux_001_src1_ready),                //      src1.ready
		.src1_valid          (cmd_demux_001_src1_valid),                //          .valid
		.src1_data           (cmd_demux_001_src1_data),                 //          .data
		.src1_channel        (cmd_demux_001_src1_channel),              //          .channel
		.src1_startofpacket  (cmd_demux_001_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket    (cmd_demux_001_src1_endofpacket),          //          .endofpacket
		.src2_ready          (cmd_demux_001_src2_ready),                //      src2.ready
		.src2_valid          (cmd_demux_001_src2_valid),                //          .valid
		.src2_data           (cmd_demux_001_src2_data),                 //          .data
		.src2_channel        (cmd_demux_001_src2_channel),              //          .channel
		.src2_startofpacket  (cmd_demux_001_src2_startofpacket),        //          .startofpacket
		.src2_endofpacket    (cmd_demux_001_src2_endofpacket),          //          .endofpacket
		.src3_ready          (cmd_demux_001_src3_ready),                //      src3.ready
		.src3_valid          (cmd_demux_001_src3_valid),                //          .valid
		.src3_data           (cmd_demux_001_src3_data),                 //          .data
		.src3_channel        (cmd_demux_001_src3_channel),              //          .channel
		.src3_startofpacket  (cmd_demux_001_src3_startofpacket),        //          .startofpacket
		.src3_endofpacket    (cmd_demux_001_src3_endofpacket),          //          .endofpacket
		.src4_ready          (cmd_demux_001_src4_ready),                //      src4.ready
		.src4_valid          (cmd_demux_001_src4_valid),                //          .valid
		.src4_data           (cmd_demux_001_src4_data),                 //          .data
		.src4_channel        (cmd_demux_001_src4_channel),              //          .channel
		.src4_startofpacket  (cmd_demux_001_src4_startofpacket),        //          .startofpacket
		.src4_endofpacket    (cmd_demux_001_src4_endofpacket),          //          .endofpacket
		.src5_ready          (cmd_demux_001_src5_ready),                //      src5.ready
		.src5_valid          (cmd_demux_001_src5_valid),                //          .valid
		.src5_data           (cmd_demux_001_src5_data),                 //          .data
		.src5_channel        (cmd_demux_001_src5_channel),              //          .channel
		.src5_startofpacket  (cmd_demux_001_src5_startofpacket),        //          .startofpacket
		.src5_endofpacket    (cmd_demux_001_src5_endofpacket),          //          .endofpacket
		.src6_ready          (cmd_demux_001_src6_ready),                //      src6.ready
		.src6_valid          (cmd_demux_001_src6_valid),                //          .valid
		.src6_data           (cmd_demux_001_src6_data),                 //          .data
		.src6_channel        (cmd_demux_001_src6_channel),              //          .channel
		.src6_startofpacket  (cmd_demux_001_src6_startofpacket),        //          .startofpacket
		.src6_endofpacket    (cmd_demux_001_src6_endofpacket),          //          .endofpacket
		.src7_ready          (cmd_demux_001_src7_ready),                //      src7.ready
		.src7_valid          (cmd_demux_001_src7_valid),                //          .valid
		.src7_data           (cmd_demux_001_src7_data),                 //          .data
		.src7_channel        (cmd_demux_001_src7_channel),              //          .channel
		.src7_startofpacket  (cmd_demux_001_src7_startofpacket),        //          .startofpacket
		.src7_endofpacket    (cmd_demux_001_src7_endofpacket),          //          .endofpacket
		.src8_ready          (cmd_demux_001_src8_ready),                //      src8.ready
		.src8_valid          (cmd_demux_001_src8_valid),                //          .valid
		.src8_data           (cmd_demux_001_src8_data),                 //          .data
		.src8_channel        (cmd_demux_001_src8_channel),              //          .channel
		.src8_startofpacket  (cmd_demux_001_src8_startofpacket),        //          .startofpacket
		.src8_endofpacket    (cmd_demux_001_src8_endofpacket),          //          .endofpacket
		.src9_ready          (cmd_demux_001_src9_ready),                //      src9.ready
		.src9_valid          (cmd_demux_001_src9_valid),                //          .valid
		.src9_data           (cmd_demux_001_src9_data),                 //          .data
		.src9_channel        (cmd_demux_001_src9_channel),              //          .channel
		.src9_startofpacket  (cmd_demux_001_src9_startofpacket),        //          .startofpacket
		.src9_endofpacket    (cmd_demux_001_src9_endofpacket),          //          .endofpacket
		.src10_ready         (cmd_demux_001_src10_ready),               //     src10.ready
		.src10_valid         (cmd_demux_001_src10_valid),               //          .valid
		.src10_data          (cmd_demux_001_src10_data),                //          .data
		.src10_channel       (cmd_demux_001_src10_channel),             //          .channel
		.src10_startofpacket (cmd_demux_001_src10_startofpacket),       //          .startofpacket
		.src10_endofpacket   (cmd_demux_001_src10_endofpacket),         //          .endofpacket
		.src11_ready         (cmd_demux_001_src11_ready),               //     src11.ready
		.src11_valid         (cmd_demux_001_src11_valid),               //          .valid
		.src11_data          (cmd_demux_001_src11_data),                //          .data
		.src11_channel       (cmd_demux_001_src11_channel),             //          .channel
		.src11_startofpacket (cmd_demux_001_src11_startofpacket),       //          .startofpacket
		.src11_endofpacket   (cmd_demux_001_src11_endofpacket),         //          .endofpacket
		.src12_ready         (cmd_demux_001_src12_ready),               //     src12.ready
		.src12_valid         (cmd_demux_001_src12_valid),               //          .valid
		.src12_data          (cmd_demux_001_src12_data),                //          .data
		.src12_channel       (cmd_demux_001_src12_channel),             //          .channel
		.src12_startofpacket (cmd_demux_001_src12_startofpacket),       //          .startofpacket
		.src12_endofpacket   (cmd_demux_001_src12_endofpacket),         //          .endofpacket
		.src13_ready         (cmd_demux_001_src13_ready),               //     src13.ready
		.src13_valid         (cmd_demux_001_src13_valid),               //          .valid
		.src13_data          (cmd_demux_001_src13_data),                //          .data
		.src13_channel       (cmd_demux_001_src13_channel),             //          .channel
		.src13_startofpacket (cmd_demux_001_src13_startofpacket),       //          .startofpacket
		.src13_endofpacket   (cmd_demux_001_src13_endofpacket)          //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_src_valid),                       //          .valid
		.src_data            (cmd_mux_src_data),                        //          .data
		.src_channel         (cmd_mux_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                  //          .channel
		.sink0_data          (cmd_demux_src0_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                   //          .valid
		.src_data            (cmd_mux_001_src_data),                    //          .data
		.src_channel         (cmd_mux_001_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                    //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                    //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                  //          .channel
		.sink0_data          (cmd_demux_src1_data),                     //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),              //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),              //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                 //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                   //          .valid
		.src_data            (cmd_mux_002_src_data),                    //          .data
		.src_channel         (cmd_mux_002_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src2_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src2_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src2_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src2_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src2_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src2_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_003 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                   //          .valid
		.src_data            (cmd_mux_003_src_data),                    //          .data
		.src_channel         (cmd_mux_003_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src3_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src3_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src3_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src3_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src3_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src3_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_004 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                   //          .valid
		.src_data            (cmd_mux_004_src_data),                    //          .data
		.src_channel         (cmd_mux_004_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src4_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src4_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src4_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src4_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src4_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src4_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_005 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                   //          .valid
		.src_data            (cmd_mux_005_src_data),                    //          .data
		.src_channel         (cmd_mux_005_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src5_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src5_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src5_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src5_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src5_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src5_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_006 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                   //          .valid
		.src_data            (cmd_mux_006_src_data),                    //          .data
		.src_channel         (cmd_mux_006_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src6_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src6_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src6_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src6_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src6_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src6_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_007 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                   //          .valid
		.src_data            (cmd_mux_007_src_data),                    //          .data
		.src_channel         (cmd_mux_007_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src7_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src7_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src7_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src7_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src7_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src7_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_008 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                   //          .valid
		.src_data            (cmd_mux_008_src_data),                    //          .data
		.src_channel         (cmd_mux_008_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src8_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src8_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src8_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src8_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src8_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src8_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_009 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                   //          .valid
		.src_data            (cmd_mux_009_src_data),                    //          .data
		.src_channel         (cmd_mux_009_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src9_ready),                //     sink0.ready
		.sink0_valid         (cmd_demux_001_src9_valid),                //          .valid
		.sink0_channel       (cmd_demux_001_src9_channel),              //          .channel
		.sink0_data          (cmd_demux_001_src9_data),                 //          .data
		.sink0_startofpacket (cmd_demux_001_src9_startofpacket),        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src9_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_010 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                   //          .valid
		.src_data            (cmd_mux_010_src_data),                    //          .data
		.src_channel         (cmd_mux_010_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src10_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_001_src10_valid),               //          .valid
		.sink0_channel       (cmd_demux_001_src10_channel),             //          .channel
		.sink0_data          (cmd_demux_001_src10_data),                //          .data
		.sink0_startofpacket (cmd_demux_001_src10_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src10_endofpacket)          //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_011 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_011_src_valid),                   //          .valid
		.src_data            (cmd_mux_011_src_data),                    //          .data
		.src_channel         (cmd_mux_011_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src11_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_001_src11_valid),               //          .valid
		.sink0_channel       (cmd_demux_001_src11_channel),             //          .channel
		.sink0_data          (cmd_demux_001_src11_data),                //          .data
		.sink0_startofpacket (cmd_demux_001_src11_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src11_endofpacket)          //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_012 (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_012_src_valid),                   //          .valid
		.src_data            (cmd_mux_012_src_data),                    //          .data
		.src_channel         (cmd_mux_012_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),             //          .endofpacket
		.sink0_ready         (cmd_demux_001_src12_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_001_src12_valid),               //          .valid
		.sink0_channel       (cmd_demux_001_src12_channel),             //          .channel
		.sink0_data          (cmd_demux_001_src12_data),                //          .data
		.sink0_startofpacket (cmd_demux_001_src12_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src12_endofpacket)          //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_cmd_mux_002 cmd_mux_013 (
		.clk                 (pll_100MHz_outclk0_clk),                      //       clk.clk
		.reset               (registers_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_013_src_valid),                       //          .valid
		.src_data            (cmd_mux_013_src_data),                        //          .data
		.src_channel         (cmd_mux_013_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_001_src13_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_001_src13_valid),                   //          .valid
		.sink0_channel       (cmd_demux_001_src13_channel),                 //          .channel
		.sink0_data          (cmd_demux_001_src13_data),                    //          .data
		.sink0_startofpacket (cmd_demux_001_src13_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src13_endofpacket)              //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                    //      sink.ready
		.sink_channel       (router_002_src_channel),                  //          .channel
		.sink_data          (router_002_src_data),                     //          .data
		.sink_startofpacket (router_002_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_002_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_src0_data),                     //          .data
		.src0_channel       (rsp_demux_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_src1_data),                     //          .data
		.src1_channel       (rsp_demux_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (pll_100MHz_outclk0_clk),                            //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.sink_ready         (sram_cvgx_uas_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (sram_cvgx_uas_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (sram_cvgx_uas_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (sram_cvgx_uas_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (sram_cvgx_uas_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (sram_cvgx_uas_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_001_src0_data),                           //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_001_src1_data),                           //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                     //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_002 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                    //      sink.ready
		.sink_channel       (router_004_src_channel),                  //          .channel
		.sink_data          (router_004_src_data),                     //          .data
		.sink_startofpacket (router_004_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_004_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                //          .valid
		.src0_data          (rsp_demux_002_src0_data),                 //          .data
		.src0_channel       (rsp_demux_002_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_003 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                    //      sink.ready
		.sink_channel       (router_005_src_channel),                  //          .channel
		.sink_data          (router_005_src_data),                     //          .data
		.sink_startofpacket (router_005_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_005_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                //          .valid
		.src0_data          (rsp_demux_003_src0_data),                 //          .data
		.src0_channel       (rsp_demux_003_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_004 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                    //      sink.ready
		.sink_channel       (router_006_src_channel),                  //          .channel
		.sink_data          (router_006_src_data),                     //          .data
		.sink_startofpacket (router_006_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_006_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                //          .valid
		.src0_data          (rsp_demux_004_src0_data),                 //          .data
		.src0_channel       (rsp_demux_004_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_005 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                    //      sink.ready
		.sink_channel       (router_007_src_channel),                  //          .channel
		.sink_data          (router_007_src_data),                     //          .data
		.sink_startofpacket (router_007_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_007_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                //          .valid
		.src0_data          (rsp_demux_005_src0_data),                 //          .data
		.src0_channel       (rsp_demux_005_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_006 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                    //      sink.ready
		.sink_channel       (router_008_src_channel),                  //          .channel
		.sink_data          (router_008_src_data),                     //          .data
		.sink_startofpacket (router_008_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_008_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                //          .valid
		.src0_data          (rsp_demux_006_src0_data),                 //          .data
		.src0_channel       (rsp_demux_006_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_007 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                    //      sink.ready
		.sink_channel       (router_009_src_channel),                  //          .channel
		.sink_data          (router_009_src_data),                     //          .data
		.sink_startofpacket (router_009_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_009_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                //          .valid
		.src0_data          (rsp_demux_007_src0_data),                 //          .data
		.src0_channel       (rsp_demux_007_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_008 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                    //      sink.ready
		.sink_channel       (router_010_src_channel),                  //          .channel
		.sink_data          (router_010_src_data),                     //          .data
		.sink_startofpacket (router_010_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_010_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                //          .valid
		.src0_data          (rsp_demux_008_src0_data),                 //          .data
		.src0_channel       (rsp_demux_008_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_009 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                    //      sink.ready
		.sink_channel       (router_011_src_channel),                  //          .channel
		.sink_data          (router_011_src_data),                     //          .data
		.sink_startofpacket (router_011_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_011_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                //          .valid
		.src0_data          (rsp_demux_009_src0_data),                 //          .data
		.src0_channel       (rsp_demux_009_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_010 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                    //      sink.ready
		.sink_channel       (router_012_src_channel),                  //          .channel
		.sink_data          (router_012_src_data),                     //          .data
		.sink_startofpacket (router_012_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_012_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                //          .valid
		.src0_data          (rsp_demux_010_src0_data),                 //          .data
		.src0_channel       (rsp_demux_010_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_011 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                    //      sink.ready
		.sink_channel       (router_013_src_channel),                  //          .channel
		.sink_data          (router_013_src_data),                     //          .data
		.sink_startofpacket (router_013_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_013_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                //          .valid
		.src0_data          (rsp_demux_011_src0_data),                 //          .data
		.src0_channel       (rsp_demux_011_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_012 (
		.clk                (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset              (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                    //      sink.ready
		.sink_channel       (router_014_src_channel),                  //          .channel
		.sink_data          (router_014_src_data),                     //          .data
		.sink_startofpacket (router_014_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_014_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                //          .valid
		.src0_data          (rsp_demux_012_src0_data),                 //          .data
		.src0_channel       (rsp_demux_012_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_demux_002 rsp_demux_013 (
		.clk                (pll_100MHz_outclk0_clk),                      //       clk.clk
		.reset              (registers_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                        //      sink.ready
		.sink_channel       (router_015_src_channel),                      //          .channel
		.sink_data          (router_015_src_data),                         //          .data
		.sink_startofpacket (router_015_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_015_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_013_src0_data),                     //          .data
		.src0_channel       (rsp_demux_013_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket)               //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset               (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                       //       src.ready
		.src_valid           (rsp_mux_src_valid),                       //          .valid
		.src_data            (rsp_mux_src_data),                        //          .data
		.src_channel         (rsp_mux_src_channel),                     //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                    //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                    //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                  //          .channel
		.sink0_data          (rsp_demux_src0_data),                     //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),              //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),              //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                 //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),        //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)           //          .endofpacket
	);

	StepperMotorControl_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                  (pll_100MHz_outclk0_clk),                  //       clk.clk
		.reset                (CPU_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready            (rsp_mux_001_src_ready),                   //       src.ready
		.src_valid            (rsp_mux_001_src_valid),                   //          .valid
		.src_data             (rsp_mux_001_src_data),                    //          .data
		.src_channel          (rsp_mux_001_src_channel),                 //          .channel
		.src_startofpacket    (rsp_mux_001_src_startofpacket),           //          .startofpacket
		.src_endofpacket      (rsp_mux_001_src_endofpacket),             //          .endofpacket
		.sink0_ready          (rsp_demux_src1_ready),                    //     sink0.ready
		.sink0_valid          (rsp_demux_src1_valid),                    //          .valid
		.sink0_channel        (rsp_demux_src1_channel),                  //          .channel
		.sink0_data           (rsp_demux_src1_data),                     //          .data
		.sink0_startofpacket  (rsp_demux_src1_startofpacket),            //          .startofpacket
		.sink0_endofpacket    (rsp_demux_src1_endofpacket),              //          .endofpacket
		.sink1_ready          (rsp_demux_001_src1_ready),                //     sink1.ready
		.sink1_valid          (rsp_demux_001_src1_valid),                //          .valid
		.sink1_channel        (rsp_demux_001_src1_channel),              //          .channel
		.sink1_data           (rsp_demux_001_src1_data),                 //          .data
		.sink1_startofpacket  (rsp_demux_001_src1_startofpacket),        //          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src1_endofpacket),          //          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                //     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                //          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),              //          .channel
		.sink2_data           (rsp_demux_002_src0_data),                 //          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),        //          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),          //          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                //     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                //          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),              //          .channel
		.sink3_data           (rsp_demux_003_src0_data),                 //          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),        //          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),          //          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                //     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                //          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),              //          .channel
		.sink4_data           (rsp_demux_004_src0_data),                 //          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),        //          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),          //          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                //     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                //          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),              //          .channel
		.sink5_data           (rsp_demux_005_src0_data),                 //          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),        //          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),          //          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                //     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                //          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),              //          .channel
		.sink6_data           (rsp_demux_006_src0_data),                 //          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),        //          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),          //          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                //     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                //          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),              //          .channel
		.sink7_data           (rsp_demux_007_src0_data),                 //          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),        //          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),          //          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                //     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                //          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),              //          .channel
		.sink8_data           (rsp_demux_008_src0_data),                 //          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),        //          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),          //          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                //     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                //          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),              //          .channel
		.sink9_data           (rsp_demux_009_src0_data),                 //          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),        //          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),          //          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                //    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                //          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),              //          .channel
		.sink10_data          (rsp_demux_010_src0_data),                 //          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),        //          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),          //          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                //    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                //          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),              //          .channel
		.sink11_data          (rsp_demux_011_src0_data),                 //          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),        //          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),          //          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                //    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                //          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),              //          .channel
		.sink12_data          (rsp_demux_012_src0_data),                 //          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),        //          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),          //          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                //    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                //          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),              //          .channel
		.sink13_data          (rsp_demux_013_src0_data),                 //          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),        //          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket)           //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (47),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_BURSTWRAP_H            (50),
		.IN_PKT_BURSTWRAP_L            (48),
		.IN_PKT_BURST_SIZE_H           (53),
		.IN_PKT_BURST_SIZE_L           (51),
		.IN_PKT_RESPONSE_STATUS_H      (77),
		.IN_PKT_RESPONSE_STATUS_L      (76),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (55),
		.IN_PKT_BURST_TYPE_L           (54),
		.IN_PKT_ORI_BURST_SIZE_L       (78),
		.IN_PKT_ORI_BURST_SIZE_H       (80),
		.IN_ST_DATA_W                  (81),
		.OUT_PKT_ADDR_H                (56),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (65),
		.OUT_PKT_BYTE_CNT_L            (63),
		.OUT_PKT_TRANS_COMPRESSED_READ (57),
		.OUT_PKT_BURST_SIZE_H          (71),
		.OUT_PKT_BURST_SIZE_L          (69),
		.OUT_PKT_RESPONSE_STATUS_H     (95),
		.OUT_PKT_RESPONSE_STATUS_L     (94),
		.OUT_PKT_TRANS_EXCLUSIVE       (62),
		.OUT_PKT_BURST_TYPE_H          (73),
		.OUT_PKT_BURST_TYPE_L          (72),
		.OUT_PKT_ORI_BURST_SIZE_L      (96),
		.OUT_PKT_ORI_BURST_SIZE_H      (98),
		.OUT_ST_DATA_W                 (99),
		.ST_CHANNEL_W                  (14),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram_cvgx_uas_rsp_width_adapter (
		.clk                  (pll_100MHz_outclk0_clk),                            //       clk.clk
		.reset                (CPU_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_valid             (router_003_src_valid),                              //      sink.valid
		.in_channel           (router_003_src_channel),                            //          .channel
		.in_startofpacket     (router_003_src_startofpacket),                      //          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                        //          .endofpacket
		.in_ready             (router_003_src_ready),                              //          .ready
		.in_data              (router_003_src_data),                               //          .data
		.out_endofpacket      (sram_cvgx_uas_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram_cvgx_uas_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sram_cvgx_uas_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sram_cvgx_uas_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sram_cvgx_uas_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram_cvgx_uas_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (56),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (65),
		.IN_PKT_BYTE_CNT_L             (63),
		.IN_PKT_TRANS_COMPRESSED_READ  (57),
		.IN_PKT_BURSTWRAP_H            (68),
		.IN_PKT_BURSTWRAP_L            (66),
		.IN_PKT_BURST_SIZE_H           (71),
		.IN_PKT_BURST_SIZE_L           (69),
		.IN_PKT_RESPONSE_STATUS_H      (95),
		.IN_PKT_RESPONSE_STATUS_L      (94),
		.IN_PKT_TRANS_EXCLUSIVE        (62),
		.IN_PKT_BURST_TYPE_H           (73),
		.IN_PKT_BURST_TYPE_L           (72),
		.IN_PKT_ORI_BURST_SIZE_L       (96),
		.IN_PKT_ORI_BURST_SIZE_H       (98),
		.IN_ST_DATA_W                  (99),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (47),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (53),
		.OUT_PKT_BURST_SIZE_L          (51),
		.OUT_PKT_RESPONSE_STATUS_H     (77),
		.OUT_PKT_RESPONSE_STATUS_L     (76),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (55),
		.OUT_PKT_BURST_TYPE_L          (54),
		.OUT_PKT_ORI_BURST_SIZE_L      (78),
		.OUT_PKT_ORI_BURST_SIZE_H      (80),
		.OUT_ST_DATA_W                 (81),
		.ST_CHANNEL_W                  (14),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram_cvgx_uas_cmd_width_adapter (
		.clk                  (pll_100MHz_outclk0_clk),                            //       clk.clk
		.reset                (CPU_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_valid             (cmd_mux_001_src_valid),                             //      sink.valid
		.in_channel           (cmd_mux_001_src_channel),                           //          .channel
		.in_startofpacket     (cmd_mux_001_src_startofpacket),                     //          .startofpacket
		.in_endofpacket       (cmd_mux_001_src_endofpacket),                       //          .endofpacket
		.in_ready             (cmd_mux_001_src_ready),                             //          .ready
		.in_data              (cmd_mux_001_src_data),                              //          .data
		.out_endofpacket      (sram_cvgx_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram_cvgx_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sram_cvgx_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sram_cvgx_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sram_cvgx_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram_cvgx_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

endmodule
