                                                       in metadata
                                             # Enable offset decrement after ...
         P0 P1 P2 P3  ML
     # iscsi_eff_offset_en
     # LE IPv4 compression disabled 
     # PI extraction and before DDP
     # ulp insert pi source info in DIF
     disabled        
    # TPT error.
    %u      %-5s     %u     
   Index        Orig Size   Data Space Occupied   Compress Entries used
  ##&&)),,//225588;;
  %02X   %02X%06X %02X%06X
  %02x   %02x%06x %02x%06x %02x%06x
  %02x   %04x%04x %04x%04x %04x%04x
  %02x   %04x%04x %04x%04x %04x%04x %08x %08x %08x %08x %08x %08x
  %02X   %08X %08X
  %02x   %08x %08x %08x
  %02X   %X%07X %X%07X
  %08x %08x
  disabled
  protocol, tos, vlan, vnic_id, port, fcoe
- "+ #, ,
 "0&`
 "0(&
 "FE"FD"FC
 "p(B
 #0)M
' $% V
- &+A
 ( |)!))5"
 (r7(
 )0$&
 )0$B
 )0(B'
 )0(B:-1
 )0)B
 )0.B
 )07.00/04'01
 *00-01
 *6>)6?
 *bC)bD)
 ,2|#2
 .0%6i
 .B)(B -B(#B
 /$x+%)
- /( ",!
 /0)2'd
' ;) :
 ?p&!
 [-[h
 [pJ* 8
 [pm:
 ]p%P
 ^p)F
 _pXfJ
 }p(B
 ~0$4Q
 ~0&0m#1 
 + S- 
- +* /
 =p&`n
 =p(R:
- >* ?*
 0- %
 0$t,
 0(,@
 0) $d
 0)"q
 0)R 
 0* #(
 0* Y
 0,$R
 0m)g"b
 0mJ,
 0mJ^(b
 0mJ=
 0'V9+ 
 10&M
 10/dX
 10-M
 2016 Chelsio Communications. All rights reserved.
 2p" 
 3p,d
 5p$V
 5p%&
 5p)R:
 5p."
 90$@~
 90)B
 90'B
 A_A^_
 A_A^A\
 A_A^A\_^
 A_A^A]
 A_A^A]A\_
 A_A^A]A\_^]
 A_A^A]A\_H
 A0"1
 A0(1
 A0(B:
 A0)B:
 A0*B
 A0,@V,
 A0,B:
 a0+!
 A0+B:
 A0-B:
 ap,6%-2%d
- B, C,
 disabled     
' e* d*
 Ep%P
 Ep%R
 Ep(R:
 Ep)R:
 Ep*P|
 Ep*R
 Ep,R:
 Ep.R:
 Ep+R:
 Eph1g(R
 f!:X
 fp(0
 fphb
 fphbnid
 g/Lc
 g/Sc
- h, i,
- h,0U-
 http://www.microsoft.com/windows0
- i-$D
- I. H.
 I0$@
 I0$B
 I0/@^.@_
 I0m*%
 J0'"
 J0(&
 k0(!
 k0)B
 k0,f
 k0,V
 k0,Vx
 Microsoft Operations Puerto Rico1&0$
 Microsoft Operations Puerto Rico1'0%
 Mp)B
 mpmiT-1
 n0,"
 np)f
 np.!7
 oKl&
- P+$Q
 R0(6
 R0(V
 saA+
 T5/T6 Chipset
 UpyQe
 Vp("
 Vp(@$
 Vp)&
 Vp)V
 wp-F
 wp-tpc
 wp-Vw
 X(}`
 X^%c
 X_[e
 XhLf
 XL^*$q+ 
 Y@=d?i
 Y@Od?
 Y0,29
 YQVc
 z0-R
 ZqOh
!!!WARNING!!! %s(): In single interrupt mode
!!!WARNING!!! In single interrupt mode
-!",!$
!(10&11%6
-!)+ 
!* S& 
!*, U
![- $`
!|$0A
!+<HY
!+6=)M
!0$f}
!0*@P
!0,0D.0E
!0+pP
!0-0D(0E
!0Z 3
-!5,1
-!6,A
!D$0L
!D$8H
!D$HE2
!p)P=y9
!This program cannot be run in DOS mode.
" ("4
" 7h!
"-"",`
""7$"g""h
"#$ #$!#$"#$#
"-$",@
"$$ $$!$$"$$#
"%$ %$!%$"%$#
")t9+t5(
",$;+0
",6<*M
",8. 
",D%"
".,8.&
".r7/
"/ dP
"+1.e
"+t5)t9
"2|*!
"A~$A
"b@"r
"B7""*
"B7""/
"B7"":
"B7""?
"B7""[
"B7""^
"B7""+
"B7"">
"B7""0
"B7""4
"B7""5
"B7""9
"B7""a
"B7""C
"B7""d
"B7""g
"B7""M
"B7""N
"B7""Q
"B7""R
"B7""T
"B7""U
"B7""W
"B7""X
"B7""Z
"B7#"]""^
"B7#"^""_
"B7#"a""b
"B7#"C""D
"B7#"d""e
"B7#"G""H
"B7#"H""I
"B7#"L""M
"B7#"N""O
"B7#"Q""R
"B7#"T""U
"B7#"W""X
"B7#"Z""[
"BR'A
"d a'b
"d m(B
"d q&
"d Z'b
"dT)`
"ecp*
"ehp+ A
"Microsoft Time Source Master Clock0
"Microsoft Window
"-q~~
#         16 Ingress Queue/MSI-X Vectors per application function
#         3 application functions (NIC, FCoE, iSCSI) per port *
#         4 ports *
#         8 Ingress Queue/MSI-X Vectors per application function
#     (Plus a few for Firmware Event Queues, etc.)
#     address matching on Ingress Packets.
#     and "PCI Device Passthrough" -- this is especially true for the NIC
#     application functionality.
#     for a total of 96 Ingress Queues and MSI-X Vectors on the Unified PF.
#     Function (currently PF4 but it could be any Physical Function).
#     functions for ports 0-1 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
#     functions for ports 0-3 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
#     good scaling.  Thus, we'll need to accommodate a number of
#     in the case where all ports and application functions will be
#     Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
#     it processes the configuration parameters.
#     Machines to directly access T6 functionality via SR-IOV Virtual Functions
#     managed via a single Unified PF and we want to accommodate scaling up
#     round them up to the Ingress Padding Boundary.
#     storage, etc.) on different Physical Functions.  For example, NIC
#     The firmware will convert these values to Core Clock Ticks when
#     to 8 CPUs, we would want:
#     to be involved per port and per application function.  For example,
#   DO NOT MODIFY THIS FILE UNDER ANY CIRCUMSTANCES.  MODIFICATION OF THIS FILE
#   Egress Queues: 702
#   Forwarded Interrupts
#   General Interrupts
#   Ingress Queues/w Free Lists and Interrupts: 526
#   MPS TCAM Entries: 336
#   MSI-X Vectors: 736
#   TO ADAPTERS.
#   Virtual Functions: 
#   Virtual Functions: 6
#   Virtual Functions: 64
#   Virtual Interfaces: 104
#   WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
#  1. The Free List Buffer Sizes below are raw and the firmware will
#  1. Virtual Interfaces: 256.
#  2. Ingress Queues with Free Lists: 1024.
#  2. The SGE Timer Values below are expressed below in microseconds.
#  3. Egress Queues: 128K.
#  4. MSI-X Vectors: 1088.
#  5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
#  6. Some OS Drivers will manage all resources through a single Physical
#  7. Some OS Drivers will manage different ports and functions (NIC,
#  8. Some customers will want to support large CPU count systems with
#  9. Some customers will want to use PCI-E SR-IOV Capability to allow Virtual
# "(R
# "extra" Ingress Queues 2*NFUNCS (Firmware and
# (because the host is responsible for producing Free List Buffers for the
# 0 (auto) = 1
# 0 (auto) = equal number of ports
# 1 less than those below since that's the way it "counts" things.  For
# 1 port
# 4 ports, 3 functions (NIC, FCoE and iSCSI), scaling up to 8 "CPU Queue Sets"
# 8 "Queue Sets"
# 8 "Queue Sets" * 2
# 8 "Queue Sets" + CIQ + FWEVTQ + FWDINTRQ 
# A( 
# access to all channels
# access to all four ports ...
# access to all ports
# access to one port (1 << PF).  Note that because of limitations in the
# adapter in and have it work regardless of OS, driver or application except in
# adapters shipped from the factory.  These defaults are designed to address
# Adding all of the above Unified PF resource needs together: (NIC + OFLD +
# Additionally, since the UnifiedPF isn't one of the per-port Physical
# all 16 table entries to PF 4
# All of the below PCI-E parameters are actually stored in various *_init.txt
# and GTS registers, the number of Ingress and Egress Queues must be a power
# and we never load PF0..3 and PF4 concurrently
# are finite.  This requires balancing the configuration/operation needs of
# associated with it.  Thus, the MSI-X Vector allocations we give to the
# attached.
# available 320b entries in rss secret table
# available MSI-X Vectors
# available Virtual Interfaces
# bar2throttlecount in us
# bg_mem:
# Breakdown of Virtual Interface/Queue/Interrupt resources for the "Unified
# but we'll lower that to 16 to make our total 64 and a nice power of 2 ...
# Chelsio T5 SMB configuration file.
# Chelsio T6 SMB configuration file.
# Chelsio T6 SMB direct configuration file.
# configure and reserve firmware internal resources that come from the global
# configure for DCB PPP and enable DCBX offload
# control settings:
# Copyright (C) 2010-2017 Chelsio Communications.  All rights reserved.
# CPUs we want to support scalably
# device drivers across OSes and a large number of customer application.
# DIF.
# different PCI Device IDs which will allow Unified and Per-Port Drivers
# disable TP_PARA_REG3.RxFragEn
# DMAQ | VF
# DMAQ | VF | PORT
# dwm:
# Each Ingress Queue can use one MSI-X interrupt but some Ingress Queues can
# EgrStatusPageSize and IngPadBoundary to 64B and the PktShift to 2.
# Enable iscsi cmp mode.
# Enable iscsi hdr cmd mode.
# Enable offset decrement after
# enable TP_OUT_CONFIG.IPIDSPLITMODE
# enable TP_OUT_CONFIG.IPIDSPLITMODE and CRXPKTENC
# enable TP_PARA_REG6.EnableCSnd
# extra interrupts 2*NFUNCS (Firmware and
# FCOE access to NPORTS
# FCOE Egress Queues (FL)
# FCOE Ethernet Control/TX Queues
# FCOE Ingress Queues with Free Lists
# FCOE MPS TCAM Entries (NPORTS)
# FCOE MSI-X Interrupt Vectors (FLIQ)
# files.  We include them below essentially as comments.
# filter control: compact, fcoemask
# filter tuples : fragmentation, mpshittype, macmatch, ethertype,
# filter tuples enforced in LE active region (equal to or subset of filterMode)
# firmware will set it up in function
# folling params control how the buffer memory is distributed and the L2 flow
# for packets from the wire as well as the loopback path of the L2 switch. The
# For PF0-3 we assign 8 vectors each for NIC Ingress Queues of the associated
# For PF4, the Unified PF, we give it an MSI-X Table Size as outlined above.
# For PF5-6 we assign enough MSI-X Vectors to support FCoE and iSCSI
# For Virtual functions, we only allow NIC functionality and we only allow
# Forwarded Interrupt Queue) and General Interrupts per function.
# function of number of egress queues
# functions per port (NIC, FCoE, iSCSI)
# Functions, we give the UnifiedPF and the PF0-3 Physical Functions
# Global configuration settings.
# hardware to consume).
# have a default configuration which allows a customer to plug a Terminator
# HMA configuration
# hwm:
# If a Master PF Driver finds itself on a machine with different
# in function of egress queues
# Interrupts, and two extra interrupts per function for Firmware Events (or a
# ISCSI access to NPORTS
# ISCSI Egress Queues (FL)
# ISCSI Ethernet Control/TX Queues
# iscsi force cmd mode.
# ISCSI Ingress Queues with Free Lists
# ISCSI MPS TCAM Entries (NPORTS)
# ISCSI MSI-X Interrupt Vectors (FLIQ)
# LE_DB_CONFIG
# LE_DB_HASH_CONFIG
# lpbk_mem:
# lwm:
# Many of the Terminator resources which are described by this configuration
# MC configuration
# mc0 - 1: enable BRC, 0: enable RBC
# mc1 - 1: enable BRC, 0: enable RBC
# Microsoft HyperV resources.  The HyperV Virtual Ingress Queues will have
# minus 128-entries for FL and HP
# MPS features a 196608 bytes ingress buffer that is used for ingress buffering
# MPS TCAM entries
# MPS TCAM Entries (NVI_HYPERV)
# NCPUS
# NCPUS = 16
# NCPUS = 8
# NCPUS Forwarded Interrupt Queues
# NEQ_FCOE = 66
# NEQ_HYPERV = 32
# NEQ_ISCSI = 4
# NEQ_NIC = 64
# NEQ_OFLD = 16
# NEQ_RDMA = 4
# NEQ_UNIFIED + NEQ_WD
# NEQ_UNIFIED = 124
# NEQ_WD = 128
# NETHCTRL_FCOE = 32
# NETHCTRL_ISCSI = 0
# NETHCTRL_NIC = 32
# NETHCTRL_OFLD = 0
# NETHCTRL_RDMA = 0
# NETHCTRL_UNIFIED + NETHCTRL_WD
# NETHCTRL_UNIFIED = 32
# NETHCTRL_WD = 64
# NFLIQ_EXTRA = 6
# NFLIQ_FCOE = 34
# NFLIQ_HYPERV = 40
# NFLIQ_ISCSI = 4
# NFLIQ_NIC = 32
# NFLIQ_OFLD = 16
# NFLIQ_RDMA = 4
# NFLIQ_UNIFIED + NLFIQ_WD
# NFLIQ_UNIFIED = 106
# NFLIQ_WD = 64
# NFUNCS = 3
# NIC access to NPORTS
# NIC Egress Queues (FL, ETHCTRL/TX)
# NIC Ethernet Control/TX Queues
# NIC Ingress Queues with Free Lists
# NIC MPS TCAM Entries (NPORTS*4)
# NIC MSI-X Interrupt Vectors (FLIQ)
# NMPSTCAM = 336
# NMPSTCAM_FCOE = 32 
# NMPSTCAM_HYPERV = 16
# NMPSTCAM_ISCSI = 4
# NMPSTCAM_NIC = 16
# NMPSTCAM_OFLD = 0
# NMPSTCAM_RDMA = 0
# NMPSTCAM_UNIFIED
# NMPSTCAM_UNIFIED = 40
# NMSIX = 1088
# NMSIX_EXTRA = 6
# NMSIX_FCOE = 34
# NMSIX_HYPERV = 8
# NMSIX_ISCSI = 4
# NMSIX_NIC = 32
# NMSIX_OFLD = 16
# NMSIX_RDMA = 4
# NMSIX_STORAGE
# NMSIX_STORAGE = 32
# NMSIX_UNIFIED
# NMSIX_UNIFIED = 128
# Note that the actual values used for the PCI-E Intelectual Property will be
# Note: The UnifiedPF is PF4 which doesn't have any Virtual Functions
# Notes:
# Nothing Assigned
# NPORTS
# NPORTS + adding 28 exact entries for FCoE
# NPORTS + DCBX +
# NPORTS = 2
# NPORTS = 4
# NPORTS*NCPUS
# NPORTS*NCPUS * 2 (FL, ETHCTRL/TX) + 2 (EXTRA)
# NPORTS*NCPUS + NMSIX_EXTRA
# number of clip region entries
# number of filter region entries
# number of hash region entries
# number of server region entries
# NVF
# NVF = 16
# NVI = 128
# NVI = 256
# NVI_FCOE = 4
# NVI_HYPERV = 16
# NVI_ISCSI = 4
# NVI_NIC = 4
# NVI_OFLD = 0
# NVI_RDMA = 0
# NVI_UNIFIED
# NVI_UNIFIED = 28
# NVIIQ_HYPERV = 2
# of 2.
# of number of egress queues used
# Offload Egress Queues (FL)
# Offload Ethernet Control/TX Queues
# Offload Ingress Queues with Free Lists
# Offload MPS TCAM Entries (uses NIC's)
# Offload MSI-X Interrupt Vectors (FLIQ)
# Offload uses NIC function to access ports
# one of PF0-3.
# Page Size and a 64B L1 Cache Line Size. It programs the
# parameters, then the Master PF Driver is responsible for initializing
# per function per port ...
# Percentage of dynamic memory (in either the EDRAM or external MEM)
# PF" which many OS Drivers will use to manage most or all functions.
# PF0_3_INT + PF4_7_INT
# PF0_3_INT = 32
# PF0_7_INT = 224
# PF0_INT + PF1_INT + PF2_INT + PF3_INT
# PF0_INT = 8
# PF1_INT = 8
# PF2_INT = 8
# PF3_INT = 8
# PF4_7_INT = 192
# PF4_INT + PF5_INT + PF6_INT + PF7_INT
# PF4_INT = 128
# PF5_INT = 32
# PF6_INT = 32
# PF7_INT = 0
# PI extraction and before DDP.
# PL_TIMEOUT register
# ports
# ports 0-3.
# prompts the firmware to set it up
# prompts the firmware to set it up in
# provision many more Virtual Functions than we can if the UnifiedPF were
# Queues we need to account for both TX Queues as well as Free List Queues
# queues, and 0xfff for LP which
# RDMA + ISCSI + FCOE + EXTRA + HYPERV)
# RDMA Egress Queues (FL)
# RDMA Ethernet Control/TX Queues
# RDMA Ingress Queues with Free Lists
# RDMA MPS TCAM Entries (uses NIC's)
# RDMA MSI-X Interrupt Vectors (FLIQ)
# RDMA uses NIC function to access ports
# read permissions for all commands
# readability, we use the number we actually mean ...
# resource pool.
# RSSNSECRET = 16
# Scatter Gather Engine (SGE) hardware which checks writes to VF KDOORBELL
# server sram   : srvrsram
# SGE_CONTROL
# SGE_DBP_FETCH_THRESHOLD, fetch
# SGE_DOORBELL_CONTROL
# SGE_FL_BUFFER_SIZE0
# SGE_FL_BUFFER_SIZE1
# SGE_FL_BUFFER_SIZE2
# SGE_FL_BUFFER_SIZE3
# SGE_FL_BUFFER_SIZE4
# SGE_FL_BUFFER_SIZE5
# SGE_FL_BUFFER_SIZE6
# SGE_FL_BUFFER_SIZE7
# SGE_FL_BUFFER_SIZE8
# SGE_HOST_PAGE_SIZE
# SGE_INGRESS_RX_THRESHOLD
# SGE_THROTTLE_CONTROL
# SGE_VFIFO_SIZE is not set, then
# SGE_VFIFO_SIZE, set to 0x2ffc0 which
# Size (in MBs) of host memory expected
# Some "definitions" to make the rest of this a bit more readable.  We support
# Some of the customer application needs which need to be accommodated:
# Some of the important OS/Driver resource needs are:
# Some of the more important resources to allocate and their constaints are:
# Some OS Drivers manage all application functions for all ports via PF4.
# storage applications across all four possible ports.
# than or equal to the number of Ingress Queues ...
# that up to 128 to make sure the Unified PF doesn't run out of resources.
# The following function, 1023, is not an actual PCIE function but is used to
# The following Scatter Gather Engine (SGE) settings assume a 4KB Host
# the most unusual and/or demanding customer applications.
# the needs of the vast majority of Terminator customers.  The basic idea is to
# The Storage PFs could need up to NPORTS*NCPUS + NMSIX_EXTRA MSI-X Vectors
# The sum of all the MSI-X resources above is 74 MSI-X Vectors but we'll round
# the timeout value in units of us
# their interrupts forwarded to another set of Forwarded Interrupt Queues.
# these parameters to appropriate values.
# This file provides the default, power-on configuration for 2-port T6-based
# This file provides the default, power-on configuration for 4-port T5-based
# threshold set to queue depth
# Thus we need to provide a large number of resources here.  For Egress
# Thus, the number of MSI-X Vectors assigned to the Unified PF will be less
# to directly select the type of Physical Function to which they wish to be
# to use for TP RX payload
# to use for TP TX payload
# Total resources used by above allocations:
# TP number of RX channels
# TP number of TX channels
# TP OFLD MTUs
# TP RX payload page size
# TP TCP hardware stack tuning
# TP TX payload page size
# TP_GLOBAL_CONFIG
# TP_PARA_REG0
# TP_PC_CONFIG
# TP_SHIFT_CNT
# TP_SHIFT_CNT - set SYN shift count to 4 for quicker connect timeouts
# TP_VLAN_PRI_MAP to select filter tuples and enable ServerSram
# Two extra Ingress Queues per function for Firmware Events and Forwarded
# ulp insert pi source info in
# ULP_RX_MISC_FEATURE_ENABLE
# ULP_TX_CONFIG
# ULPRX iSCSI Page Sizes
# UnifiedPF aren't inherited by any Virtual Functions.  As a result we can
# use Forwarded Interrupt Ingress Queues.  For these latter, an Ingress Queue
# used
# used 
# valid filterModes are described the Terminator 5 Data Book
# VIQs + NCPUS Forwarded Interrupt Queues
# VIQs Free Lists
# Virtual Ingress Queues with Free Lists per VM
# VMs we want to support
# wan, lan or cluster
# What all regions to place in host memory
# which is 34 but they're probably safe with 32.
# which is OK since < MIN(SUM PF0..3, PF4)
# will be specified as the "Ingress Queue Asynchronous Destination Index."
# Wire Direct Ingress Queues with Free Lists
# Wire Direct TX Queues
# Wire Direct TX Queues and FLs
# With the above we can get 17 VFs/PF0-3 (limited by 336 MPS TCAM entries)
# would be created and the Queue ID of a Forwarded Interrupt Ingress Queue
# write/execute permissions for all commands
#"A"!~
#&r."v
#)bD*bC*
#`#(`l
#`m(`n
#+R`z
#<8-0
#<l"0
#<l%0
#-<Pd
#="#<`
#=$#<@
#2$d0
#2=&:
#-6;+M
#a1(a2
#a3(b
#B~+!
#BI&b
#BI'r
#c- h
#d0dd 
#Enable iscsi completion moderation feature
#F9( l)
#GP+@~
#Ll(0
#r7(2b#2c
#reg[0x1925c] = 0x01003400/0x01003400 # iscsi tag pi bit
#rr&q
#Tick granularities in kbps
$ $* R
$ W+ V
-$!,$ 
$$&$$
$$;$$<
$$;$$<%$D* 
$$F$$G-
$$F$$G.
$$l*R
$&r("v
$@o& H+"
$\H$V
$`2X`F
${s:d@S
$+ Hc
$0< uQ
$2I%R
$6|$6{
$6|$6{`
'$9+ :
$d|*`}
-$h-$f-%5
'$h'$i'%5'&
-$h-%5/%*
$L1*@
$LDta]
$Microsoft Ireland Operations Limited1
-$N*0
-$s&$p&$r&$q
'$u//u.
% $+!
% ~%D
% =sQ
'%$ %$!c
%$&%$
%$;%$<
%$;%$<'$D, 
%$9) :
%$9/ :
%$F%$G(
'%)wa
-%*,40c
%*BN,
%\|)R
%\8.P
%02d%02d
%02x   %x%07x %x%07x %08x %08x %08x%08x%08x%08x
%02x %02x %02x %02x %02x %02x
%08x: %08x %08x %08x %08x
%1 %2
%10s  %15s  %5s  %5s  %s
%10u  %15llu  %5d  %5d
%13u        
%2'dQ
%3u         -
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx    -       -   %4u   %c     -      %3c  %4x   %3c   %#x%4u%4d
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx %06x %06x    -    -   %3c      %3c  %4x   %3c   %#x%4u%4d
%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx%3c   %#x%4u%4d
%47%4=
%4u%3u%3u%3u  %#x
%6~"6
%6d        %10d B         %10d B        %6d
-%9.B
%9u     
%-age of mem to use for port/buffer group
%-age of port/bg mem to use for loopback
%D'-D$
%ej%ek
%fn"fo$fn"fo%6R"6S$6R
%k"=f :"
%k"Ef B"
%Microsoft Windows Production PCA 2011
%Microsoft Windows Production PCA 20110
%s returned %d using 2 ports
%s() NICAllocatePcieResources failed: %#x
%s() WdfInterruptCreate[0] failed: %#x
%s(), collect_mem_info failed!, %s
%s(), t4_cim_read failed!, rc: %d
%s(), t4_cim_read IBQ_0_RDADDR failed!, rc: %d
%s(), t4_cim_read OBQ_0_REALADDR failed!, rc: %d
%s(), t4_cim_read_la failed!, rc: %d
%s(), t4_init_devlog_params failed!, rc: %d
%s(), t4_memory_rw failed!, rc: %d
%s(), t4_read_cim_ibq failed!, rc: %d
%s(), t4_read_cim_obq failed!, rc: %d
%s(), t4_read_rss failed!, rc: %d
%s(), Warning: t4_fwcache failed!, rc: %d
%s(): BUS_INTERFACE_STANDARD failed: %#x
%s(): CreateVfAdapter failed
%s(): DBGI command failed
%s(): Driving Port %d
%s(): NICMapHWResources failed %#x
%s(): ReadVfConfigBlock failed %#x
%s(): Resource for this pdo is not allocated
%s(): Timeout waiting for non-busy tid: 0x%x
%s(): VPCI_INTERFACE_STANDARD returned: %#x
%s(): WdfDeviceAddQueryInterface failed %#x
%s(): WdfIoQueueCreate failed %#x
%s(): WriteVfConfigBlock failed %#x
%T-Qk
%x%x%x Recieved LOGO from %x%x%x 
& %% V
& ;d`r
& }&D
& 6&T?
& Ndl!
&!)( |+!?
'&$ &$!c
&$p&$r
&%5&$h
&('RL
&(u,.
&,2*!
&4&/4+
&4-+4"
&4l.0A
&b .$
&b-#2
&ba)0<
&D,/ W/D;
&D/%D,
&FG(FF)FI+FN*FH
&lptaw
&pt&$d/
&r3)@
&rqY{
&Rz%R
-&t("v
&TA/@
&v9( 
&vfid_bitmap[0] 0x%08x:0x%08x:0x%08x:0x%08x
&vfid_bitmap[4] 0x%08x:0x%08x:0x%08x:0x%08x
(  * 
( .&!
( .(4
( >/ C+ ?, @- A. B.
( 5% 4- 3
( 8PP
( P(DL)F
( P) Q* 
( Y/!
(!")!
(!*(4-
("4:"4
(#b{#f
($8.0
($l($m($o($p($q($w(%:($s(${
($Q($P($^($_(%*'$x(%1(%2(%3(&
($T)B-
(%((2
(%/,R
(%02d %02d): Msix=%d RspQs=%d RdmaQs=%d TunQs=%d ToeQs=%d CtrlQs=%d FlQs=%d
(&5-2
(&v$&s
(:S(F
(@$)B
(@:)@;
(@=/A
(@6)@7
(@S&@-
(@S/@-
(^P+ 
(0$,0%
(0( #
(0B,0@-0<.0A/0=
(0o(^
(2"+B
(2-%"
(2&)2
(29."
(2L'2N
(4$.b
(4,/ W/4;
(6)(6*+2
(7@(7D(7H(7L#=
(7@(7H#=
(7P(7T(7X(7\#=
(7P(7X#=
(a9#a8/a:%b
(b$"R
(b$$R
(b$$r
(B8)"\
(B9."]
(d()d)
(D0(b
(D8("
(E// _
(E</ =
(E</ =.
(in inuits of 0.1 MTU)
(null)
(p6)p7
(r #R
(r"#R
(r#%b
(r#&R
(R.$"
(rw+`
(T:/@8(@9
(T\)`
(T\)p
(T5(T6
(u</@=
(u</@=.
(V9/2
(x!Ly!az!n{!~"p
) #-B
) %* $& V% W
) ,$ $
) /'$
) /%$
) /)4
) :* ;
) [( \/ ]/$j($i)$h.P&
) a( b(4
) S)41*!
) z)5
)!))E
)!~,!
)"\+R
)"]+B
)"^&b
)"DC*
)$'.b
)$;,a
)$?*$>
)$?*$>(
)$h.P&$$
)$M(2
)$o(=
)$Q.p
)$Q/p
)& /2
)(!$*!
)(&5.2
)* Y+L
).b9-B
)`=y9
)`G(`F(
)+ xd
)0$*"
)0.+0/
)0'/0&&M
)0@+0A
)0A/ 
)1F*2 /2
)2*.2
)46'4Y+0W
)4y)4x
)5+*"
)6%.6&c
)6+/6,,r}*r~
)6p)6q/6
)Bb%\
)bL(bN
)BN*2
)bv$R7
)d G(!
)d N(!
)d!*B
)d!p/"
)d$*2
)d%(d"
)d/,. 
)d/'. 
)D?*D>
)D?*D>(
)D=' 6'D?
)d0"ra
)d0/r
)D1)D2
)d8)d@+dM
)d9)dA
)Dc,P
)Dc-P
)dD+2
)dP(R
)E<* =
)F!,F
)F?/A
)fS*`
)i6"2
)Microsoft Root Certificate Authority 20100
)p)PP
)P=y9
)p8+p9
)px,U
)r!$R
)r1%b
)r1(b
)rL(rN
)T}+`\d
)T1)T2
)t8+0Y
)TO(@
)tP(R
)tX(tY
)U|)U~.U})U
)u<*@=
)V3(B
)VO+J
* #(B
* $, -
* $+ %
* $+ %- V
* $+ V
* $X!
* 9- 8-
* A& 
* A[?
* AX0V
* V) W
* ydpb|
*"~)&
*%)&$N&$O&&
*%5)V
*&\)R
*&O/2
*(  , 
*)!2*"
*,rfd
*.0'h
*@$)@R
*@$+b
*@ydp?
*`%*T
*`k,`l-`m
*0") h
*00,01
*06&04.00)05(01
*08.09
*0Z/`
*2%.0
*4!*b
*4!-R
*6()6'
*6<)6=
*6>)6?
*b}+b~
*b4'b1,
*d!*B
*d&+d'
*D[+R
*f!+Qj}
*f5Xk|Xkh
*f9+ 
*pAXC
*r1(B
*RL%RN
*Rp$"
*rq+R
*t,) W)t;
*T,. W.T;
*t1*t2
*T5*T6
*TD+T;
*Th*Ti*U5*V
*TY,U
*V`*!
*V2)B
*V3)B
*V9+ 
, L* N
, s)"
, t,tt+
, Y*!
, Y+!
,!((!
,!}+rJ
,!~(!
,$`*,e
,$z&$"*$ *$!,$
,(D,*D4
,,$x+I6
,.A0"A1
,/A0"A1
,`V,T
,+@n,@o
,+Pn,Po
,0(0A(
,04-05
,08-09
,0B.0@/0<(0A)0=
,0D.0E
,0D-0E. i
,0X*O
,0X<Ad
,2#+b
,2%/0
,6%.2%d
,6<*M
,69* p+
,6E+1
,dT+0X
,DV+P
,FO"FN
,Fv*B~
,FX'|
,h%\h!Yh"Vh&Sh#Pi$A"
',H{qF
,po+"
,R#+Bu
,r/+"
,r4+B
,Rq*r%
,T<*A
,T1,T2
,v~*B
,V0+B
,V1+B
,X< w
,zdaF67qlDatp6yOzQumfwngwfJJoWzD3p9Vz8okD1Q8=0Z
. ", #
. %# $
. ;+0
. 6.dK(f
. A' @
. G' F'
. g/ f/
. h-0"~
. h-0U
. U'"
. V/ U/$
. W- V
. Y-!
-.!"*
.#,8s
'.$ .$!
.$>#P&
.$9&$;
.&]-R
.&t."v
.)qt(!/"!.
.-,8}
.@}-B
.`\-`]
.0 )0!
.0$(0%
.0$/0%
.0,(0-
.0,/0-
.0@/0A
.00(01%!2
.00cfg
.0D/0E
.0H/0I
.0N/0O
.1}*1y,
.2(-2&)0
.2')B
.2'*0
.2',2
.2'+@
.4$.4&
.4D-b
.4N.4*.4+
.6%%6&
.b8-B
.bD-aw
.bq-RP
.D,- W
.D_*R
.D2.D=
.data
.E<* =
.gfids
.idata$2
.idata$3
.idata$4
.idata$5
.idata$6
.kmdfclassbind$a
.kmdfclassbind$c
.kmdfclassbind$d
.kmdftypeinit$a
.kmdftypeinit$c
.p4/p5
.pdata
.P-r9
.pv/pp(py
.qx-qw
.R$,r
.Rd-"9,Ra
.rdata
.rdata$zzzdbg
.rsrc$01
.rsrc$02
.T6&T7-@6.@7
.text
.text$mn
.text$mn$00
.text$mn$21
.text$s
.u<*@=
.V/-B
.V9+ 
.v9+ 
.vv,r~
.xdata
/ ",!
/ :( ;
/ >. ?
/ 4. %
/ 6&m
/ A- @-d&/d'+ C* B*d(+d)( E) D)d*(d+`
/ Q' P* 
/ Q& P* 
/ Y(L
/!~/%~
/!9-!;+!8
'/$ /$!
/$A($@-
/&t-"v
/.pt.$d-
//2'd
/@].@\+-
/@|,@{-
/@>.@?
/`!.`
/0<. 
/01&\H
/03+01.07-06)00
/0C.0B-0A*0=
/0D(0E
/0F(0G
/0L(0M
/0T(0U
/41( 4(5
/4A(4@
/6()6'
/6)/6*
/6)/6*/u
/69- l.
/7 /7@/7`#=
/7 /70#=
/D,.0W+
/DA(D@-
/dH*2
/dL/d@)dM
/ed.0".tJ
/ek/ej$
/f!(Qj}
/F9+ 
/FK-2
/p~(p
/rs.vr
/t,. W*
/T,+ W+T;
/T<-A
/TB*2
/tS.tR
/tS.tR,`
/tt/tw/tz
: "BK
: ( "
: ,B9
:(B7(F7$B7c
:)@x*
:*BF*6
:.%#)%$
:_*Q)
:`$V9/2
:`-29
:`'l7
:lehc
;(r7(
;`)b9
;`-29
;`w?')
;`w?*)
;`w?,)
;`wO,)
;PuMH
;U}]X
;U}]XQ|
;U}]XT|
;U}]XW|
;U}Rich
? .R9/
?$$0$$1( T-"
?PbM@$
@' =& 2
@"p[c
@#b#"R
@&^ZQ
@( C- B
@(b'"R
@) Yd
@*6<)6=
@*6>)6?
@, +~
@.t@-tI+u'*
@[rFe
@{0/r
@>p(!
@0%L 
@0($'.b
@0($@
@0(%2,
@0(4!
@0(4)
@0(4:
@0(47`
@0(4N
@0(d )d&
@0(D0
@0(D3(D2(D1
@0(d9(d:(f
@0(DT+ h+DU.!6.E,/!7
@0(t0-
@0(T4/T.*T-&T/
@0(TT
@0h"Gh#Qh$Yh%ch&th'
@0nbg
@5p(B
@89tDH
@8h0t&H
@A^_^
@A_A^]
@A_A^_
@A_A^A\
@A_A^A]A\_^]
@a0$f
@A0)b
@b0(F
@b0+&:
@C0/aR
@fp-U
@g) ,,
@g/ ,*
@Gp,"
@J0(61
@J0(V
@Op.r7/
@Op/r7/
@QSFP28-100G-2M  
@QSFP28-30-01    
@s0,$W
@s0,DW
@s0.F
@SUVWATAUAVAWH
@SUVWATAVAWH
@SUVWAUAVAWH
@SUVWAVAWH
@SUVWAVH
@SUVWH
@SVWATAUAVAWH
@SVWATAVAWH
@SVWAVAWH
@SVWH
@USVWATAUAVAWH
@USVWATAVAWH
@USVWAVAWH
@USVWAVH
@Vp-&
@Vp)6'
@Vp)D
@vp.R
@vp/R
@Vp+f
@wp-%
@ZpM.0
[ |+R
[ 0+R
[#@-Q
[%u Port card] bcm84856_loadsequence :Download completed after %u loops for port %u
[%u Port card]hw_bcm84856_check up_running (port=%u :loop_cnt=%u )
[%u] unable to execute internal DCB_IEEE_CMD
[) Eh
[*0/e
[>P/"~(2F
[4D.B
[E'P.
[fini]
[function "0/*"]
[function "1/*"]
[function "1023"]
[function "2/*"]
[function "3/*"]
[function "4"]
[function "4/*"]
[function "6"]
[function"0"]
[function"0/*"]
[function"1"]
[function"1/*"]
[function"1023"]
[function"2"]
[function"2/*"]
[function"3"]
[function"3/*"]
[function"4"]
[function"5"]
[function"6"]
[g_#c
[global]
[P/\@
[port "0"]
[port "1"]
[port "2"]
[port "3"]
[port"0"]
[port"1"]
[port"2"]
[port"3"]
[pXhI
[pYa1
[RP-!5,1
[vP+"
[y7+A7
\$ A+
\$ UVWATAUAVAWH
\$ UVWAVAWH
\$0E3
\$8Hc
\* %- $
\SystemRoot\System32\t5-config.txt
\SystemRoot\System32\t5fw.bin
\SystemRoot\System32\t6-config.txt
\SystemRoot\System32\t6fw.bin
]fP/!
]Pe\E
]QYI|
^,\8|
^,00e
^p#%4.
_(R.&"
_0)!7
_GetDataTypeInfo() returned error: %d
_hw_cim_flash_memcpy: dst 0x%08 offset 0x%08x size %u, width of %u is not supported
_hw_cim_flash_memcpy: memcpyX end
_hw_cim_flash_memcpy: memcpyX start
_hw_cim_tsch_ch_rate_percent[%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u)
_hw_mc_init_mc: error, ret %d
_hw_mc_init_mc_fpga[%u]: error %d
_hw_tp_pgmngt: tx_page_max %u rx_page_max %u pstructs %u size %u
_mpartition_banks_mc0: nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB)
_mpartition_banks_mc1: nbanks_pmtx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_mpartition_banks_mcX: nbanks_pmtx %u (%uMB) nbanks_pmrx %u (%uMB) nbanks_others %u (%uMB) nbanks_fw %u (%uMB)
_pXLtd
_Vf_NICAllocatePcieResources
`- 0-
` AUAVAWH
` UAVAWH
`&$Z)
`( 0'
`) Eh
`* %- $
`* 6d
`, !-
`-,%5*$h
`[63c
`+@,#
`+@,c
`+<QY
`+1/.
`+PB(R
`+r4-"
`0*@(d
`0*< m
`0*PC
`0*r7*
`0,$;c
`0,$<`
`0,$H
`0,$T%r
`0,$W
`0,%5
`0,4".B
`0,4@$@&
`0,45,48,49
`0,6%c
`0,6),6*,u
`0,D<`
`0,D0
`0,D4
`0,D5(D2
`0,T1,T2
`0,t3,t
`0,t4(00
`0,t6c
`0,tL-tK+0
`0,V<
`0[%p
`0[?I
`0[@]
`0[@K
`0[0l
`0[f>
`0[J@
`0[jSc
`0[mSc
`0[nq
`0[pI
`0+ o
`0+<(
`0+r7+
`0dQo
`0X"9.p
`0X)9c
`0X/>(
`0X?&
`0X[Y+
`0X\_*
`0X\c
`0X\Fc
`0X\h
`0X\m
`0X]Gc
`0X^a
`0X_i*
`0X_u*
`0X`2)
`0X}t
`0X0`
`0X1(
`0X3d
`0X3l
`0X7\
`0X7O
`0XAA
`0XaB
`0Xaj*
`0Xbk+
`0XD'
`0Xg|&
`0XH>
`0XhA*L4
`0XiC
`0Xim
`0Xj.
`0Xk[
`0XK{
`0Xka
`0XkT
`0XKV"
`0Xl.
`0XL~
`0XmI
`0Xmn
`0Xn7f
`0Xnr
`0Xo'
`0Xo"$
`0Xo+
`0XoQ
`0Xp:f
`0Xp[f
`0Xp5f
`0XpEf
`0Xpff
`0XpKf
`0Xplf
`0XpN
`0XPT$
`0XpVf
`0Xpwf
`0XrA
`0XRoc
`0Xsm
`0XsU.
`0Xt=*
`0Xt6*
`0XvC
`0XVu(
`0XW_
`0XWc
`0XwI
`0XWU
`0XWw
`0XWZ
`0XXr'
`0XY`
`0XYb)
`0XYk*
`0Xyw+<
`0XZm
`0XZn
`0Yhp
`0YkA
`0Yl~
`0Ylmc
`0Yng
`0Yno*lD
`0YpD,
`0YsQ
`0Ysw
`0ZJj
`0ZMb
`0ZME
`0ZMH
`0ZMT
`0ZMv
`0ZMy
`0ZOs
`0ZP@
`0ZP+$M
`0ZRa&m
`0ZTk*
`0ZU\
`0ZUY
`8+A'
`A^_^[]
`h````
`PAGEFW
`'TS+PO
{6 )"
{N,%5
{p,%7|
{qV|qS
|$ AVH
|$ E3
|$ UAVAWH
|$(A^
|$@@2
|$0E+
|$0Uu0
|$8D;
|$8E3
|$P A
|.0+e
|/7i'4(0
|+@o,
|0(r7(
'|8-p
|A|-"
|hK,_
}!~~!{
}'$9+ :
})T-0 .0"
}* Me
}+ Me
}A_."
}qGvqD'
~?wd`t
~0%&~
~gG}gD
~gI}gF|gC/ $
~Kn"R
+ "* #
+ $)1
+ %- V
'+ %(
+ O) M+
+ P*m
+ S- 
+ T*-
+ t+4X
'+ t+4X
+!".!
+!4, 
+"s)"
+$$+ &*
+%% '$P( 
+%2*$
+($:($;(% (&
+) =-!
+) O( M
+/r7/
-+@o,
+@S*@-
+`!*` 
+`W+T
++Bo,!
+<HXd
+0 ,0!
+0%,0V
+2 $0
+4,+4/+4M
+4;+4
+4N+4*+4++6
+6%+6&+u
+6=)M
+A@,@~
+b!#`
+B#-@
+b-)R
+b},b~
+B0-@
+d *"
+d<(2
+d>(dB
+d4+"
+d6/d8
+D7+D6
+dFp)
+DV*P
+DZ-@b
+p={a
+r#*b
+r0,p
+r1*R
+rK*rLc
+rM*rN
+T,( W(T;
+T1+T2
+t5+t6
+TF-PN
+tW*tV
+tW*tV(`
+Ud*p
+V1*B
+V2*B
+v9+ 
+v9+v8/
<(%%.$L
<(D\-
<,4z*4 *4!,4
<. n/ o
<.@n/@o
</PCIRt
<@r~H
<@t%H
<@tjH
<@u(H
<@u)E9n@E
<@u.H
<`uZD
<0}qF
<0m:@
<0yq}*
<Pu"H
<Pu*A
<Pu19yPt
<Pu1D
<Pu2A
<PuDM
<PueA
<XtP<dtL<st<<utD<xt@
=&m )
=(d:+d7/d;)d9
=`$ `
==> received data fc id 0x%x flowc_iconn_flags 0x%x len 0x%x
> -29
>-*@-
>,@n.@l/@o(@p)@m-@q
>.0V-0W
>`(4&$4'
>`+<QXd
>http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0
>http://www.microsoft.com/pki/certs/MicTimStaPCA_2010-07-01.crt0
>If%m
>P)29
0"FE"FD"FC"FB#BK#E|#E}#E~#E
0#dT+
0#f9c
0#Ll(0
0$"=#"=
-0&)!
0("=,"=
0(0Th
0(2L#2N
0(7@(7D(7H(7L#=
0(7@(7H#=
0(70(74(78(7<#=
0(70(78#=
0(r7(
0)@,h
0*r7+
-0,.0-
0.`- "
0/4x+5)
0[{{*2
0+r7+
-0>,0<+0@.0=/0A
00&$d,0
00&4:
00&F!&F#
00&F!,F
00( \
00*1.e
000004B0
00m9.
0123456789abcdefABCDEF
0123456789abcdefghijklmnopqrstuvwxyz
0-70-74-78-7<#=
-08(09
-08(09*
-08.09
0A^_^
0A_A^_
0A_A^A\
0A_A^A\_^
0A_A^A\_^][
0A_A^A]
0A_A^A]_^][
0A_A^A]A\]
0A_A^A]A\_
0A_A^A]A\_^]
0d Zh!L
-0D(0E
0d1,d0
-0H.0I
-0L/0M
0m:*)a
0s!`"
0x!Iy!Vz!`{!m"p
0Xk=c
1 Gbps full duplex
1(0&0
1(A~d
1)px,U
1,0*0
1@/0B
1+@nd
1+2%,2j
10 Gbps full duplex
10.0.10011.16384
100 Gbps full duplex
100 Mbps full duplex
100701213655Z
10h!Th"Q
111019184142Z
1111451101      
1111451201      
1111451251      
1111451301      
1111453201      
1111453301      
1111453401      
1111453501      
180703204550Z
180823202633Z
190726204550Z0p1
191123202633Z0
1http://www.microsoft.com/PKI/docs/CPS/default.htm0@
1'P+ 
2&@5(@6)@7)
2( \) ]
2($!($ (%
2, .+!
2. 0'
'2]#2\
2+`0+
-2=/2<
20180915045350.126Z0
20180915082128Z
20180916082128Z0t0:
229879+4379540
25 Gbps full duplex
250701214655Z0|1
261019185142Z0
2'b~(b
3)2:n
3*p<i
3,6|+2y+6{
3-1).0
3d79)
3t1](0
3t1U(0
4#E|#E}#E~
-4$,b
4*  + !)! 
4*0<h
4*ev'e{%ex%ey%e
4.@V-@W+0
'4-.4"
-4/.4%
-4;-4
40 Gbps full duplex
4h$G.0
-4H,b
-4W)-
5 %"J
5 *,H
5 , Q
5 hA\hBQ
5*0<h
5`(< 
5+@nd
5+TCc
6 ) z)5
6 )0;+0F
6 )P(
6 * ,
6 *0;,0F
6 *bI
6 *L.
6 +A7
6"6*&
6(%")%
6(2yd
6) !("
6)0Ei
6)T#(
6)T#`
6* /d
6.9.12.400
-6;+M
6`$$;$$<%$D* 
6`$$0$$1( T-"
6`%$0%$1-"
6`($h/$
6`(@$
6`)$6
6`*@:+@;
6`.  
6`/ :
6`+rI,
'6<'6=, 
6'0 *1
7 ,`q+B!
7 .@P
7 .d#-d'
'7 '7@'7`#=
'7 '70#=
7 e.L
7 ZwE
7'$9+ :
7`#$`
7`*PC
700WP
-70-78#=
8(R0)2
8,$;+0
8.f~c
8+2&f
80'$<
80'$6'$A
80%<0
80,R:
80/b6
80i2#$b
8A_A^A]A\_^][
9)2Jd
9*@:+@;
9.r7.
9\$Pr
9_Lu38
9D$@ulE
9D$`t
9D$HtZ
9nPtRH
9pY{X
9t$`t
9Y v?
a- ,+!
A!Rq{
A# &'E
A#N*M
a&TCc
a(0&t
a)0.e
a/`\d
A^_^[]
A^_^][
A^A]_
A^A]_^]
A_A\]
A_A^]
A_A^_
A_A^_^[
A_A^_^[]
A_A^_^]
A_A^_^][
A_A^A\
A_A^A\_]
A_A^A\_^
A_A^A\_^[
A_A^A\_^[]
A_A^A\_^][
A_A^A\H
A_A^A]
A_A^A]A\]
A_A^A]A\_
A_A^A]A\_^[
A_A^A]A\_^[]
A_A^A]A\_^]
A_A^A]A\_^][
A_A^A]A\_H
'a~"a
A+6;)B
a0) \
A0*r9
a0,v9
a0[<3c
a0[=&
a0X.z
a0XKK
a0XTi
a0X-V
a0XWh
a-1/n
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/
abort WR on ssn 0x%x did not find WR with cookie 0x%x%x
abort WR on ssn 0x%x was issued on xchg 0x%x with rx_id 0x%x in wrong state 0x%x
abort/close WR with cookie 0x%lx was issued on ssn 0x%x in wrong state 0x%x
ABTS ACC awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x iqid 0x%x
ABTS fake Rsp: loc 0x%x ox_id 0x%x rx_id 0x%x
ABTS while awaiting PRLI Rsp: flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
ADAP invalid
Adding match-all clip entry @ loc 0x%x/%d
addr %s port %s tag %s
aec_fsm[%u] : DONE
aec_fsm[%u] : Local fault while waiting for link status 0x%x : 0x%x
aec_fsm[%u] : Remote fault cleared while waiting for link status 0x%x
aec_fsm[%u] : Remote fault while waiting for link status 0x%x
aec_fsm[%u] : state START (sigdet %#x)
aec_fsm[%u] : TRAINING_COMPLETE
aec_fsm[%u] : Transitioning to COEF_STATUS_UPADTE
aec_fsm[%u] : transitioning to TRAINING
aec_fsm[%u] : Transitioning to TRAINING_LOCAL
aec_fsm[%u] timed out training FSM_STATE_0 0x%x, _1 0x%x _2 0x%x _3 0x%x, Link Status 0x%x
aec_fsm[%u] timed out training, Link Status 0x%x
aec_retry_cnt
after vfid fixup hw pf bitmap 0x%02x
after vfid fixup, vfid bitmap 0x%08x:0x%08x:0x%08x:0x%08x
Ag-`N.`O
Ah ha...double free ox_id 0x%x, rx_id 0x%x
Allocating: Pages:%d: PageLength:%d*4KBs, TotalSize:%d MB
AllocDumpBuffer
an_aec_time
an_dis
ap[+4
ap[ur
ap[y|-2(c
apZM>
Arb_Req_FSM0
Arb_Req_FSM1
Arb_Req_FSM10
Arb_Req_FSM11
Arb_Req_FSM12
Arb_Req_FSM2
Arb_Req_FSM3
Arb_Req_FSM4
Arb_Req_FSM5
Arb_Req_FSM6
Arb_Req_FSM7
Arb_Req_FSM8
Arb_Req_FSM9
arb0_ci0_Gnt
arb0_ci1_Gnt
arb0_ci10_Gnt
arb0_ci11_Gnt
arb0_ci12_Gnt
arb0_ci2_Gnt
arb0_ci3_Gnt
arb0_ci4_Gnt
arb0_ci5_Gnt
arb0_ci6_Gnt
arb0_ci7_Gnt
arb0_ci8_Gnt
arb0_ci9_Gnt
arb1_ci0_Gnt
arb1_ci1_Gnt
arb1_ci10_Gnt
arb1_ci11_Gnt
arb1_ci12_Gnt
arb1_ci2_Gnt
arb1_ci3_Gnt
arb1_ci4_Gnt
arb1_ci5_Gnt
arb1_ci6_Gnt
arb1_ci7_Gnt
arb1_ci8_Gnt
arb1_ci9_Gnt
arb2_ci0_Gnt
arb2_ci1_Gnt
arb2_ci10_Gnt
arb2_ci11_Gnt
arb2_ci12_Gnt
arb2_ci2_Gnt
arb2_ci3_Gnt
arb2_ci4_Gnt
arb2_ci5_Gnt
arb2_ci6_Gnt
arb2_ci7_Gnt
arb2_ci8_Gnt
arb2_ci9_Gnt
arb3_ci0_Gnt
arb3_ci1_Gnt
arb3_ci10_Gnt
arb3_ci11_Gnt
arb3_ci12_Gnt
arb3_ci2_Gnt
arb3_ci3_Gnt
arb3_ci4_Gnt
arb3_ci5_Gnt
arb3_ci6_Gnt
arb3_ci7_Gnt
arb3_ci8_Gnt
arb3_ci9_Gnt
arp_recv: in_attr.ipv4.addr:0x%x, ahdr.sip:0x%x
arp_recv: ipid [0x%x], in_addr.addr [0x%x], sip [0x%x], rip [0x%x], arp_op [0x%x]
Atime
AttackFilterEnable
authenticate_target: Incorrect password
AuthMethod
Auto-negotiation Failure
B )B9
-B /B
B" Mz)S
-b$,R
b%2I&b
B&)B9
B.reloc
b.rsrc
b/)1)
B:%02d D:%02d F:%02d I:%02d
B0(dB
b0(f 
B0(TBd
B0)6N
B0)6N/"
b0[H!
B0h2L
b9d"$
bad FlowC %d on established connection
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x len16 0x%x versus expected len16 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%02x ramask 0x%x cmd ramask 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x > LASTC2E 0x%x
bad mailbox cmd: pfn 0x%x vfn 0x%x; opcode 0x%x is valid post device init only
Bad Reason Code
Bar%d Addr: %#llx Length: %d
Bar%d VirtAddr: 0 PhysAddr:%#llx Len: %d
bar2throttlecount
bar2throttlecount = 500
bar2throttlecount=500
base_mac_pf
basicvirtual
bcm84856_init[%u]
bcm84856_loadsequence: done loading image (0x%x)
bcm84856_loadsequence: Started
bcm84856_loadsequence: Upload image to PHY on-chip memory
bcm84856_loadsequence:DOWNLOAD FAILED (lo = %#x, hi=%#x, cnt=%u)
bean/aec complete %u
bean/aec complete (retry: %u)
bean_fsm[%u] : DL 40G Negotiation Error - Attempting to continue
bean_fsm[%u] : entering state BASEP_HANDLE
bean_fsm[%u] : entering state EXT_NXP_HANDLE
bean_fsm[%u] : entering state NXP_HANDLE
bean_fsm[%u] : entering state WAIT_COMPLETE
bean_fsm[%u] : entering state WAIT_FOR_NULL_PAGE
bean_fsm[%u] : entering state WAIT_SIGDET
bean_fsm[%u] : FEC local 0x%x, negotiated 0x%x
bean_fsm[%u] : IEEE speed 0x%x, FEC remote 0x%x, negotiated 0x%x
bean_fsm[%u] : state DONE
bean_fsm[%u] : state RESTART1
bean_fsm[%u] : state RESTART2
bean_fsm[%u] : state RESTART3
bean_fsm[%u] : state START (count = %u)
bean_fsm[%u] TIMEOUT; state %u eth_status %#x bean_status %#x hss sigdet %#x retry_cnt %u
bean_fsm[%u] TIMEOUT; state %u eth_status %#x bean_status %#x PCS_DEBUG0_RO %#x, AN_STATE 0x%x, hss sigdet %#x retry_cnt %u
bean_fsm[%u]: Didn't receive unformatted next page. Exiting
bean_fsm[%u]: PEER is done with NPs without 25/50G. Entering state WAIT_COMPLETE
bean_fsm[%u]: PEER is done with NPs. Entering state WAIT_COMPLETE
bejW+
bg_mem
bg_mem = 25
bg_mem=25
BgP-08(09
BIzG{
Bk)00
blink_refcnt=0x%x
bootstrap firmware took %u msecs to run
-bp,b
BP_AP
BP4_AP
BP40_BA
Broadcast mode turned ON 
BrP+2B
BT_SGMII
BT_XAUI
BT_XFI
Buffer short
bufm_init: n %u bufll64int_size 0x%x
bufm_init: not enough memory to allocate bufll64 buffers
bufm_init: not enough memory to allocate internal bufll64 buffers
BUSY timeout readingCIM_HOST_ACC_CTRL
BVP, 
Bytes)
C )B9
C$6|$6{*2
c)2Jd
C.@(e
C`)B9
C~/0B.0A+0C
C+2Jd
C<-A'
c0,55,
c0,TB
C7)A)
c8#$M
Calculation out of bounds furing init: %#x %#x %#x
Callback function undefined
cancel fcb:%x scb:%x state:%x
cannot allocate offloaded filter connection
cannot allocate offloaded filter IPv6 connection
Cannot get channel rate %u with configured granularities. Check config file
Cannot get class [%u/%u] rate %u with configured granularities. Check config file
Cannot get class [%u/%u] rate/percent %u/%u with configured granularities. Check config file
Cannot get rate %u with configured granularities. Using lowest possible tick %d
cclk not defined
cctrl
cd`Jc
CDumpCompressData(): Buffer %d is to big, max size is %d
CDumpGetFreeSpaceOffset(): No free space available.
cf_parse: file memtype 0x%x memaddr 0x%x mapped @ %p:
cf_prep: error, ret %d
cfgbH
cG(1)
CH_ALERT: %s (0x%x)
CH_ALERT: %s FIFO parity error
CH_ALERT: %s uncorrectable ECC data error
CH_ALERT: FW assertion at %.16s:%u, val0 %#x, val1 %#x
CH_ALERT: MA address wrap-around error by client %u to address %#x
CH_ALERT: MA parity error, parity status %#x
CH_ALERT: SGE parity error (%#llx)
CH_ALERT: T4 rev 1 chip is no longer supported
CH_ALERT: XGMAC %d Rx FIFO parity error
CH_ALERT: XGMAC %d Tx FIFO parity error
ch_cl_rate[%u/%u]: capped class rate from requested %u to configured (effective) channel rate %u
ch_cl_rate[%u/%u]: capped deficit_incr from required %u to %u; rate %u (eff %u) deficit_max %u
ch_cl_rate[%u/%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u) deficit_max %u
ch_cl_rate[%u/%u]: tick %d/%d, deficit_incr %d, eff %d
CH_ERR: boot config data %s failed %d
CH_ERR: boot image download failed, error %d
CH_ERR: boot image encroaching on firmware region
CH_ERR: Boot image missing signature
CH_ERR: boot image too small/large
CH_ERR: bootcfg file too large, max is %u bytes
CH_ERR: cfg file too large, max is %u bytes
CH_ERR: command %#x in mailbox %d timed out
CH_ERR: config file %s failed %d
CH_ERR: corrupted firmware image, checksum %#x
CH_ERR: corrupted VPD EEPROM, actual csum %u
CH_ERR: Could not set Ringbackbone, err= %d
CH_ERR: Device %d is not supported
CH_ERR: Device didn't become ready for access, whoami = %#x
CH_ERR: erase of flash sector %d failed, error %d
CH_ERR: failed to correctly write the flash page at %#x
CH_ERR: firmware download failed, error %d
CH_ERR: Firmware reports adapter error: %s
CH_ERR: found VALID command in mbox %u: %llx %llx %llx %llx %llx %llx %llx %llx
CH_ERR: FW doesnot support ringbackbone features
CH_ERR: FW image (%d) is not suitable for this adapter (%d)
CH_ERR: FW image has no data
CH_ERR: FW image size differs from size in FW header
CH_ERR: FW image size not multiple of 512 bytes
CH_ERR: FW image too large, max is %u bytes
CH_ERR: Handle Port Information: Bad Command/Action %#x
CH_ERR: ISSI Flash Part has bad size, ID = %#x, Density code = %#x
CH_ERR: Macronix Flash Part has bad size, ID = %#x, Density code = %#x
CH_ERR: Micron Flash Part has bad size, ID = %#x, Density code = %#x
CH_ERR: missing VPD keyword EC
CH_ERR: missing VPD keyword NA
CH_ERR: missing VPD keyword PN
CH_ERR: missing VPD keyword RV
CH_ERR: missing VPD keyword SN
CH_ERR: Need MPS Buffer Group Map for Chip %0x, Nports %d
CH_ERR: PCI header missing signature
CH_ERR: Querying FW using Ring backbone params command failed, err=%d
CH_ERR: Requested Port Capabilities %#x exceed Physical Port Capabilities %#x
CH_ERR: Requested Port Capabilities %#x rejected, error %d
CH_ERR: SGE error for queue %u
CH_ERR: SGE UNCAPTURED_ERROR set (clearing)
CH_ERR: Unable to retrieve Flash parameters ret = %d
CH_ERR: Unsupported chip version %d
CH_ERR: Unsupported Flash Part, ID = %#x
CH_ERR: Vendor ID missing signature
CH_ERR: VPD read of address %#x failed
CH_ERR: VPD still busy from previous operation
CH_ERR: VPD write of address %#x failed
CH_ERR: Winbond Flash Part has bad size, ID = %#x, Density code = %#x
CH_INFO: Bootstrap version: %u.%u.%u.%u
CH_INFO: Chelsio %s rev %d
CH_INFO: Expansion ROM version: %u.%u.%u.%u
CH_INFO: Firmware version: %u.%u.%u.%u
CH_INFO: No bootstrap loaded
CH_INFO: No Expansion ROM loaded
CH_INFO: S/N: %s, P/N: %s
CH_INFO: Serial Configuration version: %#x
CH_INFO: TP Microcode version: %u.%u.%u.%u
CH_INFO: VPD version: %#x
ch_rate[%u]: capped tick from required %u to supported %u; rate %u (eff %u) deficit_incr %u tick %u
CH_WARN: %s: idx %d NOT supported.
CH_WARN: %s: T4 NOT supported.
CH_WARN: Attempt to update new Transceiver Module settings failed
CH_WARN: bist: 0x%x, status %llx %llx %llx %llx %llx %llx %llx %llx %llx.
CH_WARN: edc%d err addr 0x%x: 0x%x.
CH_WARN: Firmware failed to return Configuration Space register %d, err = %d
CH_WARN: idma state %d unknown
CH_WARN: idma state %s
CH_WARN: MPS Port Index %d >= Nports %d
CH_WARN: No firmware loaded
CH_WARN: No TP Microcode loaded
CH_WARN: SGE register %#x value %#x
CH_WARN: TP E2C Channel Port Index %d >= Nports %d
CH_WARN: Unable to read PCI-E Memory Window Base[%d]
CH_WARN: WARNING: Flash Part ID %#x, size %#x < %#x
CH_WARN_RATELIMIT: %s (0x%x)
CH_WARN_RATELIMIT: %u %s correctable ECC data error%s
CH_WARN_RATELIMIT: Port %d link down, reason: %s
CH_WARN_RATELIMIT: Unknown firmware reply %d
CHAP,None
CHAP_A
CHAP_C
CHAP_C: digest expansion error
CHAP_I
CHAP_N
CHAP_N: Target userid mismatch
CHAP_R
CHAP_R: digest expansion error
checksum
checksum = 0x6f4a2d9b
checksum = 0x7632c817
checksum = 0x9cb3a8ce
checksum = 0xd24280b8
Checksum mismatch
checksum=0x140937c9
checksum=0x36228c7b
checksum=0x64f3def4
checksum=0x7dc4dcd
Chelsio %s Function on Port#%02d
Chelsio Adapter Firmware Version %d.%d.%d.%d
Chelsio Adapter TP Version %d.%d.%d.%d
Chelsio Communications
Chelsio Communications Unified Network I/O Controller
Chelsio FW RUNMEM DEBUG=0 (Built Wed Mar 21 01:39:55 PDT 2018 on vnc4.asicdesigners.com:/home/firmware/cvs/fw-release), Version T5xx 01.12.09.00
Chelsio FW RUNMEM DEBUG=0 (Built Wed Mar 21 02:06:02 PDT 2018 on vnc4.asicdesigners.com:/home/firmware/cvs/fw-release), Version T6xx 01.12.09.00
Chelsio T5/T6 Driver Version %d.%d.%d.%d
Child Rev/Size (%#x/%u) not equal to VBD (%#x/%u)
chnet [%d/%d] free l2t entry: idx %u, refcnt %u
chnet [%d/%d] get l2t entry: idx %u, refcnt %u
chnet [%d/%d] l2t alloc l2tent 0x%x, idx %u, refcnt %u
chnet [%d/%d] put l2t entry: idx %u, refcnt %u
CHNet 1.00
chnet find ip6 l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet find l2tent not valid, 0x%x, idx %u, state 0x%x, retry count %u
chnet ip6 l2tent find err
chnet l2tent %0x, idx %u, refcnt %u
chnet l2tent 0x%x, idx %u, refcnt %u
chnet l2tent find err
chnet_arp_recv: ip conflict detected
chnet_arp_recv: pid [%u], vlan [0x%x], arp op [0x%x], sip [0x%x], rip [0x%x] l2dev_fc->flowc_id %x l2dc->in4_dev.in_addr.addr %x
chnet_find_ip6_l2t_entry: find prefix match [%04x %04x %04x %04x]
chnet_find_ip6_l2t_entry: prefix len 0, directly reach daddr
chnet_find_l2t_entry: daddr [%08x], [0x%08x], local network [%d]
chnet_l2dev_up_mb_cb: rc [%d], port [%u], state [%u], cookie [0x%x]
chnet_l2t_update: in delayed_processing, l2tent [%08x]
chnet_l2t_update: l2dev_fc [0x%x], l2dev_fc->flowc_id [%u] l2dev_fc->flowc_flags [0x%x], intf [0x%x]
chnet_l2t_update: l2t_update request sent l2tent [%08x], l2tent->idx [%d], l2tent->vlan [%d]
chnet_l2t_update_cache: both ip4 and ip6 addr cannot be null
chnet_l2t_update_cache: l2t entry idx %u, state 0x%x
chnet_l2t_update_cache: l2t ip4 entry not found
chnet_l2t_update_cache: l2t ip6 entry not found
CHT4BUS\Chelsio
CHT4BUS\cht4iscsi
CHT4BUS\cht4ndis
CHT4BUS\cht4ndisws
cht4vbd.sys
CHT4VFX.SYS
cht4vx64.pdb
CHT5BUS\chiscsi
CHT5BUS\chiser
CHT5BUS\chmirror
CHT5BUS\chnet
CHT5BUS\chnetws
CHT5VF\chnet
CHT5VF_NON_WIN_HOST\chnet
CHT6BUS\chiscsi
CHT6BUS\chiser
CHT6BUS\chmirror
CHT6BUS\chnet
CHT6BUS\chnetws
Chttp://www.microsoft.com/pkiops/crl/MicWinProPCA2011_2011-10-19.crl0a
chvbd(%06x%02d%02d)
chvbdx64
ci0_arb0_Req
ci0_arb1_Req
ci0_arb2_Req
ci0_arb3_Req
ci0_dm0_wdata_vld
ci0_dm1_wdata_vld
ci0_dm2_wdata_vld
ci0_dm3_wdata_vld
ci1_arb0_Req
ci1_arb1_Req
ci1_arb2_Req
ci1_arb3_Req
ci1_dm0_wdata_vld
ci1_dm1_wdata_vld
ci1_dm2_wdata_vld
ci1_dm3_wdata_vld
ci10_arb0_Req
ci10_arb1_Req
ci10_arb2_Req
ci10_arb3_Req
ci10_dm0_wdata_vld
ci10_dm1_wdata_vld
ci10_dm2_wdata_vld
ci10_dm3_wdata_vld
ci11_arb0_Req
ci11_arb1_Req
ci11_arb2_Req
ci11_arb3_Req
ci11_dm0_wdata_vld
ci11_dm1_wdata_vld
ci11_dm2_wdata_vld
ci11_dm3_wdata_vld
ci12_arb0_Req
ci12_arb1_Req
ci12_arb2_Req
ci12_arb3_Req
ci12_dm0_wdata_vld
ci12_dm1_wdata_vld
ci12_dm2_wdata_vld
ci12_dm3_wdata_vld
ci2_arb0_Req
ci2_arb1_Req
ci2_arb2_Req
ci2_arb3_Req
ci2_dm0_wdata_vld
ci2_dm1_wdata_vld
ci2_dm2_wdata_vld
ci2_dm3_wdata_vld
ci3_arb0_Req
ci3_arb1_Req
ci3_arb2_Req
ci3_arb3_Req
ci3_dm0_wdata_vld
ci3_dm1_wdata_vld
ci3_dm2_wdata_vld
ci3_dm3_wdata_vld
ci4_arb0_Req
ci4_arb1_Req
ci4_arb2_Req
ci4_arb3_Req
ci4_dm0_wdata_vld
ci4_dm1_wdata_vld
ci4_dm2_wdata_vld
ci4_dm3_wdata_vld
ci5_arb0_Req
ci5_arb1_Req
ci5_arb2_Req
ci5_arb3_Req
ci5_dm0_wdata_vld
ci5_dm1_wdata_vld
ci5_dm2_wdata_vld
ci5_dm3_wdata_vld
ci6_arb0_Req
ci6_arb1_Req
ci6_arb2_Req
ci6_arb3_Req
ci6_dm0_wdata_vld
ci6_dm1_wdata_vld
ci6_dm2_wdata_vld
ci6_dm3_wdata_vld
ci7_arb0_Req
ci7_arb1_Req
ci7_arb2_Req
ci7_arb3_Req
ci7_dm0_wdata_vld
ci7_dm1_wdata_vld
ci7_dm2_wdata_vld
ci7_dm3_wdata_vld
ci8_arb0_Req
ci8_arb1_Req
ci8_arb2_Req
ci8_arb3_Req
ci8_dm0_wdata_vld
ci8_dm1_wdata_vld
ci8_dm2_wdata_vld
ci8_dm3_wdata_vld
ci9_arb0_Req
ci9_arb1_Req
ci9_arb2_Req
ci9_arb3_Req
ci9_dm0_wdata_vld
ci9_dm1_wdata_vld
ci9_dm2_wdata_vld
ci9_dm3_wdata_vld
CIM block EEPROM read
CIM block EEPROM write
CIM block read from CTL space
CIM block read from PL space
CIM block write to boot space
CIM block write to CTL space
CIM block write to flash space
CIM block write to PL space
CIM control register prefetch drop
CIM IBQ parity error
CIM illegal read
CIM illegal read BE
CIM illegal transaction
CIM illegal write
CIM illegal write BE
CIM mailbox host parity error
CIM mailbox uP parity error
CIM OBQ parity error
CIM PIF MA timeout
CIM PIF timeout
CIM request FIFO overwrite
CIM reserved space access
CIM response FIFO overwrite
CIM single EEPROM read
CIM single EEPROM write
CIM single read from boot space
CIM single read from CTL space
CIM single read from flash space
CIM single read from PL space
CIM single write to boot space
CIM single write to CTL space
CIM single write to flash space
CIM single write to PL space
CIM TIEQ incoming parity error
CIM TIEQ outgoing parity error
CIM TIMER0 interrupt
cim_la
cim_ma_la
cim_pif_la
cim_qcfg
cimla
cimmala
cimpifla
cimqcfg
class
clear
clip entry deletion failed at pos %u, ret %d
clk mode %d, ref_clk %u, dev.clk.core %u
Clnt_Num_FIFO_Cnt0
Clnt_Num_FIFO_Cnt1
Clnt_Num_FIFO_Cnt2
Clnt_Num_FIFO_Cnt3
close WR with cookie 0x%lx on ssn 0x%x;did not find WR with cookie 0x%lx
cluster
cmask
cmask = all
cmask=all
Cmd_In_FIFO_Cnt0
Cmd_In_FIFO_Cnt1
Cmd_In_FIFO_Cnt10
Cmd_In_FIFO_Cnt11
Cmd_In_FIFO_Cnt12
Cmd_In_FIFO_Cnt2
Cmd_In_FIFO_Cnt3
Cmd_In_FIFO_Cnt4
Cmd_In_FIFO_Cnt5
Cmd_In_FIFO_Cnt6
Cmd_In_FIFO_Cnt7
Cmd_In_FIFO_Cnt8
Cmd_In_FIFO_Cnt9
Cmd_Split_FIFO_Cnt0
Cmd_Split_FIFO_Cnt1
Cmd_Split_FIFO_Cnt10
Cmd_Split_FIFO_Cnt11
Cmd_Split_FIFO_Cnt12
Cmd_Split_FIFO_Cnt2
Cmd_Split_FIFO_Cnt3
Cmd_Split_FIFO_Cnt4
Cmd_Split_FIFO_Cnt5
Cmd_Split_FIFO_Cnt6
Cmd_Split_FIFO_Cnt7
Cmd_Split_FIFO_Cnt8
Cmd_Split_FIFO_Cnt9
Cmd_Split_FSM0
Cmd_Split_FSM1
Cmd_Split_FSM10
Cmd_Split_FSM11
Cmd_Split_FSM12
Cmd_Split_FSM2
Cmd_Split_FSM3
Cmd_Split_FSM4
Cmd_Split_FSM5
Cmd_Split_FSM6
Cmd_Split_FSM7
Cmd_Split_FSM8
Cmd_Split_FSM9
Cmd_Throttle_FIFO_Cnt0
Cmd_Throttle_FIFO_Cnt1
Cmd_Throttle_FIFO_Cnt10
Cmd_Throttle_FIFO_Cnt11
Cmd_Throttle_FIFO_Cnt12
Cmd_Throttle_FIFO_Cnt2
Cmd_Throttle_FIFO_Cnt3
Cmd_Throttle_FIFO_Cnt4
Cmd_Throttle_FIFO_Cnt5
Cmd_Throttle_FIFO_Cnt6
Cmd_Throttle_FIFO_Cnt7
Cmd_Throttle_FIFO_Cnt8
Cmd_Throttle_FIFO_Cnt9
CmdAddr0
CmdAddr1
CmdAddr10
CmdAddr11
CmdAddr12
CmdAddr2
CmdAddr3
CmdAddr4
CmdAddr5
CmdAddr6
CmdAddr7
CmdAddr8
CmdAddr9
cmdh_bye[%u:%u]: Unregistering HMA
cmdh_hma_cmd: HMA not enabled in the config file (hma_size=X in MBs)
cmdh_hma_cmd: Host memory already registered
cmdh_hma_cmd: Host memory should be atleast 1MB
cmdh_hma_cmd: Only %u pages supported
cmdh_hma_cmd: Only %u regions supported
cmdh_hma_cmd: page size should be power of 2
cmdh_hma_cmd[%u:%u]: mode %d HMA size %u
CmdLen0
CmdLen1
CmdLen10
CmdLen11
CmdLen12
CmdLen2
CmdLen3
CmdLen4
CmdLen5
CmdLen6
CmdLen7
CmdLen8
CmdLen9
CmdRdy0
CmdRdy1
CmdRdy10
CmdRdy11
CmdRdy12
CmdRdy2
CmdRdy3
CmdRdy4
CmdRdy5
CmdRdy6
CmdRdy7
CmdRdy8
CmdRdy9
CmdType0
CmdType1
CmdType10
CmdType11
CmdType12
CmdType2
CmdType3
CmdType4
CmdType5
CmdType6
CmdType7
CmdType8
CmdType9
CmdVld0
CmdVld1
CmdVld10
CmdVld11
CmdVld12
CmdVld2
CmdVld3
CmdVld4
CmdVld5
CmdVld6
CmdVld7
CmdVld8
CmdVld9
Coherency_Rx_FSM0
Coherency_Rx_FSM1
Coherency_Rx_FSM10
Coherency_Rx_FSM11
Coherency_Rx_FSM12
Coherency_Rx_FSM2
Coherency_Rx_FSM3
Coherency_Rx_FSM4
Coherency_Rx_FSM5
Coherency_Rx_FSM6
Coherency_Rx_FSM7
Coherency_Rx_FSM8
Coherency_Rx_FSM9
Coherency_Tx_FSM0
Coherency_Tx_FSM1
Coherency_Tx_FSM10
Coherency_Tx_FSM11
Coherency_Tx_FSM12
Coherency_Tx_FSM2
Coherency_Tx_FSM3
Coherency_Tx_FSM4
Coherency_Tx_FSM5
Coherency_Tx_FSM6
Coherency_Tx_FSM7
Coherency_Tx_FSM8
Coherency_Tx_FSM9
coiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x ttt 0x%x
coiscsi_ntarget
coiscsi_ntask
collect_mem_region
collecting debug entity[%d]: %s
Command/Reply
CommitLimit0
CommitLimit1
CommitLimit2
CommitLimit3
CommitReset0
CommitReset1
CommitReset2
CommitReset3
compact
CompanyName
compute_ctuple(): failed to setup filter ctuple
Config File checksum mismatch: [fini] csum=%#x, computed csum=%#x
Config file version=0x%x checksum=0x%x 
config_hma_offset_table: Each region needs to have multiple of 8 pages
config_hma_offset_table: HMA table write failed %d
config_hma_offset_table[%u:%u]: region[%u]: page_size %u, total size %u, base 0x%x
configuration file parser encountered error @ line %u:
configuration file parser found additional configuration after [fini]
configuration file parser: aec_retry_cnt value %d is not within the allowed limit of 1 to 254.Disabling it.
configuration file parser: an_aec_time value %d is bigger than allowed limit.Changing it to 10000 ms.
configuration file parser: pl timeout value is too large, changing from %u to %uusecs
configuration file parser: sge timer value[%d] is too large, changing from %u to %uusecs
configured with caps nbm|link 0x%08x switch|nic 0x%08x toe|rdma 0x%08x iscsi|crypto 0x%08x fcoe:0x%x
Configured: Pages:%d: PageLength:%d*4KBs, TotalSize:%d MB
consortium_fec[%u]: local 0x%x, remote 0x%x, negotiated 0x%x
Copyright 
core_program_tcb: tid %#x t_state %#x rcv_adv 0x%08x rcv_scale %#x tx_max %#x rcv_nxt %#x atid %#x
cores=%u lp=%u numas=%u
Corrupted
Could no allocate pcb!! Freeing fcf !!!
Could not allocate flowc!!!!
Could not allocate SCB flowc!!!!
Could not find right scb for flogi
Could not find right scb for logo
cP*<l
CpH)C
CpH)C0A
cpl_err_notify: tid %u cpl 0x%08x%08x
cpl_err_notify: tid %u cpl 0x%08x%08x 0x%08x%08x
cpl_err_notify: tid %u len %u
CPL_RX_PKT: Ignoring MOP or EOP frames
cpl_stats
cpl_tx_pkt: vlanid [0x%x]
CplCmdOut0
CplCmdOut1
CplCmdOut2
CplCmdOut3
cplstats
CPLSW CIM framing error
CPLSW CIM op_map parity error
CPLSW CIM overflow
CPLSW no-switch error
CPLSW SGE framing error
CPLSW TP framing error
cpltxdata_memalign
CR_QSFP
CR2_QSFP
CR4_QSFP
Crash
CRC32C
CRC32C,None
crypto_lookaside
CT)rv
cudbg_collect_cim_la
cudbg_collect_cim_qcfg
cudbg_collect_fw_devlog
cudbg_collect_hma_meminfo
cudbg_collect_rss
cudbg_read_tid
cudbg_t4_fwcache
Current Slew addr_row %d: addr_col %d, val %d
Current Slew tx_row %d: tx_col %d, val %d
cx4_cr_module_rx_los[%u]: rx_los changed to %u
cxcnic_device_init: cxcnic [0x%0x], cxcnic->filter [%0x]
d Si!
d Wi!
d#$"(
d#9)`\(`]
D$ @B
D$ E3
d$ E3
D$(E3
D$(fA
D$(L!d$ 
D$: t!D
d$@D;
D$@E3
D$`A;
D$`E+
D$<4H
d$<D+
D$0A#
D$0A;
D$0E;
D$0E3
D$4A8
D$8+D$<=
D$80u
D$8E3
D$8fD
D$DE;
D$HD;
D$HE3
D$hE3
D$HE3
D$hE3
D$HfI
D$lfE
D$PE3
D$pfA9D/
D$PfF;t@
D$pH9Q
D$XE3
D$XfE9
d%&*`x,
d&$"(
D(@$)B
d) Eh
D)l$0L
D* V*D<) W(F
d*0/e
d.!*`P
d.1,P
d.b&-R
d.t,`
d/$"(
d/$")
d/*, 
D/0T(0U
'd'/d#/d!
D;l$d~
d@]) 
d@F& Q
d@Y) 
D\$0f
d__*P
d_<$T
d_Q$T
d`M*"
d`S/`
d~2my
d~t$r
D+t$@D
d0[o4Td0Q
d0`d 
d0gd@d
d0oi1l
d0qi1n
d0yo4nd0k
d1#h2
d1j+ Wn
D8G@t
D9[8t
D9A@H
D9D$8s
D9L$X
dA:(p
dAl"}
dAN(p
data_ddp: itask-id:0x%x, flags:0x%x, dxfer_len:%d, dsent_len:%d
data_ddp: tid [0x%x] error [0x%x]
DataDigest
DataPDUInOrder
DataSequenceInOrder
DbgPrint
DBQ contexts:
DBVFIFO region:
dcb = ppp, dcbx
dcb_app_tlv
dcb_app_tlv[0] = 0x8906, ethertype, 3
dcb_app_tlv[0]=0x8906,ethertype,3
dcb_app_tlv[1] = 0x8914, ethertype, 3
dcb_app_tlv[1]=0x8914,ethertype,3
dcb_app_tlv[2] = 3260, socketnum, 5
dcb_app_tlv[2]=3260,socketnum,5
dcb_dcbx_protocol
dcb_dcbx_protocol = auto
dcb_dcbx_protocol = ieee
dcb=ppp,dcbx
dcb=ppp,dcbx,b2b
DCBX: sum of rates on all classes must be 100 (actual: %u)
dcbx_apply_app_cfg[%u]NEW APP TLV 
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_CFG_NOT_COMPATIBLE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_ERROR_CHANGE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_FEATURE_DISABLED
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_GET_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_LINKUP
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_NO_ADVERTISE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_DCBX
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_NOT_ADVERTISE_FEATURE
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_PEER_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_UPDATE_OPER_VERSION
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_LOCAL_CFG
dcbx_cee_fea_sm[%u] Feature[%u] FEATURE_USE_PEER_CFG
dcbx_cee_fea_sm[%u] Feature[%u] SET_LOCAL_PARAMETERS
dcbx_cee_validate[%u] error
dcbx_control_sm[%u] CONTROL_ACK_PEER
dcbx_control_sm[%u] CONTROL_LINKUP
dcbx_control_sm[%u] CONTROL_PEER_NOT_ADVERTISE_DCBX
dcbx_control_sm[%u] CONTROL_PROCESS_PEER_TLV
dcbx_control_sm[%u] CONTROL_UPDATE_DCBX_TLV
dcbx_control_sm[%u] CONTROL_UPDATE_OPER_VERSION
dcbx_ieee_cmdh[%u] cannot write %u apps (MAX: %u)
dcbx_ieee_cmdh[%u] requesting DCB_IEEE_CMD
dcbx_ieee_cmdh[%u] unknown feature read: %u
dcbx_ieee_cmdh[%u] unknown feature write: %u
dcbx_ieee_cmdh[%u] write only permitted on local conf
dcbx_ieee_construct[%u] ets %u pfc %u app %u
dcbx_ieee_process[%u] received BWs do not add up to 100!
dcbx_ieee_process[%u] subtype %#x rem_ft_changed %u sm_change %u
dcbx_ieee_process[%u] subtype unknown
dcbx_ieee_validate[%u] error (oui %#x subtype %#x len %#x)
dcbx_parse_pkt[%u] error %d
dcbx_populate_ctrl code incomplete
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_CEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_IEEE
dcbx_run_version_sm[%u] DCBX_VER_STATE_RUN_NONE
dcbx_timeout[%u]
dd`a,
DDP error [0x%x], aborting connn [0x%x]
ddp_stats
DdpMode
ddpstats
DDR calibration succeeded
DDR init complete, Beginning calibration
DDR init complete, beginning calibration
De,Ac
debouncetime
Decompress fail
DefaultTime2Retain
DefaultTime2Wait
Deprecated config option found in config file. Ignoring..
device
Device Shutdown
devlog
Devlog failed
Devlog int fail
devlog: memtype 0x%x start 0x%x size 0x%x
dhAbhBW
dhcp advertise received in wrong state %d
DHCP failed, statuscode %d. Ignoring advertise
dhcp reply received in wrong state %d
dhcp6_timer_cb: DHCP6REPLY rcvd, state %u
dhcp6_timer_cb: resending DHCP6SOLICIT again
dhcp6_timer_cb: sending DHCP6REBIND request
dhcp6_timer_cb: sending DHCP6RENEW request
dhcp6_timer_cb: sending DHCP6REQUEST
DHCPv6 ADVERTISE received
DHCPv6 packet type %u, optslen %u received
DHCPv6 REPLY received state %u
DhI-#R
DhI)#R
disabled
disabling tx %#x rx %#x
Discovery
dispatch_deferred_class_class_shaping[%u:%u]: list_empty
dJ:uM
dK<,"
dL+,"
dm0_ci0_rdata_vld
dm0_ci1_rdata_vld
dm0_ci10_rdata_vld
dm0_ci11_rdata_vld
dm0_ci12_rdata_vld
dm0_ci2_rdata_vld
dm0_ci3_rdata_vld
dm0_ci4_rdata_vld
dm0_ci5_rdata_vld
dm0_ci6_rdata_vld
dm0_ci7_rdata_vld
dm0_ci8_rdata_vld
dm0_ci9_rdata_vld
dm1_ci0_rdata_vld
dm1_ci1_rdata_vld
dm1_ci10_rdata_vld
dm1_ci11_rdata_vld
dm1_ci12_rdata_vld
dm1_ci2_rdata_vld
dm1_ci3_rdata_vld
dm1_ci4_rdata_vld
dm1_ci5_rdata_vld
dm1_ci6_rdata_vld
dm1_ci7_rdata_vld
dm1_ci8_rdata_vld
dm1_ci9_rdata_vld
dm2_ci0_rdata_vld
dm2_ci1_rdata_vld
dm2_ci10_rdata_vld
dm2_ci11_rdata_vld
dm2_ci12_rdata_vld
dm2_ci2_rdata_vld
dm2_ci3_rdata_vld
dm2_ci4_rdata_vld
dm2_ci5_rdata_vld
dm2_ci6_rdata_vld
dm2_ci7_rdata_vld
dm2_ci8_rdata_vld
dm2_ci9_rdata_vld
dm3_ci0_rdata_vld
dm3_ci1_rdata_vld
dm3_ci10_rdata_vld
dm3_ci11_rdata_vld
dm3_ci12_rdata_vld
dm3_ci2_rdata_vld
dm3_ci3_rdata_vld
dm3_ci4_rdata_vld
dm3_ci5_rdata_vld
dm3_ci6_rdata_vld
dm3_ci7_rdata_vld
dm3_ci8_rdata_vld
dm3_ci9_rdata_vld
Dma Version = %d
dN,,`
dN?*`
dn_.`
dNe(`
dNR)`
dNx/`
dO))r'
do_icmp_ping6: prefix len 0, directly reach daddr
-Doe.1
-Doe.5
dOl(r'
DontAttachToFirmware
dOU/r
download
download_sram: error, ret %d
download_tcam: error, ret %d
DP18 %u, byte_lane %u, bit_select %u
dpK'1
dPWoSLdPI
D'R%.R$
D'R).R(
'DS+@O
Dump buffer allocation failed
dump_context
dumpcontext
DumpSummary(): ERROR CDUMP completion flag not set!
During Device Configuration
During Device Initialization
During Device Preparation
dwm = 30
dwm=30
dzP$L
E"4!c
E%$0%$1( T-"
E( X- M
E+29d
E8nHt
E9(tcI
E9nPt
edc overcommited by %dB, 0x%x/0x%x
edc overcommited by %dB, 0x%x/0x%x/%d
eeprA
egress
Eh;ph=m
Eh@88tsH
Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z
Ehttp://crl.microsoft.com/pki/crl/products/MicTimStaPCA_2010-07-01.crl0Z
Ehttp://www.microsoft.com/pkiops/certs/MicWinProPCA2011_2011-10-19.crt0
enabled
ENC_RX_EN
encapsulation
Encountered SGE flop workaround, Ignore opcode
Entity not found
Entity not requested
Eo}w_i
EQ (freeslist) pfn %u vfn %u: flid_a %u fetch burst max[%u] %u (%u bytes) > 28
EQ pfn %u vfn %u: creating CTRL eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: creating ETH eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: destroying eqid %u with pending WR(s) (num_bytes %u and flags 0x%08x
EQ pfn %u vfn %u: eqid %u not allocated
EQ pfn %u vfn %u: eqid %u too large (max %u)
eq_params[0x%x:0x%x]: dmaq 0x%x read %u pf %u eqid_api %u ret %d
Error in DHCPv6 options parsing. Ignoring msg, i %d, optslen %d
Error using firmware from system32 folder %#x
Error, Total RSS Secret table allocation %d > 16
ErrorRecoveryLevel
eth_flowc_handler[0x%x]: flags 0x%08x num_bytes %u schedcl 0x%x -> 0x%x
ethertype
EthTypeQinQ
EthTypeVlan
Etime
ExAllocatePoolWithTag
ExFreePoolWithTag
ext_entity
extentity
extmem clk mode %d, extmem %u, ref_clk %u
F )R9
f S-0!
f v$6
f z$6
f&69* 
f&V9+ 
f(`P#
f(b:-
f(b:*
f) :* ;
f)b:$
f* j' k'
f/ $& +c
F/dX+ 
F-0T(
f9D$@t
fA9D/
FAIL - entity too large to write to flash. Skipping...
FAIL - no space left in flash. Skipping...
failed to find the %c%c VPD parameter
failed to parse the %c%c VPD parameter
Failed to post xchg err: ssni 0x%x cookie 0x%lx rval %x 
failed to renew/rebind dhcpv6 address
failed to successfully find Chelsio VPD
Fatal error %#x. Shutting down device...
Fatal parity error
fc %u vf %u got ivf=0x%x,range: %#x-%#x (%u/%u used)
FC xchg alloc failed: avail %d
fc_send_alloc_cpl: failed to setup filter ctuple
FCOE BP WR ERR: WR with cookie %x%x errored back 
FCoE DDP failed : DdpReport 0x%x DdpValid 0x%x
FCoE DDP failed : ox_id 0x%x rx_id 0x%x
FCoE DDP init: fcoe llimit 0x%x, fcoe ulimit 0x%x gbl llimit 0x%x gbl ulimit 0x%x pcbsz %x
FCoE DDP init: fcoe ppod off 0x%x, fcoe st ppod addr 0x%x fcoe num ppods 0x%x
FCoE FCB linkdown: io_req 0x%x%x iqid 0x%x flowid 0x%x op 0x%x
FCoE FCF timer: flowc state 0x%x, port 0x%x ,fcf 0x%x, flowc_id 0x%x
FCOE Free: still yielded when freeing...flowc_id %x flowc_flags %x 
fcoe notify : DCBX : port %d state 0x%x pri 0x%x/0x%x cl 0x%x/0x%x ch 0x%x/0x%x
fcoe notify : FCF flowid 0x%x, ulpch 0x%x 
fcoe notify : FCoE LINKDOWN: port 0x%x, event 0x%x
fcoe notify : FCoE LINKUP: port 0x%x, event 0x%x
fcoe notify : Update new DCBX values VI state 0x%x pri 0x%x schedcl 0x%x dcbx_done 0x%x
fcoe xchg mgr init: Number of exchanges for FCoE is %x
fcoe_compute_ctuple 0x%x:%x
fcoe_compute_ctuple vlan %x viid %x port %x mps_idx %x
fcoe_initiator
fcoe_l2t_init: ch:[%u] l2t_idx [%u]
fcoe_l2t_init: No ulptx credit ch:[%u]
fcoe_nfcb
fcoe_nfcf
fcoe_nfcf = 16
fcoe_nfcf=16
fcoe_nssn
fcoe_nssn = 1024
fcoe_nssn=1024
fcoe_nvnp
fcoe_nvnp = 32
fcoe_nvnp=32
fcoe_stats
fcoe_target
fcoemask
FcoeMode
fcoestats
fD9D$Xu0A
FDO_DEVICE_DATA
fec option in config file is deprecated
fF;t@
ffffff
fffffff
ffP*A
FhAFhB7
Fiber_XAUI
Fiber_XFI
File open fail
File read fail
File write failed
file, ret FW_EIO
FileDescription
FileVersion
filter: porgramming tid %u (le tcam index %u)...
filter: requesting completion...
filterMask
filterMask = protocol
filterMask = protocol, fcoe
filtermask 0x%x is not equal/subset to/of filtermode
filterMask=protocol,fcoe
filterMode
filterMode = fcoemask, fragmentation, mpshittype, macmatch, protocol, tos, port, fcoe
filterMode = mpshittype, macmatch, protocol, vnic_id, port
filterMode=%#x illegal: selects %d bits (max %d)
filterMode=fcoemask,srvrsram,fragmentation,mpshittype,protocol,vlan,port,fcoe
fip_vn2vn_recv_err 
Firmware changed from %d.%d.%d.%d to %d.%d.%d.%d
Firmware Default
Firmware reset failed %d
FirstBurstLength
Flash empty
Flash full
FLASH is full... can not write in flash more
Flash read fail
Flash write fail
FLM cache:
Flogi resp rcv with unknown xchg ox_id%x sid %2x%2x%2x did %2x%2x%2x
flow_id [0x%x] history 0x%2x 0x%2x 0x%2x 0x%2x 0x%2x
flowc %u (SGE eqid %u) (ETHCTRL queue) experienced a PCI DMA READ work request error (inbound queue %u)
flowc %u (SGE eqid %u) experienced an unexpected PCI DMA READ work request error (inbound queue %u)
flowc %u experienced an unexpected PCI DMA READ error (inbound queue %u)
flowc_id [%u] l2dev_fc [0x%x] already received RA, not sending RS
flowcid [%u] l2dev_fc [0x%x] No IPv6 router
flr_pfvf_fsm[%u:%u]: unknown state %u
flr_timer_start: flowc_id %u %p buf %p
foiscsi: Recovery timed out after [%u] retry, bailing out
foiscsi_core_bye: active sess_cnt %d
foiscsi_find_task: task not found tcb_fc id 0x%x itt 0x%x
foiscsi_init: init_done:%u, foiscsi_ntasks:%u, foiscsi_nsess:%u, ncsock:%u, nsports:%u, foiscsi_ninit:%u, rc:%d
foiscsi_task NULL, op:0x%x csk_fcid:0x%x csk_state:0x%x tcb_fcid:0x%x, tcb_state:0x%x 
foiscsi_validate_login_stage: - 1
force_pause
ForceCong0
ForceCong1
ForceCong2
ForceCong3
ForceHardwareInit
fP)BE
FPfD9(t
fragmentation
FragmentDrop
frames (in units of 0.1 MTU)
function
Fw upgrade failed err %d
fwbfH
G$B9D+
G&P'0
G&Tl*
g(0-e
G(FR%BS
g) E* D*
G)FR(BS%
G*!))"
G*0 (
G,u4*v
G.D<c
G[/1'
G+p2-p3
gather_tasks_for_tmf: Invalid type [0x%x], bailing out.
Get flash params failed.
Get flash params failed.Try Again...readflash
GhB5c
glb_key
glbvf_key
global
Got CONN_EXIST for xid:0x%x, tag:0x%x, retrying.
gp+vJ
gpio_qsfp_module_update: changed rx_los from 0x%x to 0x%x
gpio_qsfp_module_update: changed tx_dis from 0x%x to 0x%x
GreFlags
GreType
H UVWATAUAVAWH
h VWATAVAWH
h!!h#&h$+h%0h&5o)
h!.h"6h#@h$Hh%Zh&bh'
h!:o%
h!1h"Ch#Th$eh%v
h!5h"?h#Gh$Qh%Yh&ch'
h!-h"7h#?h$Ih%Qh&ch'
h!Jo%
H!T$ E3
H#D$hH
h$$h%
h% h&"o)
h%Oh&#
h%Rh&%
H&2-"B
h( u) t
H( X, M
H(rL'rN
H*D,#D-
H*D,#D--@,
H.data
h.rdata
H;D$h
H_^][
h_^][
H{s:d@O
H~7E}7B|7?* Z
h=fh<c
h0-$\c
h0-$9-$;-$>-&
h0-$U
H0( o
h0(0 )
H0)$&/p=
H0)$0($,/pW/$;
H0)$1
H0)$8
H0)4 
H0)4$)4&
H0)4}[
H0)4M
H0)D%-@V
H0)D.,D/
H0)D1)D2
H0)D6.D%(D?/D&
H0)D7)D6
H0)Dd(E./E-& 
H0)f#
H0)f0)f1-
H0)T.
H0)t1)t2
H0)T4
H0)tU(
H0)V9
h0* !
H0*"I+
h0*PC
h0',H{qA
H0/0l
h0[#&
h0[$w
h0[*&,-
h0[;=
h0[{}
h0[{u
h0[|{.96
h0[}6"96
h0[~0)I6"R
h0[=N
h0[30c
h0[3Bc
h0[3Y
h0[7Q
h0[-d
h0[eh
h0[Et
h0[fE
h0[i$c
h0[i(+
h0[i.
h0[I<"F
h0[I1c
h0[J>
h0[KW
h0[M8
h0[n&
h0[n9
h0[nA
h0[nK
h0[Qc
h0[Ri
h0[Rt
h0[Su
h0[z%
h0[zT
h0}b1" 
h0+!x
H0+V9)4
H0-0Z
h0-45+40
h0-47c
h0-49-4;-4>-6
h0-4T
h0-6&c
h0-6(c
h0-D3
h0-D4
h0-d6
h0-d7
h0-D8
h0-DA& &
h0-dT,d
h0-E<*F .
h0m*,*0
h0oB@
h0-R9
h0-T.
h0-t\.u*)u5)tg)tf)pA
h0-t3
h0-t4
h0-td#V9
h0-u<*v .
h0X)2c
h0X\Q
h0X^k
h0X_]
h0X||
h0X<Q- 
h0X2uc
h0X3i
h0X5nc
h0X5Sc
h0X92c
h0XAQ
h0Xe9c
h0XeAc
h0Xen
h0X-F
h0Xfac
h0XfPc
h0XGU
h0XhPc
h0Xi%&6
h0Xj,) Eh
h0Xj:$&
h0Xl;
h0Xnf%6
h0XnPc
h0XnX)0Eh
h0Xp/c
h0Xp@f
h0Xpaf
h0XpPf
h0Xpqf
h0XQ'
h0Xqr
h0XqX
h0Xr<
h0XsRc
h0Xy_
h0Xz5
h0Yao
h0ZH-
h0ZHh$M
h0ZIP
h0ZK,e
h0ZLn
h0ZMb
h0ZMk
h0ZN{
h0ZR6
h0ZRI
h1Dh2
h2Th4Qh8N
h41h;"
h4Fh8Kh;Ph<Uh=*
h5~h7[h8
h7Oh8
H9C u(
H9C u-D9}
Ha( A
Ha(!)*!(
HA_A^A]A\_^[]
HA_A^A]A\_^][
HAL.dll
handler %x, queued %x
hashtoeplitz
hauhb|id
hB;*`<i
hB=*`<i
hBdhDq
hbf+ 
HbP(p
hBXhD_
hC(- 
HcD$pI
hD hH
hD!hH
HeaderDigest
hGNhH
high watermark; bytes available when starting to send pause
hL.hH+hK(
HMA indirect available only in T6
HMA is supported only when external memory is not present
HMA: %Iu: %Id Bytes allocation failed
hma_indirect
hma_regions
hma_regions = stag,pbl,rq
hma_regions=stag,pbl,rq
hma_size
hma_size = 96
hma_size=92
hmaindirect
HMAPageLength
HMATotalSize
Host PRLI Response timedout: ox_id 0x%x rx_id 0x%x
host_wr[%u]: wr 0x%08x cpl_abort_req status 0x%x
HPAGE
hpd(i
hpS(i
ht#(!
hw pf bitmap 0x%02x
hw pf bitmap 0x%02x vfid bitmap 0x%08x:0x%08x:0x%08x:0x%08x
hw register operation not completing, reg 0x%08x mask 0x%08x value 0x%08x (reg 0x%08x)
hw_bcm5482_cfgmdi[%u] setting type %u
hw_bcm84856_check entry
hw_bcm84856_check failed (bad CRC)
hw_bcm84856_check loop %u (check %#x)
hw_bcm84856_lowpower[%u], failed to set 30.0x400A bit 7; 30.0x400E bit=1 after 5ms, reg=%x
hw_bcm84856_lowpower[%u]: enable=%d
hw_cim_tsch_ch_cl_rate_max_resolution[%u/%u]: capped deficit_incr from required %u to %u; rate %u (eff %u) deficit_max %u
hw_cim_tsch_ch_cl_rate_max_resolution[%u/%u]: increased deficit_incr from requested %u to required min of %u, rate %u (eff %u) deficit_max %u
hw_cim_tsch_ch_cl_rate_percent[%u/%u]: increased deficit_incr from requested %u to required min of %u; rate %u (eff %u)
hw_cim_tsch_tick_init: TICK%d, value 0x%x, rate %u kbps
hw_cl45_init[%u] acaps %#x
hw_edc_bist[%u]: bist_cmd[0x%08x] addr 0x%x len 0x%x
hw_edc_bist[%u]: done, encountered %u errors on first and %u errors on second attempt (%ugbps)
hw_gpio_prep: error, ret %d
hw_i2c_transaction: Address WRITE operation ndata %u addr_op 0x%x reg 0x%x data[0] 0x%x diff %u, i2cm_op 0x%x failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x data[0] 0x%x diff %u dpos %u cont %u failed with err %d
hw_i2c_transaction: ndata %u addr_op 0x%x reg 0x%x diff %u cont %u failed with err %d
hw_le_clip_handler: adding to pos=%u (=idx %u)
hw_le_clip_handler: removed pos=%u (=idx %u)
hw_le_filter_ctuple: tuple %u not specified but required for mask 0x%x
hw_ma_addr_to_mem_type_off: MA address 0x%08x is not mapped
hw_ma_addr_to_mem_type_off: MA address 0x%08x maps to type %u offset 0x%x
hw_mac_aec_complete[%u] on lanes %#x (sigdet %#x), tx_lanes %#x
hw_mac_aec_force_complete[%u] on lanes %#x (sigdet %#x), tx_lanes %#x
hw_mac_init_port[%u], ptype 0x%x, speed 0x%x, lanes 0x%x, fec 0x%x
hw_mac_link_status[%u] int_cause 0x%x, link_status 0x%x
hw_mac_mtip_enable[%u]: speed 0x%x, fec 0x%x, an %d
hw_mac_override_tx_coefficients[%u] lswap 0x%x, lane %d
hw_mac_prep: error, ret %d
hw_mc_prep_mc: mc %d, mode %d, density %d, width %d, usable size 0x%x, num_chips %d 
hw_mc_set_clk_cfg: force_reset %d, curr_state %d, size %u
hw_power_prep: i2c write error, VCS=%d,ret=%d
hw_power_prep: i2c write error, VDD=%d,ret=%d
hw_power_prep: unsupported external adjustable power regulators VDD=%d, VCS=%d
hw_power_prep: unsupported VCS=%d
hw_power_prep: unsupported VDD=%d
hw_power_prep: VDD=NONE but VCS=%d
hw_sched
hw_sge_mamem_init: encountered error %d
hw_sge_queue_base_map[%u]: exceeded number of egress queues, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues with freelist and interrupt, %u
hw_sge_queue_base_map[%u]: exceeded number of ingress queues, %u
hw_tp_init: pgmngt region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: tcb region (start 0x%08s size %u) must be in first 256MB of MA memory
hw_tp_init: TP pgmngt initialization did not complete
hw_tp_tcp_settings_w: capping dack_timer from %u to %u
hw_tp_tcp_settings_w: capping finwait2_timer from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_initsrtt from %u to %u
hw_tp_tcp_settings_w: capping init_srtt_maxrtt from %u to %u
hw_tp_tcp_settings_w: capping keep_idle from %u to %u
hw_tp_tcp_settings_w: capping keep_intvl from %u to %u
hw_tp_tcp_settings_w: capping msl from %u to %u
hw_tp_tcp_settings_w: capping pers_max from %u to %u
hw_tp_tcp_settings_w: capping pers_min from %u to %u
hw_tp_tcp_settings_w: capping rxt_max from %u to %u
hw_tp_tcp_settings_w: capping rxt_min from %u to %u
hw_tp_tcp_settings_w: dack_timer %uus msl %uus rxt_min,max %u,%uus pers_min,max %u,%uus
hw_tp_tcp_settings_w: keep_idle,intvl %u,%us maxrtt %uus initsrtt %uus finwait2_timer %uus
hw_tp_tcp_settings_w: timer_rs %uus timestamp_res %uus delayedack_res %uus
hw_tp_tcp_tunings: manual tuning
hw_tp_tcp_tunings: tuning for cluster environment
hw_tp_tcp_tunings: tuning for LAN environment
hw_tp_tcp_tunings: tuning for WAN environment
hw_ulptx_workaround_pr16949_enabled_vfid: vfid %u enabled %u
hwm = 30
hwm = 60
hwm=30
hwm=60
hWPhA
hwsched
HX-a~
i- Hi
i# A-!"
i#Le0
I%41-0
I(r7(
I,0!"
i. =/ </
i.0$(0%,0!
I0G1-0+
i0X`-
i0XI|+P
i0XII
i0XOb
i0XYh
i0XYn
i0Y_A
i2c error caused by module unplug
i2c transaction failed to complete
Ia)1*
Ia,!$(!
Ia+"B
Iad!*
IandpMode
ibq_ncsi
ibq_sge0
ibq_sge1
ibq_tp0
ibq_tp1
ibq_ulp
ibqncsi
ibqsge0
ibqsge1
ibqtp0
ibqtp1
ibqulp
icmp checksum:0x%x
icmp_l2t_cb: Invalid subop %d
icmp_l2t_cb: subop %d
icmp6 checksum validation failed, or err rcvdignoring icmp6 msg %u, dlen %u
idata: tid:0x%x, op:0x%x, len:0x%x, seq:0x%x, status:0x%x.
IDMA_ALMOST_IDLE
IDMA_FL_D_REQ_NEXT_DATA_FL
IDMA_FL_D_SEND_CPL_AND_IP_HDR
IDMA_FL_D_SEND_PCIEHDR
IDMA_FL_DROP
IDMA_FL_DROP_SEND_INC
IDMA_FL_H_PUSH_CPL_FIFO
IDMA_FL_H_REQ_HEADER_FL
IDMA_FL_H_REQ_NEXT_HEADER_FL
IDMA_FL_H_SEND_CPL
IDMA_FL_H_SEND_IP_HDR
IDMA_FL_H_SEND_IP_HDR_FIRST
IDMA_FL_H_SEND_IP_HDR_PADDING
IDMA_FL_H_SEND_NEXT_PCIEHDR
IDMA_FL_H_SEND_PCIEHDR
IDMA_FL_PUSH_CPL_FIFO
IDMA_FL_REQ_DATA_FL
IDMA_FL_REQ_DATA_FL_PREP
IDMA_FL_REQ_DATAFL_DONE
IDMA_FL_REQ_HEADERFL_DONE
IDMA_FL_REQ_NEXT_DATA_FL
IDMA_FL_SEND_COMPLETION_TO_IMSG
IDMA_FL_SEND_CPL
IDMA_FL_SEND_FIFO_TO_IMSG
IDMA_FL_SEND_NEXT_PCIEHDR
IDMA_FL_SEND_PADDING
IDMA_FL_SEND_PAYLOAD
IDMA_FL_SEND_PAYLOAD_FIRST
IDMA_FL_SEND_PCIEHDR
IDMA_IDLE
IDMA_PHYSADDR_SEND_PAYLOAD
IDMA_PHYSADDR_SEND_PAYLOAD_FIRST
IDMA_PHYSADDR_SEND_PCIEHDR
IDMA_PUSH_CPL_MSG_HEADER_TO_FIFO
IDMA_PUSH_MORE_CPL_FIFO
IDMA_SEND_FIFO_TO_IMSG
IDMA_SGEFLRFLUSH_SEND_PCIEHDR
Idx  Ethernet address     Mask       VNI   Mask   IVLAN Vld DIP_Hit   Lookup  Port Vld Ports PF  VF                           Replication                                    P0 P1 P2 P3  ML
Idx  Ethernet address     Mask     Vld Ports PF  VF                           Replication                                    P0 P1 P2 P3  ML
Idx  Ethernet address     Mask     Vld Ports PF  VF              Replication
idxvf_key
IFMarker
Ignore DHCPv6 msg xid %x,  dh6ctxt->xid %x
ignoring fip recv for fcf flow:%x in offline state
ignoring fip recv for pcb flow:%x in offline state
ignoring rcvd advertise preference %u
ihaWhbG
ihdr: Invalid task state 0x%x for task 0x%x, itt [0x%x], opc [0x%x]
ihdr: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
II.1.bx dp18[%u] q[%u] %#x %#x %#x %#x min %#x max %#x
II.1.c-d. %#x %#x %#x %#x all  %#x
II.2.b (%#x - %#x + %#x) % 128 = %#x
II.3 inew_1e after limit compute itemp_1e %x, inew_1e %x
II.3. itemp_1e %#x inew_1e %#x inew_1e %d
II.4. set_1e %#x
IkL$p4
ImmediateData
IMSG contexts:
In Ring Backbone mode only one NIC instance is supported. Other functions are not supported
ingress
InitExtMemory
Initializing IBM DDR34LMC
InitialR2T
InitiatorAlias
InitiatorName
Insufficient Airflow
insufficient caps to process mailbox cmd: pfn 0x%x vfn 0x%x; r_caps 0x%x wx_caps 0x%x required r_caps 0x%x w_caps 0x%x
InternalName
Invalid buffer
invalid buffer group[%u] configuration: mtu %u lwm %u hwm %u dwm %u
Invalid dhcp state %d
Invalid Index
Invalid opcode 0x%x in ctrl path
invalid tick granularity %u kbps or granularity val must be < %u, changed to %u
IoAllocateErrorLogEntry
IoGetDeviceNumaNode
IoWriteErrorLogEntry
Ip(0l
ip* A
ip[uD
ipsec_inline
ipv6 preferred addr [%04x %04x %04x %04x] prefix len %u
ipv6 tcp recv, init txq wr failed
ipv6_addr[0] 0x%x ipv6_addr[1] 0x%x
ipX3J
ipXI?
ipXL1
ipXN1
ipXP!
ipXr(
ipXyT
ipXYW
ipYSD
IQFLINT pfn %u vfn %u: fl0id %u not allocated
IQFLINT pfn %u vfn %u: fl0id %u too large (max %u)
IQFLINT pfn %u vfn %u: fl1id %u is valid but header split feature is not enabled
IQFLINT pfn %u vfn %u: fl1id %u is valid but not fl0id %u
IQFLINT pfn %u vfn %u: fl1id %u not allocated
IQFLINT pfn %u vfn %u: fl1id %u too large (max %u)
IQFLINT pfn %u vfn %u: iqid %u not allocated
IQFLINT pfn %u vfn %u: iqid %u too large (max %u)
Irrelevant
iscsi
iScsi
iscsi edram start %x end %x
iSCSI region:
iSCSI Sec-params received have errors!!
iscsi_cmp: Invalid task state 0x%x for task 0x%x, itt [0x%x], opc [0x%x]
iscsi_cmp: opc:0x%x, in ctrl path
iscsi_cmp: opc:0x%x, in data path
iscsi_cmp: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
iscsi_hdr_rx: abort conn: flags >> 7 [0x%x], hdsglen [0x%x] dsr_dtl [0x%x], max_burst [0x%x]
iscsi_initiator_cmdofld
iscsi_initiator_fofld
iscsi_initiator_pdu
iscsi_max_sge
iscsi_nconn_per_session
iscsi_nconn_per_session=1
iscsi_ninitiator_instance
iscsi_ninitiator_instance=64
iscsi_nsess
iscsi_nsess=2048
iscsi_ntask
iscsi_ntask=2048
iscsi_t10dif
iscsi_target_cmdofld
iscsi_target_fofld
iscsi_target_pdu
iScsiInstances
IscsiMode
isdigit
iSerInstances
iSHp6
islower
isspace
isxdigit
IV.1. dp18[%u] phase_sel before %#x after %#x, gate_delay %#x
IwarpMode
J%wpv
j) 5*
j)0.e
J*0"z
j.d;.dC
J` A@
J+`T.
j+0^e
J0(T `
J0(u4.`
j0-EF
J5P"E
Ja-4&$4'
Jc)00d
Jd-0<(
jhb2hc%hg,
jp) +
Jp)&\(R
Jp)&](R
Jp)f}
JT)rv
JUPe^
-Jx-&L
JX+JL
k&$;-%)&$N&$O&&
k&2<v
k(!)+ 
k(0&t
k) ,,
k)A,e
K*FJ*E
K*P:+P;
K,q(,f
k. r~
K/r9.
k+@,c
k0)D$+D
k0,4&c
k0ZMO
k0ZPwc
kbP/0l
KeAcquireSpinLockRaiseToDpc
KeDelayExecutionThread
KeDeregisterBugCheckReasonCallback
KeInitializeSpinLock
KeQueryActiveProcessorCountEx
KeQueryLogicalProcessorRelationship
KeQueryTimeIncrement
KeRegisterBugCheckReasonCallback
KeReleaseSpinLock
KeStallExecutionProcessor
kL4f@E
KmdfLibrary
kp-55-
KQPLH
KR_SFP28
KR_XLAUI
KR4_100G
Kz"R-*2
L!d$ H
l$ E3
L$ E3
l$ E3
L$ E3
L$ SH
L$ SWH
L$ USVWAVAWH
L$ USVWH
l$ VWATAVAWH
L$@@8o
L$@<@
L$@H3
L$`D;
L$`H3
L$0E3
L$0H+
L$0H3
L$HD+
L$HE3
L$HH3
L$hH9
L$hM+
L$PE;
L$PE3
L$pE3
L$PE3
L$PH3
L$pH3
L$PH3
L$pH3
L$PH3
L$pH3
L$PH3
L$pH3
L$PH3
L$pH3
L$PH3
L$pH3
L$X;H
L$XE3
L$XH3
L&2."B
L&2/"B
L( n) o
L* n+ o
L*RJd
l. r~
l.#d3
l/ :(
L/@!.@
l/08(09
L;T$x
L|J'v
l}b1" 
L~7I}7F|7C* Zd
L0#r7(2/#20
l0(r7(
L0(r7(
l0(r7(
L0(r7(
l0(r7(
L0(r7(
l0(r7(
L0)%2
l0*r7*
L0*r7+
L0.r7/
L0/r7/
l0+r7+
L0+r7+
l0+r7+
l0Xp%c
l0Xp|f
l2dev_fc [0x%x ] Failed to start timer for ipv4 dad
l2dev_vi_fsm: Error freeing VI, rc [0x%x]
l2dev_vi_fsm: l2dev_fc->flowc_net_l2dev_mtu [%u], mb_scratch [0x%x], port [0x%x]
l2dev_vi_fsm: mb [0x%x], deferred, state [0x%x], port [0x%x]
l2dev_vi_fsm: pfn [0x%x], vfn [0x%x], l2dev_fc->flowc_id [0x%x], lport [0x%x], viid [0x%x], flags [0x%x]
l2dev_vi_fsm: pid [0x%x], viid [0x%x], mb_loc [0x%x], mb_orig[0x%x], l2dev_flags [0x%x], rc [0x%x]
l2dev_vi_fsm: sge_eqid [0x%x], sge_iqid [0x%x], sge_eqcr [0x%x], rss_sz [0x%x]
l2dev_vi_fsm: viid [%d], vi_fc->flowc_vi_flags [0x%x]
l2dev_vi_fsm: viid [0x%x] port [0x%x], mac-id [%02x:%02x:%02x:%02x:%02x:%02x]. 
l3in6_dev_config: link local IP not assigned
L9t$H
lb_stats
lbstats
LE 0 LIP error
le configuration: cannot enable server sram when hash region is disabled
le configuration: hash mode requires at entries to be a power of 2, nhash %u
le configuration: hash mode requires at least 16 entries, nhash %u
le configuration: hash region too large to enable server sram
le configuration: hash size %u must be multiple of %u, nhash %u
le configuration: nentries %u clip %u normal filter %u hi priority filter %u server %u active %u hash %u nserversram %u
le configuration: nentries %u route %u clip %u filter %u active %u server %u hash %u
le configuration: nentries %u route %u clip %u filter %u server %u active %u hash %u nserversram %u
le configuration: requested %u tcam entries but only %u available (nfilter %u nserver %u nhpfilter %u
le configuration: requested %u tcam entries but only %u available (nroute %u nclip %u nfilter %u nserver %u
le configuration: tcam regions must have multiple of 32 entries, nroute %u nclip %u nfilter %u nserver %u
le configuration: tcam regions must have multiple of 64 entries, nfilter %u nhpfilter %u nserver %u
LE hash:
le initialization: nentries %u route %u clip %u filter %u active %u server %u hash %u
le initialization: nentries %u route %u clip %u filter %u server %u active %u hash %u nserversram %u
LE LIP miss
LE parity error
LE request queue parity error
LE unknown command
le_tcam
Legal_Policy_Statement
LegalCopyright
lehcH
letcam
LFUCD9}
LFUCfA
lha\hbI
li( /
Link Down
Link Down Port%u MAC %02x:%02x:%02x:%02x:%02x:%02x, Reason: %s
Link Up (%s) Port%u MAC %02x:%02x:%02x:%02x:%02x:%02x
lldp_rx_pkt_handler[%u] drop pre-init (count = %u)
LocationInfo
log initialized @ 0x%08x size %u (%u entries) fwrev 0x%08x pcie_fw 0x%08x
LOG_ITEM_CONTEXT
Login Failed!!. conn_fc [0x%x], sess_fc [0x%x], status_class [0x%x]
login_timedout: Breaking path s [0x%x] c [0x%x] csk [0x%x]
Logout from session [0x%x]
loopback buffer group[%u] is disabled
low watermark; bytes remaining when sending 'unpause' frame
lpbk_mem
lpbk_mem = 25
lpbk_mem = 25 
lpbk_mem=25
lwm = 15
lwm=15
M&0$(0%
m) ,*
m)$U($V#$W
M/0 /4"f #
m/0,e
m:I/R
M0K0I
MA indirect available only in T6
MA_CIM_CLIENT_INTERFACE_EXTERNAL
MA_CIM_CLIENT_INTERFACE_INTERNAL_REG0
MA_CIM_CLIENT_INTERFACE_INTERNAL_REG1
MA_CIM_CLNT_EXP_RD_CYC_CNT
MA_CIM_CLNT_EXP_WR_CYC_CNT
MA_EDRAM0_RDDATA_CNT0
MA_EDRAM0_RDDATA_CNT1
MA_EDRAM0_WRDATA_CNT0
MA_EDRAM0_WRDATA_CNT1
MA_EDRAM1_RDDATA_CNT0
MA_EDRAM1_RDDATA_CNT1
MA_EDRAM1_WRDATA_CNT0
MA_EDRAM1_WRDATA_CNT1
MA_EXT_MEMORY0_RDDATA_CNT0
MA_EXT_MEMORY0_RDDATA_CNT1
MA_EXT_MEMORY0_WRDATA_CNT0
MA_EXT_MEMORY0_WRDATA_CNT1
MA_EXT_MEMORY1_RDDATA_CNT0
MA_EXT_MEMORY1_RDDATA_CNT1
MA_EXT_MEMORY1_WRDATA_CNT0
MA_EXT_MEMORY1_WRDATA_CNT1
MA_HMA_CLIENT_INTERFACE_EXTERNAL
MA_HMA_CLIENT_INTERFACE_INTERNAL_REG0
MA_HMA_CLIENT_INTERFACE_INTERNAL_REG1
MA_HMA_CLNT_EXP_RD_CYC_CNT
MA_HMA_CLNT_EXP_WR_CYC_CNT
MA_HOST_MEMORY_RDDATA_CNT0
MA_HOST_MEMORY_RDDATA_CNT1
MA_HOST_MEMORY_WRDATA_CNT0
MA_HOST_MEMORY_WRDATA_CNT1
ma_indirect
MA_LE_CLIENT_INTERFACE_EXTERNAL
MA_LE_CLIENT_INTERFACE_INTERNAL_REG0
MA_LE_CLIENT_INTERFACE_INTERNAL_REG1
MA_LE_CLNT_EXP_RD_CYC_CNT
MA_LE_CLNT_EXP_WR_CYC_CNT
MA_MA_DEBUG_SIGNATURE_BIG_END_INVERSE
MA_MA_DEBUG_SIGNATURE_LTL_END
MA_PCIE_CLIENT_INTERFACE_EXTERNAL
MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG0
MA_PCIE_CLIENT_INTERFACE_INTERNAL_REG1
MA_PCIE_CLNT_EXP_RD_CYC_CNT
MA_PCIE_CLNT_EXP_WR_CYC_CNT
MA_PM_RX_CLIENT_INTERFACE_EXTERNAL
MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG0
MA_PM_RX_CLIENT_INTERFACE_INTERNAL_REG1
MA_PM_RX_CLNT_EXP_RD_CYC_CNT
MA_PM_RX_CLNT_EXP_WR_CYC_CNT
MA_PM_TX_CLIENT_INTERFACE_EXTERNAL
MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG0
MA_PM_TX_CLIENT_INTERFACE_INTERNAL_REG1
MA_PM_TX_CLNT_EXP_RD_CYC_CNT
MA_PM_TX_CLNT_EXP_WR_CYC_CNT
MA_SGE_THREAD_0_CLIENT_INTERFACE_EXTERNAL
MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0
MA_SGE_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1
MA_SGE_THREAD_0_CLNT_EXP_RD_CYC_CNT
MA_SGE_THREAD_0_CLNT_EXP_WR_CYC_CNT
MA_SGE_THREAD_1_CLIENT_INTERFACE_EXTERNAL
MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0
MA_SGE_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1
MA_SGE_THREAD_1_CLNT_EXP_RD_CYC_CNT
MA_SGE_THREAD_1_CLNT_EXP_WR_CYC_CNT
MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG0
MA_TARGET_0_ARBITER_INTERFACE_EXTERNAL_REG1
MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG0
MA_TARGET_0_ARBITER_INTERFACE_INTERNAL_REG1
MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG0
MA_TARGET_1_ARBITER_INTERFACE_EXTERNAL_REG1
MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG0
MA_TARGET_1_ARBITER_INTERFACE_INTERNAL_REG1
MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG0
MA_TARGET_2_ARBITER_INTERFACE_EXTERNAL_REG1
MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG0
MA_TARGET_2_ARBITER_INTERFACE_INTERNAL_REG1
MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG0
MA_TARGET_3_ARBITER_INTERFACE_EXTERNAL_REG1
MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG0
MA_TARGET_3_ARBITER_INTERFACE_INTERNAL_REG1
MA_TP_THREAD_0_CLIENT_INTERFACE_EXTERNAL
MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG0
MA_TP_THREAD_0_CLIENT_INTERFACE_INTERNAL_REG1
MA_TP_THREAD_0_CLNT_EXP_RD_CYC_CNT
MA_TP_THREAD_0_CLNT_EXP_WR_CYC_CNT
MA_TP_THREAD_1_CLIENT_INTERFACE_EXTERNAL
MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG0
MA_TP_THREAD_1_CLIENT_INTERFACE_INTERNAL_REG1
MA_TP_THREAD_1_CLNT_EXP_RD_CYC_CNT
MA_TP_THREAD_1_CLNT_EXP_WR_CYC_CNT
MA_ULP_RX_CLIENT_INTERFACE_EXTERNAL
MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG0
MA_ULP_RX_CLIENT_INTERFACE_INTERNAL_REG1
MA_ULP_RX_CLNT_EXP_RD_CYC_CNT
MA_ULP_RX_CLNT_EXP_WR_CYC_CNT
MA_ULP_TX_CLIENT_INTERFACE_EXTERNAL
MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG0
MA_ULP_TX_CLIENT_INTERFACE_INTERNAL_REG1
MA_ULP_TX_CLNT_EXP_RD_CYC_CNT
MA_ULP_TX_CLNT_EXP_WR_CYC_CNT
MA_ULP_TX_RX_CLIENT_INTERFACE_EXTERNAL
MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG0
MA_ULP_TX_RX_CLIENT_INTERFACE_INTERNAL_REG1
MA_ULP_TX_RX_CLNT_EXP_RD_CYC_CNT
MA_ULP_TX_RX_CLNT_EXP_WR_CYC_CNT
MAC failed to resync tx
MAC: PLLs didn't lock
mac_stats
macmatch
macstats
mailbox cmd not yet supported: pfn 0x%x vfn 0x%x; opcode 0x%x
maindirect
manual
MASTER
Master Response Read Queue parity error
Master Timeout FIFO parity error
Max data len exceeded %d > %d
MaxBurstLength
MaxConnections
MaxOutstandingR2T
MaxRecvDataSegmentLength
Mbox log is not requested
mbox_log memory allocation failed
mboxlog
MC calibration failed 0x%x
MC calibration failed: Calibration didn't complete.
MC calibration failed: DFI init not completing
MC calibration failed: DFI init not going to 0
MC calibration FAILED: DFI_INIT_COMPLETE not becoming 0
MC calibration FAILED: DFI_INIT_COMPLETE not becoming 1
MC calibration FAILED: INIT_CAL_COMPLETE not becoming 1
MC calibration FAILED: PC_INIT_CAL_ERROR is 0x%x
MC CLK setting failed: PLL_M_LOCK never toggled
MC command failed to complete(opcode %#x caddr %#x baddr %#x delay %d)
MC errata 21: dp18[%u] pr0 n02 failed to get average
MC errata 21: dp18[%u] pr0 n13 failed to get average
MC errata 21: dp18[%u] pr1 n02 failed to get average
MC errata 21: dp18[%u] pr1 n13 failed to get average
MC errata19 issue1: dp18 %u quad %u
MC errata19 issue2: dp18 %u quad %u
MC errata19 issue3: dp18 %u quad %u
MC errata19 issue4: dp18 %u quad %u
MC errata29 issue: dp18 %u quad %u cannot be decreased
MC failed to get UPCTL power up done
MC initialization failed: Calibration didn't complete.
MC initialization failed: DFI init not completing
MC initialization failed: DFI init not going to 0
MC initialization failed: Didn't get all DP18s locked
MC initialization failed: Didn't get both ADRs locked
MC initialization failed: SLEW_DONE_STATUS never toggled
MC initialization not completing, MC current init state is 0x%02x
MC/MC0
MC: calibration failed for errata21 iteration %u
MC: calibration failed for errata29 dp18 %u
MC: Errata19 DQS Align calibration FAILED
MC: Errata19 RDCLK Align calibration FAILED
MC: Errata19 Task FAILED
MC: expected state to switch to Access.
MC: expected state to switch to CFG.
MC: GPO 0x%x, RLO 0x%x
MC: Initial Calibration FAILED
MC: Initial Calibration PASSED
MC: Taking PHY out of reset (FPGA).
MC[%u] _hw_mc_init_mc
MC[%u] init_state_machine 0x%02x
MC[%u]: failed to switch controller to CFG state
MC[%u]: failed to switch controller to INIT_MEM state
MC[%u]: periodic calibration failed with error %u
mc_mode_brc
mc_mode_brc[0] = 1
mc_mode_brc[0]=1
mc_mode_brc[1] = 1
mc_mode_brc[1]=1
mc_pd
md`Nc
MDIO CL45: failed to set up MMD addr
MDIO: failed to read
MDIO: failed to write
mem_init: EDC overcommitted by %d bytes
mem_init: not enough memory to allocate flow table
mem_init_buf: not enough memory to allocate flow buffers
mem_init_buf: not enough memory to allocate tcb_cache (offered %u trying to use %u available %u)
mem_init_caches: cache_size %u flowc_buf_tcb_cache_size %u bufll64_cache_size %u
mem_malloc: failed to allocate %u bytes, returning NULL
mem_malloc_internal: failed to allocate %u bytes, returning NULL
mem_malloc_temp: failed to allocate %u bytes, returning NULL
mem_prep: error, ret %d
mem_prep: not enough memory to allocate page tables
memcpy_s
memfree_config
meminfo
Metadata ptr %p
mgP( 
MhBIc
Microsoft Corporation1
Microsoft Corporation1&0$
Microsoft Corporation1)0'
Microsoft Corporation1.0,
Microsoft Corporation1200
Microsoft Time-Stamp PCA 2010
Microsoft Time-Stamp PCA 20100
Microsoft Time-Stamp Service
Microsoft Time-Stamp Service0
Microsoft Windows0
mIG&p
mii_adv_fc[%u]: rcaps 0x%x
mii_adv_speed[%u]: rcaps 0x%x
mii_anrestart[%u]: acaps 0x%x
mii_force_speed[%u]: rcaps 0x%x
mii_init[%u]: acaps 0x%x
mii_pdown[%u]: powerdown en %u
minimum delta between high and low watermark (in units of 100
MiniNT
missing port caps16 to caps32 translation for %#x
missing port caps32 to caps16 translation for %#lx
Mmap failed
MmGetSystemRoutineAddress
MmMapIoSpaceEx
MmUnmapIoSpace
module[%u]: Disabling fec (0x%x) as it is not supported by the port
module[%u]: exception cable fec ability of cable 0x%x
module[%u]: fec ability of cable 0x%x
module[%u]: gpio %u vendor id %06x, identifier 0x%02x, SFP28(byte 36/192) 0x%02x, SFP(byte 3/131) 0x%02x, 1G (byte 6) 0x%02x
module[%u]: port module inserted and ready
module[%u]: port module removed
module[%u]: unknown module identifier 0x%02x
module[%u]: unknown module identifier 0x%02x, gpio_n %d, retry_cnt %d
module[%u]: unspecified extended compliance code 0x%02x
mp0y%
mpartition_banks_mc0: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_banks_mcX: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_edc (no extmem): m 0x%08x size %u
mpartition_edc_estimate: hw modules require %d bytes in EDC
mpartition_init: ddp_iscsi 0x%x iscsi_ppod_edram_flag 0x%x
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x (EDRAM)
mpartition_init: moved pmrx_start from 0x%08x to 0x%08x to make room for LE HASH and/or TP TCBs
mpartition_others: _m:%x _size:%ld dev.tp.tls_key_size:%ld 
mpartition_others: start 0x%08x size %u (unused %u)
mpartition_others: start 0x%08x size %u (unused %u), hma %u
mpartition_others_total: mem %u, ddp %u ddp_iscsi %u stag %u pbl %u rq %u rqudp %u -> %u
mpartition_pmrx: m 0x%08x size %u
mpartition_pmtx: m 0x%08x size %u
MPS hash SRAM parity error
MPS match SRAM parity error
MPS match TCAM parity error
MPS Rx parity error
MPS statistics Rx FIFO parity error
MPS statistics SRAM parity error
MPS statistics Tx FIFO parity error
MPS TRC filter parity error
MPS TRC misc parity error
MPS TRC packet FIFO parity error
MPS Tx data FIFO parity error
MPS Tx desc FIFO parity error
MPS Tx framing error
MPS Tx NC-SI FIFO parity error
MPS Tx SOP/EOP error
MPS Tx TP FIFO parity error
MPS Tx underflow
mps_link_up[%u] acaps %#x (802.3 %#x) + lpacaps %#x => %#x
mps_tcam
mpshittype
mpstcam
MSI AddrH parity error
MSI AddrL parity error
MSI data parity error
MSI-X AddrH parity error
MSI-X AddrL parity error
MSI-X data parity error
MSI-X DI parity error
MSI-X STI SRAM parity error
MT)rv
Multiple registration
mYk"0
mZ,"p
N$&T$
N$\H$V
N)0Eh
N,L8|
N.B8*
n:6@i.
N_PORT 0x%x%x%x rejected PLOGI with reason code %x
N+29d
n><)<
N0L0J
N0Xr&
nC8*p
nC9*p
nCipher NTS ESN:57F6-C1E0-554C1+0)
nclip
nclip = 32
nclip = 384
nclip=32
nclip=320
nclip=64
ncrypto_lookaside
ncrypto_lookaside=16
ncrypto_lookaside=32
NC-SI CIM parity error
NC-SI MPS parity error
NC-SI Rx FIFO parity error
NC-SI Tx FIFO parity error
neq = 16
neq = 256
neq = 66
neq=16
neq=252
neq=256
neq=4
neq=64
neq=66
neq=8
net VI allocation failed for fc_id %u with error %d
net VI command failed for fc_id %u with error %d
net VI mac address programming failed for fc_id %u with error %d
net VI rss config command failed for fc_id %u with error %d
net VI rss indirection table programming for fc_id %u failed with error %d
net VI rxmode programming failed for fc_id %u with error %d
net_l2dev_notify: pgid [0x%x], prio [0x%x], ch [0x%x]
nethctrl
nethctrl = 100
nethctrl = 32
nethctrl = 8
nethctrl=100
nethctrl=116
nethctrl=2
nethctrl=32
nethctrl=4
nethctrl=8
nethctrl=96
nethofld
nethofld=1024
netif_ping_timer_cb: l2dev_fc->flowc_id [0x%x], indevctxt 0x%x state [%d] retry_cnt [%d]
netif_ping_timer_cb: l2t_idx %d, del_l2t %d
netif_ping_timer_cb: ping_ts 0x%x%x rsp_time 0x%x%x
netif_ping_timer_cb: time 0x%x type %d code %d retval %d
nexactf
nexactf = 128
nexactf = 256
nexactf = 32
nexactf = 4
nexactf = 8
nexactf=16
nexactf=32
nexactf=4
nexactf=40
nexactf=8
nfilter
nfilter = 16
nfilter = 368
nfilter=16
nfilter=48
nfilter=496
NhAOhB?
nhash
nhash = 14336
nhash = 16384
nhash = 2048
nhash=12288
nhash=2048
nhpfilter
nhpfilter=0
nhpfilter=64
nic_hashfilter
nic_um
nic_um_isgl
nic_vm
NicGetPortCountFromVpd
NICInit[%06X]: AllocateHMAMemory Failed %d
NICInit[%06X]: Coming up as %s. Adapter already initialized
NICInit[%06X]: Coming up as MASTER. Initializing adapter...
NICInit[%06X]: Could not contact firmware %d
NICInit[%06X]: Could not get vpd params %d
NICInit[%06X]: Could not initialize adapter %d
NICInit[%06X]: No Configuration File present on adapter.  Trying hard-wired params
NICInit[%06X]: SetupRingBackboneCfg Failed %d
NICInit[%06X]: Successfully enabled ppod edram feature
NicInitConfig[%06X]: Config file error %d
NicInitConfig[%06X]: Error loading config file %d
NicInitConfig[%06X]: Error using adapter config file %d
NicInitConfig[%06X]: Error using config file %d
NicInitConfig[%06X]: Using built-in config values
NicInstances
niqflint
niqflint = 11
niqflint = 170
niqflint = 34
niqflint=170
niqflint=202
niqflint=34
niqflint=4
niqflint=6
niqflint=8
No adapter
No cudbg dump found in flash
No data found
No dhcp, dhcp state %d, addr state %d
no l2t entries configured; forcing %u entries, starting at %u
No Mbox available. Skipping %s entity
No router configured, l2dev_fc->flowc_id 0x%x
No RX Signal Detected
No scratch memory
No signature
No space
No space left for pgmngt, Need %uB, available %uB, No offload
No space left for pmrx pages, Need %uB, available %uB, No offload
No space left for pmtx pages, Need %uB, available %uB, No offload
no valid l2t entry for accept csk_fc %p
no valid l2t entry for reject csk_fc %p
No valid mbox found
None,CHAP
None,CRC32C
Normal
Not attached to firmware
Not available
Not enough MSI-X Reqd=%u Avai=%u
Not implemented
Not supported
Not used
NotUnderstood
n-p<.p=
nqpcq
nqpcq = 12288
nqpcq = 12288 
nqpcq = 78
nqpcq=12288
nqpcq=2048
n'r'$B
nrawf
nrawf = 2
nrawf=2
nroute
nroute=32
nserver
nserver = 128
nserver=16
nserver=32
nserver=48
nserver=496
ntoskrnl.exe
Num adapter instances %u exceeds max
NUMA node of the nic = %d
nvf=16
nvi = 1
nvi = 34
nvi = 4
nvi=1
nvi=28
nvi=4
nY/pJ.pI-pH+pK+
o"4h%ah&.
o"'h%Oh&!
O-$$,
O$@&*
O. t.
O/0 /4"f !
O\H9L$PI
o+ T+
O+E7-
o+R-R
o+U-R
o-08(09
O0M0K
o-0T-
o4vd0s
O6%2-
O89OPt
o9F~1C
oBAhEdhF;
oBIhEnhFC
obq_ncsi
obq_sge
obq_sge_rx_q0
obq_sge_rx_q1
obq_ulp0
obq_ulp1
obq_ulp2
obq_ulp3
obqncsi
obqsge
obqulp0
obqulp1
obqulp2
obqulp3
od@l%&
odzd`w
Oe)A,e
Oe-mc
ofdmapen
ofld_abort_req_negadv[%u]: wr 0x%08x cpl_abort_req DELIVERED
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x pip 0x%08x filter 0x%08x exists @ LE index %u
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x
ofld_connection_wr: connection with 5-tuple lp 0x%04x fp 0x%04x lip 0x%08x%08x pip 0x%08x%08x filter 0x%08x exists @ LE index %u
ofld_flags
ofld_rx_data: mem_size: 0x%x, dlen [0x%x], aborting conn 0x%x
OFMarker
oIEzAB{A?
oK0D$"<
On-chip queues:
opt0 %#x%x opt2 %#x ipv6 %#x flags_timer 0x%08x
optical length(byte 15/142) %u, copper cable(byte 8/147) 0x%02x, length(byte 18/146) %u, module_type 0x%02x
OriginalFilename
Oscmc
OsSmc
ot{dpx
out of atids: max atids: %d
Outbound read error
outbound request TLP discarded
Outbuff overflow
outer_vlan
OVP* 
p AWH
p WATAUAVAWH
p-$#)
P$4D$5%
P&16/
p(0-e
p) :" ;
P) Me
p*"Y[
P*0 )
p/@9h
P~.@&,5
'P~}q
P+ Me
P+p2-p3
-p<.p=
P0' "
p0- o
P0#r7#2]
P0#r7(2S#2T
P0#r7(2Y#2Z
p0(B 
P0(r7(
p0(r7(
P0(r7(
p0(r7(
P0(r7(
p0(r7(
P0(r7(
p0(r7(
P0(r7,
p0)r7*
p0)r7+
P0* $
P0*$;
P0*$T(R
P0*$y
P0*\\
P0*46
P0*47`
P0*4T*
P0*D5*D6
P0*dO*dC+d?(dN
P0*ev`
p0*r7*
P0*r7*
p0*r7*
p0*r7+
P0*r7+
p0*r7+
P0*r7+
P0*T0
P0*T5*T6
P0*t5*t6
P0*t6
P0*Tt
p0.$:.!
p0.$d
p0.$dc
p0.$h.$i.%5
p0.$t
p0.4 
p0.4$.4&/40
p0.46
p0.46-B
p0.4W
p0.6'c
p0.D2.D=
p0.D4, &
p0.D7
p0.DD
p0.dT-d0.a
p0.F^.F]
P0.r7.
p0.T5.T6
p0.TB
p0.tt
P0/r7/
P0+$qc
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
p0+r7+
P0+r7+
P0e_~
P0m)-
p0m))
P0m).
p0X"mc
p0X)T
p0X.x
P0X:0
p0X@+d
p0X}}
p0X80
P0Xf-
P0Xh>
P0XjV
p0Xk@
p0Xk}
p0XkG
p0XkM
p0Xkv
p0XlH
p0Xn+
p0XnDf
p0Xv}
p0XVc
p0XVU
p0XWk
p0XYU
P0Y H
p0Y_1
P0Yw~#M
P0z1-{1[
P0z19{1R|1
P0Zda"T
p0ZL^
PA_A^_^]
PA_A^A\_^[]
PA_A^A]A\_^]
PAGE$s
PAGEFW
param_chnet[0x%x:0x%x]: chnet 0x%x read %u pf %u ret %d
param_dmaq[0x%x:0x%x]: dmaq 0x%x read %u pf %u ret %d
Partial data
PassMode
path_mtus
pathmtu
PBL region:
pbt_tables
pbttables
PCI CMD channel count parity error
PCI CMD channel request parity error
PCI CMD channel response parity error
PCI config snoop FIFO parity error
PCI core primary fault
PCI core secondary fault
PCI DMA channel count parity error
PCI DMA channel request parity error
PCI DMA channel response parity error
PCI DMA channel write request parity error
PCI FID parity error
PCI HMA channel count parity error
PCI HMA channel request parity error
PCI HMA channel response parity error
PCI INTx clear parity error
PCI IP replay buffer parity error
PCI IP Rx data group parity error
PCI IP Rx header group parity error
PCI IP SOT buffer parity error
PCI MA group FIFO parity error
PCI MA tag parity error
PCI master tag queue parity error
PCI PCI target tag FIFO parity error
PCI PIO completion FIFO parity error
PCI PIO completion Group FIFO parity error
PCI PIO request FIFO parity error
PCI PIO request Group FIFO parity error
PCI PIO tag parity error
PCI replay buffer parity error
PCI Rx completion parity error
PCI Rx write parity error
PCI TRGT1 group FIFOs parity error
PCI unexpected split completion error
pcie: npf %u (pfbitmap 0x%02x) nvf %u (pf 0..7 0x%08x%08x) vfstride %u
pcie: read from sercfg pcie_ip_ur_maxfunc 0x%x pfbitmap 0x%x
pcie: Serial Configuration SPARE3 has Cookie Generation enabled.
pcie_config
pcie_indirect
pcie_ma_rsp_timervalue
pcieconfig
PcieError!!! barCount=%d intrCount=%d
pcieindirect
pDest %p pSrc %p Bytes %d
pdlite_dis
PDO_DEVICE_DATA
pending_csocks: csock: %p tgt_fc: %p idx %u state 0x%x
pf %d, vf %d secret key_index %d, VF secret 0x%x
pf %d, vf %d, ERROR exceeded max mac limit %d/%d
pf_vf
pfn %u PCIE PM_DATA_PMCSR 0x%08x STAT 0x%08x DSTATE 0x%08x
pfn %u vfn %u complete immediate
pfn %u vfn %u could map viid  0x%x to flowc, ret %d
pfn %u vfn %u could not allocate uwire func %d mac addr, ret %d
pfn %u vfn %u could not allocate viid, ret %d
pfn %u vfn %u FSM complete
pfn %u vfn %u FSM start
pfn %u vfn %u in d3hot, ignoring, d3hot 0x%08x PCIE_STAT 0x%08x
pfn %u vfn %u via command
pfn %u vfn %u with port mask 0x%x cannot access port %u, ret %d
pfn_bitmap 0x%x
pfvf_key
PHY firmware load successful (port%u) wow...!!!! 
phy: failed to allocated memory for phy fw file, ret %d
phy_init: port %u with the type %u  have ret %d
PI error flowid_len16 0x%x, app_tag 0x%x, ref_tag 0x%x, pisc %04x %04x %04x %04x
PingDrop
pJ/a7
pktsched channel %u sets speed (from %u) to %u kbps
pktsched_ch_rl[%u]: channel rl not available in conjunction with flow shaping
pktsched_ch_rl[%u]: rate %u max %u
pktsched_cl_rl[%u:%u]: mode | unit | rate 0x%06x min %u max %u pktsize %u
pktsched_cl_wrr[%u:%u]: weight %u
PL VFID_MAP parity error
PL_PCIE_LINK.speed of %u is not supported
pl_timeout_value
pl_timeout_value = 10000
pl_timeout_value = 200
pl_timeout_value=1000
pl_timeout_value=10000
pl_timeout_value=200
pm_indirect
pm_stats
pmask
pmask = all
pmask = all 
pmask=0x1
pmask=0x2
pmask=0x4
pmask=0x8
pmask=all
pmindirect
PMRX 0-length pcmd
PMRX db_options parity error
PMRX e_pcmd parity error
PMRX framing error
PMRX iespi parity error
PMRX ocspi parity error
pmstats
PMTX 0-length pcmd
PMTX c_pcmd parity error
PMTX channel 0 pcmd too large
PMTX channel 1 pcmd too large
PMTX channel 2 pcmd too large
PMTX db_options parity error
PMTX framing error
PMTX icspi parity error
PMTX oespi parity error
-po, h
pofcoe init done
pofcoe_initiator
pofcoe_target
port %u changing speed to 1G
port %u negotiated unsupported speed
port %u negotiated unsupported speed %#x
port 0x%x, state 0x%x, command failed retries 0x%x
port 0x%x, state 0x%x, retry not supported
port initialization failed
port[%u:0x%02x:0x%02x]: l1cfg, 1G/10G can't be advertised for this port type. mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, auto-neg supported only for copper mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, cannot force multiple fec(s), mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, cannot force no/multiple speed(s), mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, invalid request, mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: l1cfg, mcaps %#x acaps %#x rcaps %#x
port[%u:0x%02x:0x%02x]: l1cfg, mdi issue mcaps 0x%x acaps 0x%x rcaps 0x%x
port[%u:0x%02x:0x%02x]: unknown action 0x%x
port[%u:0x%02x:0x%02x]: unknown read action 0x%x
port[%u] beginning debounce
port[%u] initializing KR
port[%u] link down (%u) (lstatus %#x)
port[%u] link up (%u) (speed %#x acaps %#x lpcaps %#x)
port[%u] negotiated speed 0x%x, lanes 0x%x:0x%x, fec 0x%x
port[%u] resetting KR
port[%u] set PAUSE PARAMS: pppen %u txpe %#x rxpe %#x
port[%u] speed update: %#x
port[%u] update (flowcid %u rc %u)
port[%u]: l1cfg, 50G Link requested with RS FECforcing it to Fire Code FEC, rcaps %#x
port[%u]: l1cfg, FEC is not supported for this speed, rcaps %#x
port[%u]: l1cfg, Fire Code FEC is not supported for 100G, rcaps %#x
Port[%u]: Unknown BT_XFI sub-type %#x
Port[%u]: Unknown SGMII sub-type %#x
port_blink: 
port_blink: blinkdur=0x%x blink_refcnt=0x%x
port_blink_led_restore
port_cmd_handler: unknown u.dcb.type 0x%x
port_hss_sigdet[%u]: hss_sigdet changed to 0x%x
port_init[%u] ptype 0x%x
port_init[%u]: port type 0x%x is not supported
port_link_state_handler: Something went terribly wrong. ret = %d
port_link_state_handler[%u] powering down
port_link_state_handler[%u] powering up
port_link_state_handler[%u] unknown state (state = %#x)
port_reset[%u]: Resetting port capabilities
port_set_loopback port %#x current %#x mode %#x
port0speed
port1speed
port2speed
port3speed
Pp['e
ppm_max_zones
ppm_zone_range0
ppm_zone_range1
ppm_zone_range2
ppm_zone_range3
PpX\w+
PpX_^%
PpX`:*
PpX~(
PpX~+
PpXe**
ppXJ|
PpXnb.B
PpXTp
PpXXz*
PpXYp+
PpXYs
PpYb@c
Print callback function undefined
PRLI Rsp timedout : flowc_id 0x%x ox_id 0x%x rx_id 0x%x 
process_tx_queue: tx_queue for conn:0x%x stopped, aborting task.
ProductName
ProductVersion
protocol
protocol = fcoe_initiator
protocol = nic_vm, ofld, rddp, rdmac, iscsi_initiator_pdu
protocol = ofld, rdmac
Protocol Error cbit %d tbit %d csg %d nsg %d
protocol=fcoe_initiator
protocol=iscsi_initiator_fofld
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif,tlskeys,crypto_lookaside
protocol=nic_vm,ofld,rddp,rdmac,iscsi_initiator_pdu,iscsi_target_pdu,iscsi_t10dif,tlskeys,crypto_lookaside,ipsec_inline
Pstruct FL:
Pstructs:
-py.pv(pp
pY{hY{^
pYT[c
Q%1{"1
q& +c
q)@[c
q)2Jn
q/@nd
Q0[:=
Q0[}$
Q0[~*)-
Q0[e^
Q0Xys+P
q0Y{$+2
Q0Y|`
Q0Y-a) 
Q0Ykb
q0Yyz
qB`)R9
qh1Eh2
qp* |
QpX.c
qpXG]
qpXGc
qpXGj
qpXGp
qpXGW
qpXn\
QpXV<
QpXV1
QpXVL
QpXW_
QpXW7
QpXWB
QpXY3
QpXYF
QpXYf
QpYH.
QpYY~+
QSFP module unplug - reinitializing rx_los  to 0xff
QSFP_10G
r- $, R
R!s4Z
'R"(R#,F
'r&""
'R&(R'(F
R(RI*RH*
R) xd
r. r~
R.RI/RH/
r-@E,@F
r_caps
r_caps = 0x86
r_caps = all
r_caps=0x86
r_caps=all
r~akow
-R=/R<
r0($!`
'r1#2
r7* A
Range calc: Averaged %#x but ignored value %#x (iteration %u)
rate %u kbps is out of configured granularity ranges min %d kbps - max %d kbps. Using minimum possible granularity %d kbps
rcvd_params: error, len %d
-rd,2I
Rd_Chnl_FIFO_Cnt0
Rd_Chnl_FIFO_Cnt1
Rd_Chnl_FIFO_Cnt10
Rd_Chnl_FIFO_Cnt11
Rd_Chnl_FIFO_Cnt12
Rd_Chnl_FIFO_Cnt2
Rd_Chnl_FIFO_Cnt3
Rd_Chnl_FIFO_Cnt4
Rd_Chnl_FIFO_Cnt5
Rd_Chnl_FIFO_Cnt6
Rd_Chnl_FIFO_Cnt7
Rd_Chnl_FIFO_Cnt8
Rd_Chnl_FIFO_Cnt9
Rd_Cmd_Tag_FIFO_Cnt0
Rd_Cmd_Tag_FIFO_Cnt1
Rd_Cmd_Tag_FIFO_Cnt2
Rd_Cmd_Tag_FIFO_Cnt3
Rd_Data_512b_FIFO_Cnt0
Rd_Data_512b_FIFO_Cnt1
Rd_Data_512b_FIFO_Cnt10
Rd_Data_512b_FIFO_Cnt11
Rd_Data_512b_FIFO_Cnt12
Rd_Data_512b_FIFO_Cnt2
Rd_Data_512b_FIFO_Cnt3
Rd_Data_512b_FIFO_Cnt4
Rd_Data_512b_FIFO_Cnt5
Rd_Data_512b_FIFO_Cnt6
Rd_Data_512b_FIFO_Cnt7
Rd_Data_512b_FIFO_Cnt8
Rd_Data_512b_FIFO_Cnt9
Rd_Data_Align_FSM0
Rd_Data_Align_FSM1
Rd_Data_Align_FSM10
Rd_Data_Align_FSM11
Rd_Data_Align_FSM12
Rd_Data_Align_FSM2
Rd_Data_Align_FSM3
Rd_Data_Align_FSM4
Rd_Data_Align_FSM5
Rd_Data_Align_FSM6
Rd_Data_Align_FSM7
Rd_Data_Align_FSM8
Rd_Data_Align_FSM9
Rd_Data_Ext_FIFO_Cnt0
Rd_Data_Ext_FIFO_Cnt1
Rd_Data_Ext_FIFO_Cnt10
Rd_Data_Ext_FIFO_Cnt11
Rd_Data_Ext_FIFO_Cnt12
Rd_Data_Ext_FIFO_Cnt2
Rd_Data_Ext_FIFO_Cnt3
Rd_Data_Ext_FIFO_Cnt4
Rd_Data_Ext_FIFO_Cnt5
Rd_Data_Ext_FIFO_Cnt6
Rd_Data_Ext_FIFO_Cnt7
Rd_Data_Ext_FIFO_Cnt8
Rd_Data_Ext_FIFO_Cnt9
Rd_Data_Fetch_FSM0
Rd_Data_Fetch_FSM1
Rd_Data_Fetch_FSM10
Rd_Data_Fetch_FSM11
Rd_Data_Fetch_FSM12
Rd_Data_Fetch_FSM2
Rd_Data_Fetch_FSM3
Rd_Data_Fetch_FSM4
Rd_Data_Fetch_FSM5
Rd_Data_Fetch_FSM6
Rd_Data_Fetch_FSM7
Rd_Data_Fetch_FSM8
Rd_Data_Fetch_FSM9
Rd_Data_FIFO_Cnt0
Rd_Data_FIFO_Cnt1
Rd_Data_FIFO_Cnt2
Rd_Data_FIFO_Cnt3
Rd_Data_FSM0
Rd_Data_FSM1
Rd_Data_FSM2
Rd_Data_FSM3
Rd_Req_Tag_FIFO_Cnt0
Rd_Req_Tag_FIFO_Cnt1
Rd_Req_Tag_FIFO_Cnt10
Rd_Req_Tag_FIFO_Cnt11
Rd_Req_Tag_FIFO_Cnt12
Rd_Req_Tag_FIFO_Cnt2
Rd_Req_Tag_FIFO_Cnt3
Rd_Req_Tag_FIFO_Cnt4
Rd_Req_Tag_FIFO_Cnt5
Rd_Req_Tag_FIFO_Cnt6
Rd_Req_Tag_FIFO_Cnt7
Rd_Req_Tag_FIFO_Cnt8
Rd_Req_Tag_FIFO_Cnt9
rd`o/
RdData0
RdData1
RdData10
RdData11
RdData12
RdData2
RdData3
RdData4
RdData5
RdData6
RdData7
RdData8
RdData9
RdDataRdy0
RdDataRdy1
RdDataRdy10
RdDataRdy11
RdDataRdy12
RdDataRdy2
RdDataRdy3
RdDataRdy4
RdDataRdy5
RdDataRdy6
RdDataRdy7
RdDataRdy8
RdDataRdy9
RdDataVld0
RdDataVld1
RdDataVld10
RdDataVld11
RdDataVld12
RdDataVld2
RdDataVld3
RdDataVld4
RdDataVld5
RdDataVld6
RdDataVld7
RdDataVld8
RdDataVld9
RddpMode
RDEV msg flowc:%x state 0x%x event 0x%x
rdma_stats
rdmac
rdmastats
RdThreshold
Read flash header failed, rc %d
read_cim_ibq
read_cim_obq
read_fw_mem
received reply with different address. ignoring dhcp reply
recovery_timeout: sess id [0x%x] in logout
redirect IPv4 0x%x, port %x
redirect IPv6 0x%x-0x%x, port %x
Redmond1
Reg failed
reg[0x1008] = 0x40010/0x21c70
reg[0x1008] = 0x40800/0x21c70
reg[0x1008]=0x40800/0x21c70
reg[0x1008]=0x40810/0x21c70
reg[0x100c] = 0x22222222
reg[0x100c]=0x22222222
reg[0x1044] = 4096
reg[0x1044]=4096
reg[0x1048] = 65536
reg[0x1048]=65536
reg[0x104c] = 1536
reg[0x104c]=1536
reg[0x1050] = 9024
reg[0x1050]=9024
reg[0x1054] = 9216
reg[0x1054]=9216
reg[0x1058] = 2048
reg[0x1058]=2048
reg[0x105c] = 128
reg[0x105c]=128
reg[0x1060] = 8192
reg[0x1060]=8192
reg[0x1064] = 16384
reg[0x1064]=16384
reg[0x10a0] = 0x01040810
reg[0x10a0]=0x01040810
reg[0x10a4] = 0x00280000/0x3ffc0000 # SGE_DBFIFO_STATUS
reg[0x10a4]=0x00280000/0x3ffc0000
reg[0x10a4]=0xa000a000/0xf000f000
reg[0x10a8] = 0x402000/0x402000
reg[0x10a8]=0x402000/0x402000
reg[0x10c4] = 0x20000000/0x20000000 # GK_CONTROL, enable 5th thread
reg[0x10c4]=0x20000000/0x20000000
reg[0x1118] = 0x00002800/0x00003c00 # SGE_DBFIFO_STATUS2
reg[0x1118]=0x00002800/0x00003c00
reg[0x1124] = 0x00000400/0x00000400 # SGE_CONTROL2, enable VFIFO; if
reg[0x1124]=0x00000400/0x00000400
reg[0x1130] = 0x00d5ffeb
reg[0x1130]=0x00d5ffeb
reg[0x113c] = 0x0002ffc0
reg[0x113c]=0x0002ffc0
reg[0x19168] = 0x04020100 # 64K, 16K, 8K and 4K
reg[0x19168]=0x04020100
reg[0x1925c] = 0x000041c0/0x000031c0
reg[0x1925c]=0x000041c0/0x000031c0
reg[0x1925c]=0x01003400/0x01003400
reg[0x19c04] = 0x00000000/0x00440000 # LE Server SRAM disabled
reg[0x19c04]=0x00000000/0x00440000
reg[0x19c04]=0x00400000/0x00400000
reg[0x19c04]=0x00400000/0x00440000
reg[0x19c28] = 0x00800000/0x01f00000 # LE Hash bucket size 8
reg[0x19c28]=0x00800000/0x01f00000
reg[0x7d04] = 0x00010000/0x00010000
reg[0x7d04] = 0x00010008/0x00010008
reg[0x7d04]=0x00010000/0x00010000
reg[0x7d04]=0x00010008/0x00010008
reg[0x7d08] = 0x00000800/0x00000800 # set IssFromCplEnable
reg[0x7d08]=0x00000800/0x00000800
reg[0x7d48] = 0x00000000/0x00000400 # clear EnableFLMError
reg[0x7d48]=0x00000000/0x00000400
reg[0x7d60] = 0x06000000/0x07000000 # set InitCWND to 6
reg[0x7d60]=0x06000000/0x07000000
reg[0x7d6c] = 0x00000000/0x00007000
reg[0x7d6c]=0x00000000/0x00007000
reg[0x7d78] = 0x00000400/0x00000000
reg[0x7d78]=0x00000400/0x00000000
reg[0x7dc0] = 0x042f8849
reg[0x7dc0]=0x0e2f8849
reg[0x8dc0] = 0x00000004/0x00000004 # Enable more error msg for ...
reg[0x8dc0]=0x00000004/0x00000004
reg[0x8dc0]=0x00000104/0x00000104
regdump
Reject
Remote Fault
Reserved
Resource for this pdo is already allocated
Resource Type: CmResourceTypePort!!!
response
Re-trying debug entity: %s
return_pending_task: all tasks returned, recovery state trans to [0x%x]
return_pending_task: dequeue task [0x%x], state [0x%x] from tx_list
return_pending_task: Done sending task error to host
return_pending_task: no WR itask: id:0x%x, state:0x%x, conn:0x%x, flags:0x%x, conn-id:0x%x, ddp:%d
Returning success as the link status update is pending
-rf,Rz.Ry*R{
ri_wr_init[%u]: mss %u is not 8-byte aligned
ring backbone config error, TCAM not empty. available %d, size %d
ring backbone configuration error, TCAM not empty. available %d, size %d
ring backbone no change in configuration
ring backbone, enable %d, mps.flags 0x%x
RingBackboneCfg
Rj(PC
Rj'PC
RoCEv2UDPPort
Router life %u expired. deleting router [%04x %04x %04x %04x]
Rp-"W
RP*"9
rP-@$
RP+0<
Rp-2W
Rp-BW
RQ region:
rqudp
RQUDP region:
RSDSKm
rss_config
rss_glb_config_mode
rss_glb_config_mode = basicvirtual
rss_glb_config_mode=basicvirtual
rss_glb_config_options
rss_glb_config_options = tnlmapen,hashtoeplitz,tnlalllkp
rss_glb_config_options=tnlmapen,hashtoeplitz,tnlalllkp
rss_key
rss_keymode
rss_keymode = idxvf_key #Other modes: glb_key, glbvf_key, pfvf_key
rss_pf_config
rss_vf_config
rssnsecret
rssnsecret = 16
rssnvi
rssnvi = 0
rssnvi = 1
rssnvi = 32
RSSSECRETKEY: rsssecret tbl base %d, rssnsecret %d
rtE+)
RtlAnsiCharToUnicodeChar
RtlCheckRegistryKey
RtlCopyUnicodeString
RtlGetVersion
RtlInitUnicodeString
RtlUnicodeStringToInteger
RtlUnicodeToMultiByteN
RtlVerifyVersionInfo
Rx completions control array parity error
Rx data parity error
Rx FL:
Rx payload:
rx_data_ddp: Responce recieved for task [0x%x] while invalid task or connection state. task state [0x%x], conn state [0x%x], conn flags [0x%x]
RXCA array parity error
RXCIF array parity error
'rXdp
RXFT array parity error
RxMapC2CChannel0
RxMapC2CChannel1
RxMapC2CChannel2
RxMapC2CChannel3
RxMapChannelELN
RxMapE2CChannel0
RxMapE2CChannel1
RxMapE2CChannel2
RxMapE2CChannel3
RxMapE2LChannel0
RxMapE2LChannel1
RxMapE2LChannel2
RxMapE2LChannel3
RXNP array parity error
RXPC array parity error
s%6I/ 
s&4l.0A
s&Tl*
s(r7(
s.0+e
S.r7.
S/ :( ;
S/00)01
S_ARPENABLE
S_ATOMICCMDEN
S_ATOMICREQOP
S_ATOMICRSPOP
S_C_CPL5_RXFULL
S_C_CPL5_RXVALID
S_C_CPL5_TXFULL
S_C_CPL5_TXVALID
S_C_MSG
S_C_PLD_RX_SRDY
S_C_PLD_TXZEROP_SRDY
S_C_RX_ERROR_SRDY
S_C_RX_ISS_SRDY
S_C_TCP_OP_SRDY
S_C4TUPBUSY0
S_C4TUPBUSY1
S_C4TUPBUSY2
S_C4TUPBUSY3
S_CALLDONE
S_CARBVALID
S_CCPL5DONE
S_CCPLENC
S_CCPLTXFULL
S_CDATACHNFATAL
S_CDATAOUT
S_CDBDONE
S_CDBVALID0
S_CDBVALID1
S_CDBVALID2
S_CDBVALID3
S_CETHTXFULL
S_CH0DEFAULTQUEUE
S_CH0FIFOLIMIT
S_CH0HIGH
S_CH0LOW
S_CH1_INPUT
S_CH1_OUTPUT
S_CH1DEFAULTQUEUE
S_CH1FIFOLIMIT
S_CH1HIGH
S_CH1LOW
S_CH2_INPUT
S_CH2_OUTPUT
S_CH2FIFOLIMIT
S_CH3_INPUT
S_CHKVALID0
S_CHKVALID1
S_CHKVALID2
S_CHKVALID3
S_CHNENABLE
S_CIPTXFULL
S_CISSFIFODONE
S_CMD_SEL
S_CMDBRQFATAL
S_CMDBRSPSRDY
S_CMSGFATAL
S_CNEWMSG
S_CNONZEROPPOPCNT
S_COMMITLIMIT0H
S_COMMITLIMIT0L
S_COMMITLIMIT1H
S_COMMITLIMIT1L
S_CPCMDAFULL
S_CPCMDBUSY
S_CPCMDCONG
S_CPCMDEOICNT
S_CPCMDEOIFATAL
S_CPCMDEOPCNT
S_CPCMDLENFATAL
S_CPCMDLENSAVE
S_CPCMDTTLFATAL
S_CPCMDVALID
S_CPKTOUT
S_CPL5_SOCP_CNT
S_CPL5_TXFULL
S_CPL5_TXFULL0
S_CPL5_TXFULL1
S_CPL5_TXFULL2
S_CPL5_TXFULL3
S_CPL5_TXVALID
S_CPL5_TXVALID0
S_CPL5_TXVALID1
S_CPL5_TXVALID2
S_CPL5_TXVALID3
S_CPL5RXFULL
S_CPL5RXVALID
S_CPL5SOCPCNT
S_CPLCMDIN
S_CPLCMDRAW
S_CPLDDONE
S_CPLDRXERROR
S_CPLDRXSRDY
S_CPLDRXZEROPSRDY
S_CPLDTX2XERROR
S_CPLDTXZEROPDRDY
S_CPLEOPCNT
S_CPLLIMIT
S_CPLRXERROR
S_CPLRXVALID0
S_CPLRXVALID1
S_CPLRXVALID2
S_CPLRXVALID3
S_CPLSOPCNT
S_CPLTXERROR
S_CPLVALID0
S_CPLVALID1
S_CPLVALID2
S_CPLVALID3
S_CPRSERROR
S_CPRSSTATE0
S_CPRSSTATE1
S_CPRSSTATE2
S_CPRSSTATE3
S_CQFCTYPE
S_CRCVALID0
S_CRCVALID1
S_CRCVALID2
S_CRCVALID3
S_CRDCPLPKT
S_CRDTCPPKT
S_CREADPDU
S_CRX2XERROR
S_CRXAFULL2X
S_CRXARBEOPCNT
S_CRXARBSOPCNT
S_CRXBUSY
S_CRXBUSYOUT
S_CRXCPLEOPCNT
S_CRXCPLSOPCNT
S_CRXEOPCNT
S_CRXFULL0
S_CRXFULL1
S_CRXFULL2
S_CRXFULL3
S_CRXPLDEOPCNT
S_CRXPLDSOPCNT
S_CRXSOPCNT
S_CRXVALID0
S_CRXVALID1
S_CRXVALID2
S_CRXVALID2X
S_CRXVALID3
S_CSIDE_DDP_VALID
S_CSTATIC1
S_CSTATIC2
S_CSTATIC3
S_CSTATIC4
S_CSUM_HAS_PSEUDO_HDR
S_CT_MPA_TXFULL
S_CT_MPA_TXFULL_FIFO
S_CT_MPA_TXVALID
S_CT_MPA_TXVALID_FIFO
S_CT_TCP_OP_ISS_DRDY
S_CT_TCP_OP_ISS_SRDY
S_CTCPL5DONE
S_CTCPOPDONE
S_CTCPOPSRDY
S_CTCPTXFULL
S_CTTCPOPDONE
S_CTXAFULL2X
S_CTXBUSY
S_CTXBUSYOUT
S_CTXERROR
S_CTXPKTCSUMDONE
S_CTXVALID2X
S_CTXZEROPDONE
S_CWRCPLPKT
S_CWRETHPKT
S_CWRIPPKT
S_CWRTCPPKT
S_CWRZEROP
S_DB_GT0
S_DB_GT1
S_DB_GT2
S_DB_GT3
S_DB_VLD0
S_DB_VLD1
S_DB_VLD2
S_DB_VLD3
S_DBVALID0
S_DBVALID1
S_DBVALID2
S_DBVALID3
S_DBVLD0
S_DBVLD1
S_DBVLD2
S_DBVLD3
S_DDP_AFULL
S_DDP_DRDY
S_DDP_IN_PROGRESS
S_DDP_MSG_CODE
S_DDP_PRE_STATE
S_DDP_SRDY
S_DDP_VALID
S_DDPMSGCODE
S_DDPMSGLATEST0
S_DDPMSGLATEST1
S_DDPMSGLATEST2
S_DDPMSGLATEST3
S_DDPMSGLATEST4
S_DDPMSGLATEST5
S_DDPMSGLATEST6
S_DDPMSGLATEST7
S_DDPSTATE
S_DEFAULTQUEUE
S_DELDRDY
S_DVID_ID_OFFSET
S_E_CPL5_TXFULL
S_E_CPL5_TXVALID
S_E_ETH_TXFULL
S_E_ETH_TXVALID
S_E_IP_TXFULL
S_E_IP_TXVALID
S_E_MSG
S_E_PLD_RX_SRDY
S_E_PLD_TXZEROP_SRDY
S_E_RX_ERROR_SRDY
S_E_RX_ISS_SRDY
S_E_TCP_OP_SRDY
S_E_TCP_OPT_RXFULL
S_E_TCP_OPT_RXVALID
S_E_TCP_TXFULL
S_E_TCP_TXVALID
S_EACKERRFIFODONE
S_EALLDONE
S_ECPLENC
S_ECPLTXFULL
S_EDATAOUT
S_EDBDONE
S_EETHTXFULL
S_EFFRCFOPCODEOUT
S_EFIFOERRORDONE
S_EFIFOPLDDONE
S_EIPTXFULL
S_EISSFIFODONE
S_EMSGFATAL
S_ENABLEUDPHASH
S_ENEWMSG
S_ENGINESTATE
S_EPCMDAFULL
S_EPCMDBUSY
S_EPCMDCONG
S_EPCMDEOPCNT
S_EPCMDLENFATAL
S_EPCMDLENSAVE
S_EPCMDVALID
S_EPDUHDRSRDY
S_EPLDRXERROR
S_EPLDRXSRDY
S_EPLDRXZEROPSRDY
S_EPLDTX2XERROR
S_EPLDTXZEROPDRDY
S_ERDCPLPKT
S_ERDTCPPKT
S_EREADPDU
S_ERROR_DRDY
S_ERROR_DRDY0
S_ERROR_DRDY1
S_ERROR_DRDY2
S_ERROR_DRDY3
S_ERROR_SRDY
S_ERROR_SRDY0
S_ERROR_SRDY1
S_ERROR_SRDY2
S_ERROR_SRDY3
S_ERRORDRDY
S_ERRORSRDY
S_ERRORSRDY0
S_ERRORSRDY1
S_ERRORSRDY2
S_ERRORSRDY3
S_ERRVALID0
S_ERRVALID1
S_ERRVALID2
S_ERRVALID3
S_ERX2XERROR
S_ERXAFULL2X
S_ERXBUSY
S_ERXBUSYOUT
S_ERXEOP2X
S_ERXEOPCNT
S_ERXERRORSRDY
S_ERXFULL0
S_ERXFULL1
S_ERXFULL2
S_ERXFULL3
S_ERXPKTATTRFIFOFDONE
S_ERXPLDEOPCNT
S_ERXPLDSOPCNT
S_ERXSIZEERROR0
S_ERXSIZEERROR1
S_ERXSIZEERROR2
S_ERXSIZEERROR3
S_ERXSOP2X
S_ERXSOPCNT
S_ERXVALID0
S_ERXVALID1
S_ERXVALID2
S_ERXVALID2X
S_ERXVALID3
S_ESTATIC4
S_ESTATIC6
S_ETAGTYPE
S_ETCPOPDONE
S_ETCPOPSRDY
S_ETCPTXFULL
S_ETHEOPCNT
S_ETHERTYPE
S_ETHLIMIT
S_ETHRXVALID0
S_ETHRXVALID1
S_ETHRXVALID2
S_ETHRXVALID3
S_ETHSOPCNT
S_ETHTYPE0
S_ETHTYPE1
S_ETXBUSY
S_ETXBUSYOUT
S_ETXEOPCNT
S_ETXERROR
S_ETXFULL
S_ETXFULL0
S_ETXFULL1
S_ETXFULL2
S_ETXFULL3
S_ETXPLDEOPCNT
S_ETXPLDSOPCNT
S_ETXSOPCNT
S_ETXVALID
S_ETXVALID0
S_ETXVALID1
S_ETXVALID2
S_ETXVALID3
S_EWRCPLPKT
S_EWRETHPKT
S_EWRIPPKT
S_EWRTCPPKT
S_EWRZEROP
S_FCOE
S_FCOE_TARGET
S_FCOEMASK
S_FIFO_ERROR_DRDY
S_FIFO_ERROR_SRDY
S_FIFOCPL5RXVALID
S_FIFOCPLSOCPCNT
S_FIFOETHRXSOCP
S_FIFOETHRXVALID
S_FIFOETHSOCPCNT
S_FIFOGRERXREADY
S_FIFOGRERXSOCP
S_FIFOGRERXVALID
S_FIFOIPCSUMSRDY
S_FIFOIPPSEUDOCSUMSRDY
S_FIFOIPRXVALID
S_FIFOIPSOCPCNT
S_FIFOPLDRXZEROP
S_FIFOPLDRXZEROP_SRDY
S_FIFOTCPCSUMSRDY
S_FIFOTCPRXVALID
S_FIFOTCPSOCPCNT
S_FILTERMODE
S_FLUSHINPUTMSG
S_FRAG_LEN_MOD8_COMPAT
S_FRAGMENTATION
S_FSTATIC0
S_FSTATIC1
S_FSTATIC2
S_FSTATIC3
S_GATECHNRX0
S_GATECHNRX1
S_GATECHNTX0
S_GATECHNTX1
S_GATECHNTX2
S_GATECHNTX3
S_IMMEDIASEEN
S_IMMEDIATEEN
S_IMMEDIATEOP
S_IMMEDIATESE
S_IP4FOURTUPEN
S_IP4TWOTUPEN
S_IP6FOURTUPEN
S_IP6TWOTUPEN
S_IPEOPCNT
S_IPLIMIT
S_IPMI_VLAN
S_IPRXVALID0
S_IPRXVALID1
S_IPRXVALID2
S_IPRXVALID3
S_IPSOPCNT
S_IPV4TYPE
S_IPV6_EXT_HDR_SKIP
S_IPV6_UDP_CSUM_COMPAT
S_IPV6TYPE
S_ISCSICMDMODE
S_ISS_FIFO_DRDY
S_ISS_FIFO_SRDY
S_ISSVALID0
S_ISSVALID1
S_ISSVALID2
S_ISSVALID3
S_IVFWIDTH
S_KEYINDEX
S_KEYSCRAMBLE
S_LINENUM0
S_LINENUM1
S_LINENUM2
S_LINENUM3
S_LINENUMBER
S_LKPIDXSIZE
S_LOOKUPEVERYPKT
S_LOOP_OFFSET
S_MACMATCH
S_MAPENABLE
S_MAPINDEX
S_MAPREAD
S_MAPVALUERD
S_MAPVALUEWR
S_MAPWRITE
S_MMGRDONE
S_MPSHITTYPE
S_OPAQUE_HDR_SIZE
S_OPAQUE_RM
S_OPAQUE_RM_MAC_IN_MAC
S_OPAQUE_TYPE
S_OPCODEWAITSFORDATA
S_OPT_PARSER_BUSY_CHANNEL0
S_OPT_PARSER_BUSY_CHANNEL1
S_OPT_PARSER_BUSY_CHANNEL2
S_OPT_PARSER_BUSY_CHANNEL3
S_OPT_PARSER_BUSY_VEC_CHANNEL0
S_OPT_PARSER_BUSY_VEC_CHANNEL1
S_OPT_PARSER_BUSY_VEC_CHANNEL2
S_OPT_PARSER_BUSY_VEC_CHANNEL3
S_OPT_PARSER_COOKIE_CHANNEL0
S_OPT_PARSER_COOKIE_CHANNEL1
S_OPT_PARSER_COOKIE_CHANNEL2
S_OPT_PARSER_COOKIE_CHANNEL3
S_OPT_PARSER_FATAL_CHANNEL0
S_OPT_PARSER_FATAL_CHANNEL1
S_OPT_PARSER_FATAL_CHANNEL2
S_OPT_PARSER_FATAL_CHANNEL3
S_OPT_PARSER_ITCP_STATE_CHANNEL0
S_OPT_PARSER_ITCP_STATE_CHANNEL1
S_OPT_PARSER_ITCP_STATE_CHANNEL2
S_OPT_PARSER_ITCP_STATE_CHANNEL3
S_OPT_PARSER_OTK_STATE_CHANNEL0
S_OPT_PARSER_OTK_STATE_CHANNEL1
S_OPT_PARSER_OTK_STATE_CHANNEL2
S_OPT_PARSER_OTK_STATE_CHANNEL3
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL0
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL1
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL2
S_OPT_PARSER_PSTATE_ERRNO_CHANNEL3
S_OPT_PARSER_PSTATE_FATAL_CHANNEL0
S_OPT_PARSER_PSTATE_FATAL_CHANNEL1
S_OPT_PARSER_PSTATE_FATAL_CHANNEL2
S_OPT_PARSER_PSTATE_FATAL_CHANNEL3
S_P2CSUMERROR_DRDY
S_P2CSUMERROR_SRDY
S_PACKETDROPS
S_PAWSFATAL
S_PF0LKPIDX
S_PF0MSKSIZE
S_PF1LKPIDX
S_PF1MSKSIZE
S_PF2LKPIDX
S_PF2MSKSIZE
S_PF3LKPIDX
S_PF3MSKSIZE
S_PF4LKPIDX
S_PF4MSKSIZE
S_PF5LKPIDX
S_PF5MSKSIZE
S_PF6LKPIDX
S_PF6MSKSIZE
S_PF7LKPIDX
S_PF7MSKSIZE
S_PLD_DRDY
S_PLD_RXZEROP
S_PLD_RXZEROP_CNT
S_PLD_RXZEROP_DRDY0
S_PLD_RXZEROP_DRDY1
S_PLD_RXZEROP_DRDY2
S_PLD_RXZEROP_DRDY3
S_PLD_RXZEROP_SRDY
S_PLD_RXZEROP_SRDY0
S_PLD_RXZEROP_SRDY1
S_PLD_RXZEROP_SRDY2
S_PLD_RXZEROP_SRDY3
S_PLD_SRDY
S_PLD_TX_DRDY0
S_PLD_TX_DRDY1
S_PLD_TX_DRDY2
S_PLD_TX_DRDY3
S_PLD_TX_SRDY0
S_PLD_TX_SRDY1
S_PLD_TX_SRDY2
S_PLD_TX_SRDY3
S_PLD_TXFULL
S_PLD_TXFULL0
S_PLD_TXFULL1
S_PLD_TXFULL2
S_PLD_TXFULL3
S_PLD_TXVALID
S_PLD_TXVALID0
S_PLD_TXVALID1
S_PLD_TXVALID2
S_PLD_TXVALID3
S_PLD_TXZEROP_DRDY0
S_PLD_TXZEROP_DRDY1
S_PLD_TXZEROP_DRDY2
S_PLD_TXZEROP_DRDY3
S_PLD_TXZEROP_SRDY0
S_PLD_TXZEROP_SRDY1
S_PLD_TXZEROP_SRDY2
S_PLD_TXZEROP_SRDY3
S_PLD2X_RXAFULL
S_PLD2X_RXVALID
S_PLD2X_TXAFULL
S_PLD2X_TXVALID
S_PLD2XRXVALID
S_PLD2XTXAFULL
S_PLD2XTXVALID
S_PLDRXCSUMVALID
S_PLDRXCSUMVALID0
S_PLDRXCSUMVALID1
S_PLDRXCSUMVALID2
S_PLDRXCSUMVALID3
S_PLDRXVALID
S_PLDRXVALID0
S_PLDRXVALID1
S_PLDRXVALID2
S_PLDRXVALID3
S_PLDRXZEROPCNT
S_PLDRXZEROPSRDY0
S_PLDRXZEROPSRDY1
S_PLDRXZEROPSRDY2
S_PLDRXZEROPSRDY3
S_PLDTXDRDY
S_PLDTXSRDY
S_PLDTXSRDY0
S_PLDTXSRDY1
S_PLDTXSRDY2
S_PLDTXSRDY3
S_PLDTXVALID0
S_PLDTXVALID1
S_PLDTXVALID2
S_PLDTXVALID3
S_PLDVALID0
S_PLDVALID1
S_PLDVALID2
S_PLDVALID3
S_PORT
S_PRIMARYPORT
S_PRIMARYPORTENABLE
S_PROTOCOL
S_PRTENABLE
S_RCFDATACMRDY
S_RCFDATAOUTSRDY
S_RCFDATAOUTUSABLE
S_RCFDATAWAITAFTERRD
S_RCFOPCODEOUT
S_RCFOPCODEOUTSRDY
S_RCFOPCODEOUTUSABLE
S_RCFOPSRCOUT
S_RCFOPTIONSTCPSRDY
S_RCFPTIDSRDY
S_RCFREASONOUT
S_RESERVED
S_RESERVED0
S_RESERVED1
S_RESERVED2
S_RESERVED3
S_RESOURCESREADY
S_RESOURCESREADYCOPY
S_RESRDY
S_REWRITEFORCETOSIZE
S_RM_OVLAN
S_RX_PKT_ATTR_DRDY
S_RX_PKT_ATTR_SRDY
S_RXCHNXOFF
S_RXCPLSRDY
S_RXDROP0
S_RXDROP1
S_RXDROP2
S_RXDROP3
S_RXECHANNEL
S_RXEOP
S_RXEOP_I
S_RXEOP_I2
S_RXERRORSRDY
S_RXFIFOCNG
S_RXFULL
S_RXFULL_BUF
S_RXFULL_I
S_RXFULL_I2
S_RXHDRCNG
S_RXISSSRDY
S_RXLPBKCNG
S_RXMACPORT
S_RXMAPCHANNEL0
S_RXMAPCHANNEL1
S_RXMAPCHANNEL2
S_RXMAPCHANNEL3
S_RXMODXOFF
S_RXNOTBUSY
S_RXOPTSRDY
S_RXPAGEPOOLFULL
S_RXPCMDCNG
S_RXPLDLENSRDY
S_RXPSTRUCTSFULL
S_RXRATEINCQ0
S_RXRATEINCQ1
S_RXRATETCKQ0
S_RXRATETCKQ1
S_RXRUNT
S_RXRUNTPARSER
S_RXSGECHANNEL0
S_RXSGECHANNEL1
S_RXSGECHANNEL2
S_RXSGECHANNEL3
S_RXSGECNG
S_RXSGEMOD0
S_RXSGEMOD1
S_RXSOCP
S_RXSOCP_I
S_RXSOCP_I2
S_RXTIMERSEPQ0
S_RXTIMERSEPQ1
S_RXVALID
S_RXVALID_BUF
S_RXVALID_I
S_RXVALID_I2
S_SECUREPORT
S_SECUREPORTENABLE
S_SEENMMGRDONE
S_SEENRESOURCESREADY
S_SHAREDRQEN
S_SHAREDXRC
S_SLEEPRDYARP
S_SLEEPRDYMIB
S_SLEEPRDYRSS
S_SLEEPRDYTBL
S_SLEEPRDYUTRN
S_SLEEPRDYVNT
S_SLEEPREQARP
S_SLEEPREQMIB
S_SLEEPREQRSS
S_SLEEPREQTBL
S_SLEEPREQUTRN
S_SLEEPREQVNT
S_SPURIOUSMSG
S_SRAMFATAL
S_SRC
S_SRC0
S_SRC1
S_SRC2
S_SRC3
S_SRVRSRAM
S_STARTSKIPPLD
S_STATE
S_STROBE0
S_STROBE1
S_SVID_ID_OFFSET
S_SYNLEARNED
S_TABLEACCESCOMPLETE
S_TABLEACCESINCREMENT
S_TABLEACCESSLATENCY
S_TCP_PLD_FILTER_OFFSET
S_TCPEOPCNT
S_TCPLIMIT
S_TCPOPDRDY
S_TCPOPSRDY
S_TCPOPTTXFULL
S_TCPOPTTXVALID
S_TCPRXVALID0
S_TCPRXVALID1
S_TCPRXVALID2
S_TCPRXVALID3
S_TCPSOPCNT
S_TIDVALUE
S_TIMERENABLED
S_TIMERERRORENABLE
S_TIMERINSERTBUSY
S_TIMERTHRESHOLD
S_TNL_PLD_FILTER_OFFSET
S_TOS
S_TRC_RXFULL
S_TRC_RXVALID
S_TRCCH
S_TRCRR
S_TUNNELPKTREG
S_TXARBEOPCNT
S_TXARBSOPCNT
S_TXCHNXOFF
S_TXCPLEOPCNT
S_TXCPLSOPCNT
S_TXDROPCNTCH0RCVD
S_TXDROPCNTCH0SENT
S_TXDROPCNTCH1RCVD
S_TXDROPCNTCH1SENT
S_TXDROPMODECH0
S_TXDROPMODECH1
S_TXDROPMODECH2
S_TXDROPMODECH3
S_TXECHANNEL
S_TXEOPCNT
S_TXFIFOCNG
S_TXFRMERR1
S_TXFRMERR2
S_TXFULL
S_TXFULL0
S_TXFULL1
S_TXFULL2
S_TXFULL2X
S_TXFULL3
S_TXHDRCNG
S_TXLPBKCNG
S_TXMAPCHANNEL0
S_TXMAPCHANNEL1
S_TXMAPCHANNEL2
S_TXMAPCHANNEL3
S_TXMAPFIFOCHANNEL0
S_TXMAPFIFOCHANNEL1
S_TXMAPFIFOCHANNEL2
S_TXMAPFIFOCHANNEL3
S_TXMAPFIFOCHANNEL4
S_TXMAPFIFOCHANNEL5
S_TXMAPFIFOCHANNEL6
S_TXMAPFIFOCHANNEL7
S_TXMAPHDRCHANNEL0
S_TXMAPHDRCHANNEL1
S_TXMAPHDRCHANNEL2
S_TXMAPHDRCHANNEL3
S_TXMAPHDRCHANNEL4
S_TXMAPHDRCHANNEL5
S_TXMAPHDRCHANNEL6
S_TXMAPHDRCHANNEL7
S_TXMAPLPBKCHANNEL0
S_TXMAPLPBKCHANNEL1
S_TXMAPLPBKCHANNEL2
S_TXMAPLPBKCHANNEL3
S_TXMAPLPBKCHANNEL4
S_TXMAPLPBKCHANNEL5
S_TXMAPLPBKCHANNEL6
S_TXMAPLPBKCHANNEL7
S_TXMAPPCMDCHANNEL0
S_TXMAPPCMDCHANNEL1
S_TXMAPPCMDCHANNEL2
S_TXMAPPCMDCHANNEL3
S_TXMAPPCMDCHANNEL4
S_TXMAPPCMDCHANNEL5
S_TXMAPPCMDCHANNEL6
S_TXMAPPCMDCHANNEL7
S_TXMODXOFF
S_TXPCMDCNG
S_TXPKTCSUMSRDY
S_TXPLDEOPCNT
S_TXPLDSOPCNT
S_TXPPPENPORT0
S_TXPPPENPORT1
S_TXPPPENPORT2
S_TXPPPENPORT3
S_TXRATEINCQ0
S_TXRATEINCQ1
S_TXRATEINCQ2
S_TXRATEINCQ3
S_TXRATEINCQ4
S_TXRATEINCQ5
S_TXRATEINCQ6
S_TXRATEINCQ7
S_TXRATETCKQ0
S_TXRATETCKQ1
S_TXRATETCKQ2
S_TXRATETCKQ3
S_TXRATETCKQ4
S_TXRATETCKQ5
S_TXRATETCKQ6
S_TXRATETCKQ7
S_TXSOPCNT
S_TXTIMERSEPQ0
S_TXTIMERSEPQ1
S_TXTIMERSEPQ2
S_TXTIMERSEPQ3
S_TXTIMERSEPQ4
S_TXTIMERSEPQ5
S_TXTIMERSEPQ6
S_TXTIMERSEPQ7
S_TXVALID0
S_TXVALID1
S_TXVALID2
S_TXVALID2X
S_TXVALID3
S_UDP_PLD_FILTER_OFFSET
S_UDPFOURTUPEN
S_USE_LOOP_BIT
S_VFCHNEN
S_VFIP4FOURTUPEN
S_VFIP4TWOTUPEN
S_VFIP6FOURTUPEN
S_VFIP6TWOTUPEN
S_VFLKPIDX
S_VFPRTEN
S_VFUPEN
S_VFVLNEX
S_VLAN
S_VLANENABLE
S_VLANTYPE
S_VNIC
S_VNIC_ID
S_VNTAGPLDENABLE
S_VXLANPORT
S_WCFBUSY
S_WRITEZEROEN
S_WRITEZEROOP
S_ZRPVALID0
S_ZRPVALID1
S_ZRPVALID2
S_ZRPVALID3
S0(0B
S0ZM/
S0ZM7
S0ZN8
sched_ioqtx_bp_priority
sched_ioqtx_bp_priority: has %u entries only, requires %u entries
Scheduler  Mode   Channel  Rate (Kbps)   Class IPG(0.1 ns)   Flow IPG(us)
scsi_read: ppod alloc failed, nppod %u
sDDD@
Sector empty
SendTargets=All
sendto pending: wr_pend %p for port %u, want to send to port %u
sercfg_prep: error, ret %d
Serial Configuration version: 0x%x VPD version: 0x%x
SessionType
set_digest: BP already fc 0x%x flags 0x%x
set_digest: buf_ll_flush fc 0x%x next_wr 0x%x
set_digest: csk 0x%x conn 0x%x state
set_digest: uplsubmode:%x, pgidx:0x%x, val:0x%x buffered 0x%x
setting up ring backbone
setup_ddp: istask:0x%x, nppod %u, alloc failed %d
SFP28
SFP28-25G-1M    D|
SGE Actual WRE packet is less than advertized length
SGE DBP 0 pidx increment too large
SGE DBP 1 pidx increment too large
SGE DBP 2 pidx increment too large
SGE DBP 3 pidx increment too large
SGE GTS CIDX increment too large
SGE idma %u, queue %u, potentially stuck in state %u for %d seconds (debug0=%#x, debug11=%#x)
SGE idma%d, queue %u, resumed after %d seconds
SGE illegal egress QID
SGE illegal ingress QID
SGE IQID > 1023 received CPL for FL
SGE PCIe error for a DBP thread
SGE received 0-length CPL
SGE received CPL exceeding IQE size
SGE too many priority egress contexts
SGE too many priority ingress contexts
sge_indirect
sge_timer_value
sge_timer_value = 5, 10, 20, 50, 100, 200 # SGE_TIMER_VALUE* in usecs
sge_timer_value=5,10,20,50,100,200
sgeindirect
size of COMPRESS_INFO %d
size of DBG_DATA_INFO %d
size of DUMP_INFO %d
Size of Metadata %d
Size of ULONG %d USHORT %d UINT32 %d
Skipping %s
Skipping %s entity, because fw_attach is 0
Skipping %s entity,because fw_attach is 0
sku(0x%x): custom sku 10G does not support 40G ports
sku(0x%x): custom sku 10G_SO does not support 40G ports(%u) or extmem(%u)
sku(0x%x): custom sku 40G_SO does not support extmem
sku: custom sku(0x%x) 40G ports(%u) extmem(%u) supported
SLAVE
Small buff
SMB master Rx FIFO parity error
SMB master Tx FIFO parity error
SMB slave FIFO parity error
sn>P(
sNP"B
socketnum
sp. Ne
Sp[r:*0$
SP7051-RW       
sprintf_s
srvrsram
STAG region:
Start DHCPv6 to get the ip address
Status   Data      PC
Status   Data      PC     LS0Stat  LS0Addr             LS0Data
Status   Inst    Data      PC
Status   Inst    Data      PC     LS0Stat  LS0Addr  LS0Data  LS1Stat  LS1Addr  LS1Data
strcmp
StringFileInfo
strncmp
strncpy_s
Success
Successfully configured using Firmware Config File "%s" 
Successfully configured using Firmware Configuration File "Firmware Default" 
Successfully configured using Firmware Configuration File "On FLASH" 
SUVWATAUAVAWH
SUVWATAVAWH
sw_state
swstate
syn2tupenipv4
syn2tupenipv6
syn4tupenipv4
syn4tupenipv6
synmapen
System error
t !EHL
t$ E3
t$ UWATAVAWH
t$ WATAUAVAWH
t$ WATAUAVAWIc
t$ WAVAWH
t$ WH
t$0E+
T$0M+
t$0v>D
T$8E3
T$DE2
t$HA_A^A]A\_
T$hH9
t$htaA+
T) Eh
T* V*T<) W)T=(V
'T.'0
-T:,@8-@9
'T:'T9#T8- $. %c
T+0@-0A
T+P6d
T4 prep adapter failed err %d
t4_edc_err_read
t4_os_lock_init failed
T4PII
Target moved temp. conn %x, sess %x
TargetAddress
TargetAlias
TargetName
TargetPortalGroupTag
TAS-A1EH1-8AQ   
task_alloc: Out of tasks.
'TB'V
TCBs:
TCP conn establishment failed %d
tcp recv, init txq wr failed
tcp_stats
tcpstats
TDDP region:
temp2_1e+0x10 = %#x
Temperature/Voltage Sensor: Core clock %u > %u; capping to stay in compliance with hardware.
Tgt_Cmd_FIFO_Cnt0
Tgt_Cmd_FIFO_Cnt1
Tgt_Cmd_FIFO_Cnt2
Tgt_Cmd_FIFO_Cnt3
tgt_conn_wr: flow-id:0x%x type:0x%x is wrong for subop:0x%x
Thales TSS ESN:F528-3777-8A761%0#
Tick granularities %ukbps
tid_I
tiD8k tc
tidinfo
timer queue %u lost a tick! next %p last %p nume %u
Timers:
Timestamp param missing,so ignoring flash write request
TlP0X
tls_key_start:0x%x, tls_key_size:%d
tlskeys
TNL_LKP_INNER_SEL
tnlalllkp
tnlmapen
toobI
toobt
toobt6E3
Total Compression Entries Used (%d/%d)
Total data space used (%d KB/%d KB)
Total Space reserved for Metadata %d KB
toupper
TP out of Tx pages
TP parity error
tp_backoff: parsed %d instead of %u entries
tp_backoffvals
TP_CDSP_CONFIG
TP_CHANNEL_MAP
TP_CHDR_CONFIG
TP_CMM_CONFIG
TP_CORE_POWER
TP_CORE_RDMA
TP_CSPI_POWER
TP_DBG_CACHE_MC_REQ
TP_DBG_CACHE_MC_RSP
TP_DBG_CACHE_RD_ALL
TP_DBG_CACHE_RD_HIT
TP_DBG_CACHE_WR_ALL
TP_DBG_CACHE_WR_HIT
TP_DBG_CLEAR
TP_DBG_CORE_CPL
TP_DBG_CORE_FATAL
TP_DBG_CORE_HDR0
TP_DBG_CORE_HDR1
TP_DBG_CORE_OUT
TP_DBG_CORE_PCMD
TP_DBG_CORE_TID
TP_DBG_CSIDE_ARBIT
TP_DBG_CSIDE_DDP0
TP_DBG_CSIDE_DDP1
TP_DBG_CSIDE_DEMUX
TP_DBG_CSIDE_DISP0
TP_DBG_CSIDE_DISP1
TP_DBG_CSIDE_FIFO0
TP_DBG_CSIDE_FIFO1
TP_DBG_CSIDE_FRM
TP_DBG_CSIDE_INT
TP_DBG_CSIDE_PRS
TP_DBG_CSIDE_RX0
TP_DBG_CSIDE_RX1
TP_DBG_CSIDE_RX2
TP_DBG_CSIDE_RX3
TP_DBG_CSIDE_TRACE_CNT
TP_DBG_CSIDE_TRACE_RSS
TP_DBG_CSIDE_TX0
TP_DBG_CSIDE_TX1
TP_DBG_CSIDE_TX2
TP_DBG_CSIDE_TX3
TP_DBG_ENG_RES0
TP_DBG_ENG_RES1
TP_DBG_ENG_RES2
TP_DBG_ERROR_CNT
TP_DBG_ESIDE_DEMUX
TP_DBG_ESIDE_DISP0
TP_DBG_ESIDE_DISP1
TP_DBG_ESIDE_DISP2
TP_DBG_ESIDE_DISP3
TP_DBG_ESIDE_DRP
TP_DBG_ESIDE_FIFO0
TP_DBG_ESIDE_FIFO1
TP_DBG_ESIDE_FRM
TP_DBG_ESIDE_HDR0
TP_DBG_ESIDE_HDR1
TP_DBG_ESIDE_HDR2
TP_DBG_ESIDE_HDR3
TP_DBG_ESIDE_IN0
TP_DBG_ESIDE_IN1
TP_DBG_ESIDE_IN2
TP_DBG_ESIDE_IN3
TP_DBG_ESIDE_INT
TP_DBG_ESIDE_OP
TP_DBG_ESIDE_OP_ALT
TP_DBG_ESIDE_OP_BUSY
TP_DBG_ESIDE_OP_COOKIE
TP_DBG_ESIDE_PKT0
TP_DBG_ESIDE_PKT1
TP_DBG_ESIDE_PKT2
TP_DBG_ESIDE_PKT3
TP_DBG_ESIDE_TX
TP_DBG_SCHED_RX
TP_DBG_SCHED_TX
tp_ddp
tp_ddp = 1
tp_ddp = 2
tp_ddp_iscsi
tp_ddp_iscsi = 1
tp_ddp_iscsi=2
tp_ddp=2
TP_EGRESS_CONFIG
TP_EHDR_CONFIG_HI
TP_EHDR_CONFIG_LO
tp_err_stats
TP_ESIDE_ALIGN_MASK
TP_ESIDE_CONFIG
TP_ESIDE_DVID_MASK
TP_ESIDE_SVID_MASK
TP_ETHER_TYPE_FW
TP_ETHER_TYPE_IP
TP_ETHER_TYPE_VL
TP_FIFO_CONFIG
TP_FRAG_CONFIG
tp_indirect
TP_INGRESS_CONFIG
TP_INGRESS_CONFIG2
TP_IPMI_CFG1
TP_IPMI_CFG2
tp_l2t
tp_l2t = 4
tp_l2t = 4096
tp_l2t=1020
tp_l2t=3072
tp_l2t=4
tp_l2t=4092
tp_la
TP_MAC_MATCH_MAP0
TP_MAC_MATCH_MAP1
TP_MIB_CPL_IN_REQ_0
tp_mib_cpl_in_req_0
TP_MIB_CPL_IN_REQ_1
tp_mib_cpl_in_req_1
TP_MIB_CPL_IN_REQ_1
tp_mib_cpl_in_req_2
TP_MIB_CPL_IN_REQ_2
TP_MIB_CPL_IN_REQ_3
tp_mib_cpl_in_req_3
TP_MIB_CPL_IN_REQ_3
TP_MIB_CPL_OUT_ERR_0
TP_MIB_CPL_OUT_ERR_1
TP_MIB_CPL_OUT_ERR_2
TP_MIB_CPL_OUT_ERR_3
TP_MIB_CPL_OUT_RSP_0
tp_mib_cpl_out_rsp_0
TP_MIB_CPL_OUT_RSP_1
tp_mib_cpl_out_rsp_1
TP_MIB_CPL_OUT_RSP_1
TP_MIB_CPL_OUT_RSP_2
tp_mib_cpl_out_rsp_2
TP_MIB_CPL_OUT_RSP_2
TP_MIB_CPL_OUT_RSP_3
tp_mib_cpl_out_rsp_3
TP_MIB_CPL_OUT_RSP_3
TP_MIB_DEBUG
TP_MIB_ENG_LINE_0
TP_MIB_ENG_LINE_1
TP_MIB_ENG_LINE_2
TP_MIB_ENG_LINE_3
TP_MIB_FCOE_BYTE_0_HI
tp_mib_fcoe_byte_0_hi
TP_MIB_FCOE_BYTE_0_LO
tp_mib_fcoe_byte_0_lo
TP_MIB_FCOE_BYTE_0_LO
TP_MIB_FCOE_BYTE_1_HI
tp_mib_fcoe_byte_1_hi
TP_MIB_FCOE_BYTE_1_HI
TP_MIB_FCOE_BYTE_1_LO
tp_mib_fcoe_byte_1_lo
TP_MIB_FCOE_BYTE_2_HI
tp_mib_fcoe_byte_2_hi
tp_mib_fcoe_byte_2_lo
TP_MIB_FCOE_BYTE_2_LO
TP_MIB_FCOE_BYTE_3_HI
tp_mib_fcoe_byte_3_hi
TP_MIB_FCOE_BYTE_3_HI
TP_MIB_FCOE_BYTE_3_LO
tp_mib_fcoe_byte_3_lo
TP_MIB_FCOE_BYTE_3_LO
TP_MIB_FCOE_DDP_0
tp_mib_fcoe_ddp_0
TP_MIB_FCOE_DDP_0
TP_MIB_FCOE_DDP_1
tp_mib_fcoe_ddp_1
TP_MIB_FCOE_DDP_1
TP_MIB_FCOE_DDP_2
tp_mib_fcoe_ddp_2
TP_MIB_FCOE_DDP_3
tp_mib_fcoe_ddp_3
TP_MIB_FCOE_DDP_3
tp_mib_fcoe_drop_0
TP_MIB_FCOE_DROP_0
TP_MIB_FCOE_DROP_1
tp_mib_fcoe_drop_1
TP_MIB_FCOE_DROP_1
TP_MIB_FCOE_DROP_2
tp_mib_fcoe_drop_2
TP_MIB_FCOE_DROP_2
tp_mib_fcoe_drop_3
TP_MIB_FCOE_DROP_3
TP_MIB_HDR_IN_ERR_0
tp_mib_hdr_in_err_0
TP_MIB_HDR_IN_ERR_0
TP_MIB_HDR_IN_ERR_1
tp_mib_hdr_in_err_1
TP_MIB_HDR_IN_ERR_1
TP_MIB_HDR_IN_ERR_2
tp_mib_hdr_in_err_2
tp_mib_hdr_in_err_3
TP_MIB_HDR_IN_ERR_3
TP_MIB_MAC_IN_ERR_0
tp_mib_mac_in_err_0
TP_MIB_MAC_IN_ERR_0
tp_mib_mac_in_err_1
TP_MIB_MAC_IN_ERR_1
TP_MIB_MAC_IN_ERR_2
tp_mib_mac_in_err_2
tp_mib_mac_in_err_3
TP_MIB_MAC_IN_ERR_3
TP_MIB_OFD_ARP_DROP
tp_mib_ofd_arp_drop
TP_MIB_OFD_ARP_DROP
tp_mib_ofd_chn_drop_0
TP_MIB_OFD_CHN_DROP_0
tp_mib_ofd_chn_drop_1
TP_MIB_OFD_CHN_DROP_1
tp_mib_ofd_chn_drop_2
TP_MIB_OFD_CHN_DROP_2
tp_mib_ofd_chn_drop_3
TP_MIB_OFD_CHN_DROP_3
TP_MIB_OFD_DFR_DROP
tp_mib_ofd_dfr_drop
TP_MIB_OFD_DFR_DROP
TP_MIB_OFD_VLN_DROP_0
tp_mib_ofd_vln_drop_0
TP_MIB_OFD_VLN_DROP_0
TP_MIB_OFD_VLN_DROP_1
tp_mib_ofd_vln_drop_1
TP_MIB_OFD_VLN_DROP_1
TP_MIB_OFD_VLN_DROP_2
tp_mib_ofd_vln_drop_2
tp_mib_ofd_vln_drop_3
TP_MIB_OFD_VLN_DROP_3
TP_MIB_RQE_DFR_MOD
tp_mib_rqe_dfr_mod
TP_MIB_RQE_DFR_MOD
TP_MIB_RQE_DFR_PKT
tp_mib_rqe_dfr_pkt
TP_MIB_RQE_DFR_PKT
TP_MIB_TCP_IN_ERR_0
tp_mib_tcp_in_err_0
TP_MIB_TCP_IN_ERR_1
tp_mib_tcp_in_err_1
tp_mib_tcp_in_err_2
TP_MIB_TCP_IN_ERR_2
TP_MIB_TCP_IN_ERR_3
tp_mib_tcp_in_err_3
TP_MIB_TCP_IN_ERR_3
TP_MIB_TCP_IN_SEG_HI
tp_mib_tcp_in_seg_hi
TP_MIB_TCP_IN_SEG_HI
tp_mib_tcp_in_seg_lo
TP_MIB_TCP_IN_SEG_LO
TP_MIB_TCP_OUT_RST
tp_mib_tcp_out_rst
TP_MIB_TCP_OUT_SEG_HI
tp_mib_tcp_out_seg_hi
TP_MIB_TCP_OUT_SEG_HI
TP_MIB_TCP_OUT_SEG_LO
tp_mib_tcp_out_seg_lo
TP_MIB_TCP_OUT_SEG_LO
TP_MIB_TCP_RXT_SEG_HI
tp_mib_tcp_rxt_seg_hi
TP_MIB_TCP_RXT_SEG_LO
tp_mib_tcp_rxt_seg_lo
TP_MIB_TCP_V6IN_ERR_0
tp_mib_tcp_v6in_err_0
TP_MIB_TCP_V6IN_ERR_0
tp_mib_tcp_v6in_err_1
TP_MIB_TCP_V6IN_ERR_1
tp_mib_tcp_v6in_err_2
TP_MIB_TCP_V6IN_ERR_2
TP_MIB_TCP_V6IN_ERR_3
tp_mib_tcp_v6in_err_3
TP_MIB_TCP_V6IN_ERR_3
TP_MIB_TCP_V6IN_SEG_HI
tp_mib_tcp_v6in_seg_hi
TP_MIB_TCP_V6IN_SEG_HI
tp_mib_tcp_v6in_seg_lo
TP_MIB_TCP_V6IN_SEG_LO
TP_MIB_TCP_V6OUT_RST
tp_mib_tcp_v6out_rst
TP_MIB_TCP_V6OUT_RST
TP_MIB_TCP_V6OUT_SEG_HI
tp_mib_tcp_v6out_seg_hi
TP_MIB_TCP_V6OUT_SEG_LO
tp_mib_tcp_v6out_seg_lo
TP_MIB_TCP_V6OUT_SEG_LO
TP_MIB_TCP_V6RXT_SEG_HI
tp_mib_tcp_v6rxt_seg_hi
TP_MIB_TCP_V6RXT_SEG_HI
tp_mib_tcp_v6rxt_seg_lo
TP_MIB_TCP_V6RXT_SEG_LO
TP_MIB_TID_ACT
tp_mib_tid_act
TP_MIB_TID_ACT
TP_MIB_TID_DEL
tp_mib_tid_del
TP_MIB_TID_DEL
tp_mib_tid_inv
TP_MIB_TID_INV
tp_mib_tid_pas
TP_MIB_TID_PAS
TP_MIB_TNL_CNG_DROP_0
tp_mib_tnl_cng_drop_0
TP_MIB_TNL_CNG_DROP_0
TP_MIB_TNL_CNG_DROP_1
tp_mib_tnl_cng_drop_1
TP_MIB_TNL_CNG_DROP_1
tp_mib_tnl_cng_drop_2
TP_MIB_TNL_CNG_DROP_2
TP_MIB_TNL_CNG_DROP_3
tp_mib_tnl_cng_drop_3
TP_MIB_TNL_CNG_DROP_3
TP_MIB_TNL_DROP_0
tp_mib_tnl_drop_0
TP_MIB_TNL_DROP_0
TP_MIB_TNL_DROP_1
tp_mib_tnl_drop_1
tp_mib_tnl_drop_2
TP_MIB_TNL_DROP_2
TP_MIB_TNL_DROP_3
tp_mib_tnl_drop_3
TP_MIB_TNL_ERR_0
TP_MIB_TNL_ERR_1
TP_MIB_TNL_ERR_2
TP_MIB_TNL_ERR_3
TP_MIB_TNL_IN_PKT_0
tp_mib_tnl_in_pkt_0
TP_MIB_TNL_IN_PKT_1
tp_mib_tnl_in_pkt_1
TP_MIB_TNL_IN_PKT_1
TP_MIB_TNL_IN_PKT_2
tp_mib_tnl_in_pkt_2
TP_MIB_TNL_IN_PKT_3
tp_mib_tnl_in_pkt_3
TP_MIB_TNL_IN_PKT_3
TP_MIB_TNL_LPBK_0
tp_mib_tnl_lpbk_0
TP_MIB_TNL_LPBK_1
tp_mib_tnl_lpbk_1
TP_MIB_TNL_LPBK_2
tp_mib_tnl_lpbk_2
TP_MIB_TNL_LPBK_2
TP_MIB_TNL_LPBK_3
tp_mib_tnl_lpbk_3
tp_mib_tnl_out_pkt_0
TP_MIB_TNL_OUT_PKT_0
tp_mib_tnl_out_pkt_1
TP_MIB_TNL_OUT_PKT_1
TP_MIB_TNL_OUT_PKT_2
tp_mib_tnl_out_pkt_2
tp_mib_tnl_out_pkt_3
TP_MIB_TNL_OUT_PKT_3
TP_MIB_USM_BYTES_HI
tp_mib_usm_bytes_hi
tp_mib_usm_bytes_lo
TP_MIB_USM_BYTES_LO
tp_mib_usm_drop
TP_MIB_USM_DROP
TP_MIB_USM_PKTS
tp_mib_usm_pkts
tp_mtus
tp_mtus = 88, 256, 512, 576, 808, 1024, 1280, 1488, 1500, 2002, 2048, 4096, 4352, 8192, 9000, 9600
tp_mtus has %u entries only, requires %u entries
tp_mtus[%u] is %u bytes which is not supported
tp_mtus=88,256,512,576,808,1024,1280,1488,1500,2002,2048,4096,4352,8192,9000,9600
tp_nrxch
tp_nrxch = 0
tp_nrxch=0
tp_ntxch
tp_ntxch = 0
tp_ntxch=0
TP_NVGRE_CONFIG
tp_pbl
tp_pbl = 34
tp_pbl = 34 
tp_pbl=5
tp_pio
tp_pmrx
tp_pmrx = 20
tp_pmrx_flags
tp_pmrx_pagesize
tp_pmrx_pagesize = 64K
tp_pmrx_pagesize=64K
tp_pmrx=30
tp_pmtx
tp_pmtx = 30
tp_pmtx_flags
tp_pmtx_pagesize
tp_pmtx_pagesize = 64K
tp_pmtx_pagesize=64K
tp_pmtx=50
tp_rq
tp_rq = 10
tp_rq=7
TP_RSS_PF_MAP
TP_RSS_PF_MSK
TP_RSS_PF0_CONFIG
TP_RSS_PF1_CONFIG
TP_RSS_PF2_CONFIG
TP_RSS_PF3_CONFIG
TP_RSS_PF4_CONFIG
TP_RSS_PF5_CONFIG
TP_RSS_PF6_CONFIG
TP_RSS_PF7_CONFIG
TP_RSS_SECRET_KEY0
TP_RSS_SECRET_KEY1
TP_RSS_SECRET_KEY2
TP_RSS_SECRET_KEY3
TP_RSS_SECRET_KEY4
TP_RSS_SECRET_KEY5
TP_RSS_SECRET_KEY6
TP_RSS_SECRET_KEY7
TP_RSS_SECRET_KEY8
TP_RSS_SECRET_KEY9
TP_RSS_VFH_CONFIG
TP_RSS_VFL_CONFIG
TP_RX_LPBK
TP_RX_MOD_Q1_Q0_RATE_LIMIT
TP_RX_MOD_Q1_Q0_TIMER_SEPARATOR
TP_RX_SCHED_FIFO
TP_RX_SCHED_MAP
TP_RX_SCHED_SGE
tp_srq
tp_srq=128
tp_stag
tp_stag = 5
tp_stag = 5 
tp_stag=2
TP_TAG_CONFIG
tp_tcptuning
tp_tcptuning = cluster
tp_timerres
tp_timerres: parsed %d instead of %u entries
tp_timervals
tp_timervals: parsed %d instead of %u entries
tp_tls_key
tp_tls_key=3
tp_tls_mxrxsize
tp_tls_mxrxsize=17408
tp_tm_pio
TP_TRC_CONFIG
TP_TX_DROP_CFG_CH0
TP_TX_DROP_CFG_CH1
TP_TX_DROP_CFG_CH2
TP_TX_DROP_CFG_CH3
TP_TX_DROP_CNT_CH0
TP_TX_DROP_CNT_CH1
TP_TX_DROP_CNT_CH2
TP_TX_DROP_CNT_CH3
TP_TX_DROP_MODE
TP_TX_LPBK
TP_TX_MOD_C1_C0_RATE_LIMIT
TP_TX_MOD_C3_C2_RATE_LIMIT
TP_TX_MOD_Q1_Q0_RATE_LIMIT
TP_TX_MOD_Q1_Q0_TIMER_SEPARATOR
TP_TX_MOD_Q3_Q2_RATE_LIMIT
TP_TX_MOD_Q3_Q2_TIMER_SEPARATOR
TP_TX_MOD_Q5_Q4_RATE_LIMIT
TP_TX_MOD_Q5_Q4_TIMER_SEPARATOR
TP_TX_MOD_Q7_Q6_RATE_LIMIT
TP_TX_MOD_Q7_Q6_TIMER_SEPARATOR
TP_TX_SCHED_FIFO
TP_TX_SCHED_HDR
TP_TX_SCHED_LPBK
TP_TX_SCHED_MAP
TP_TX_SCHED_PCMD
TP_TX_SCHED_PPP
TP_UTRN_CONFIG
TP_VLAN_PRI_MAP
TP_VLN_CONFIG
TP_VXLAN_CONFIG
TP_VXLAN_HEADER
tperrstats
tpindirect
TPT region:
Translation
TrcEopCnt
TrcFltHit
TrcPktLen
TrcRntPkt
TrcSopCnt
TR-PY13L-N00    
tsch_ticks
tsch_ticks = 100000, 10000, 1000, 10
tsch_ticks=1000,100,10,1
tsch_ticks=100000,10000,1000,10
Tstamp
-tU,tT
-tU,tT*`
Tx FL:
Tx payload:
Tx uncorrectable data error
tx_rate
TXCA array parity error
TXCIF array parity error
TXERRORCNT
TXFT array parity error
TXNP array parity error
TXPBL region:
TXPC array parity error
txrate
type %x, xid %x, type_xid %x
u!@8o
u#fD;
U&&f&&
U*@9h
u*A)-E?
u*A9F
U*P:+P;
U,@9h
u,@w*"
U,00e
u,6|/2y/6{
u,pw*B
U,Xf[c
U,Xfk
U.R:+
u;%t1"
u;)t1&
u[x@(
u+@nd
U0S0Q
-U2."
u3!D$ D
UATAUAVAWH
UAVAWH
ULPRX channel 0 context error
ULPRX channel 1 context error
ULPRX parity error
ULPRX state:
ulprx_la
ulprxla
ULPTX channel 0 PBL out of bounds
ULPTX channel 1 PBL out of bounds
ULPTX channel 2 PBL out of bounds
ULPTX channel 3 PBL out of bounds
ULPTX parity error
ULPTX state:
ulptx_la
ulptxla
Unable to add compress entry
Unable To Determine Reason
Undefined entity
Undefined out buf
Unexpected Event
Unknown
unknown serverid. Ignoring dhcp reply
Unregistered
up clk mode %d, ref_clk %u, dev.clk.up %u
up_cim_indirect
upcimindirect
upload
UseBuiltInConfig
UseBuiltInFirmware
UserMode
Using router [%04x %04x %04x %04x] to reach [%04x %04x %04x %04x]
UVWATAUAVAWH
UVWAUAVH
UVWAVAWH
UWATAVAWH
UWAVH
UwQD-P
UwQY-P
Uz[W(2
Uz[Y(2#&r
V)0Eh
V.r7)
-V/,B
v/@:(@;
v/0,e
V/0L(0M
-V0,B
v1Z"`
-V9, 
VarFileInfo
VerSetConditionMask
version
version = 0x08000025
Version mismatch
version=0x1425001c
version=0x1425001d
Vf_AddVPCIInterface
Vf_Alloc_MacFilter
Vf_And_AdapterFlags
Vf_Change_Mac
Vf_Config_RssRange
Vf_Config_ViRss
Vf_CreateAdapter
Vf_CreateVi
Vf_DeAllocateFunctionResources
Vf_DeAllocVi
Vf_DestroyAdapter
Vf_Enable_Vi
Vf_EvtDeviceAdd
Vf_EvtDevicePrepareHardware
Vf_Free_MacFilter
Vf_Get_AdapterFlags
Vf_Get_AdapterParams
Vf_Get_Bar2_Address
Vf_Get_Closest_Threshold
Vf_Get_DevParams
Vf_Get_OffloadParams
Vf_Get_PortInfo
Vf_Get_PortStats
Vf_Get_SgePktShift
Vf_GetAdapterCsrLen
Vf_GetLPort
Vf_GetMacIndex
Vf_GetPfVfId
Vf_GetPortCount
Vf_GetTxChan
Vf_GetViDetails
Vf_GetViid
Vf_hdl_fw_rpl
Vf_ingressq_free
Vf_InitAdapter
Vf_InitLinkConfig
Vf_IoQueueCreate
Vf_NICInit
Vf_NicInq_Enable
Vf_Or_AdapterFlags
Vf_PrepAdapter
Vf_Query_Params
Vf_Read_Mac
Vf_read_reg
Vf_read_reg64
Vf_Read_Vlan
Vf_Set_Params
Vf_Set_RxMode
Vf_SetAdapterBar2
Vf_SetAdapterBusInterface
Vf_SetAdapterCsr
Vf_SetAdapterPciHeader
Vf_UnPrepAdapter
Vf_VPCIReadBlock
Vf_VPCIWriteBlock
Vf_wr_mbox_core
Vf_write_reg
Vf_write_reg64
Vf_WriteMbox
VI %u cannot get RSS slice: No more slices available (used %u/%u)
vi_mac_cmd_handler: raw entry %u del
vi_tcam_raw idx %u mac 0x%04x %08x
Virtual Bus Driver for Chelsio 
vn_parse unknown dtype %u
vn_parse unknown subcode %u
vn2vn: port 0x%x did:0x%x%x%x DOWN
vn2vn: port 0x%x did:0x%x%x%x UP
VNI_EN
vnic_id
vnicMode
V'P*B
VP, A
VP+b9
VPD region is too small (SERCFG_SR_PFNVPDSIZE 0x%x)
vpd_data
vpd_prep: error, ret %d
vpddata
VS_VERSION_INFO
V'TL'V
vvP+0
VWATAVAWH
VWAVH
VxLanFlags
VxLanType
W#By& 
W%$9) :
w() $
W*V c
W,0D,
w/ ~'
W+P6d
wait_for_calib_done: ret %d in %u attempts
Wait_SPI_LOOP: pid = %u 
WARNING: received App TLV contains more thanFW can handle (max: %u; tlv contains: %u
Washington1
WATAUAVAWH
WATCHDOG - Disable action %u
WATCHDOG - Enable action %u time %u
WATCHDOG: Activating
WATCHDOG: bypass timeout
WATCHDOG: De-activating
WATCHDOG: device shutdown
WATCHDOG: FLR - not implemented yet
WATCHDOG: No temperature sensor available.
WATCHDOG: port[%u] pause watchdog timeout
WATCHDOG: temperature of %dC exceeds threshold of %dC
WATCHDOG_dispatch case to avoid: Counter_watchdog %u Counter_sched %u 
WAUAVH
WAVAWH
wb/ 4. %
wc_stats
wcsstr
wcstats
WDFLDR.SYS
WdfVersionBind
WdfVersionBindClass
WdfVersionUnbind
WdfVersionUnbindClass
wht<+@
whtF+@
WinPE
WORKER_ITEM_CONTEXT
wp-Db
wp-TN
Wr_Cmd_Tag_FIFO_Cnt_tgt0
Wr_Cmd_Tag_FIFO_Cnt_tgt1
Wr_Cmd_Tag_FIFO_Cnt_tgt2
Wr_Cmd_Tag_FIFO_Cnt_tgt3
Wr_Cmd_Tag_FIFO_Cnt0
Wr_Cmd_Tag_FIFO_Cnt1
Wr_Cmd_Tag_FIFO_Cnt10
Wr_Cmd_Tag_FIFO_Cnt11
Wr_Cmd_Tag_FIFO_Cnt12
Wr_Cmd_Tag_FIFO_Cnt2
Wr_Cmd_Tag_FIFO_Cnt3
Wr_Cmd_Tag_FIFO_Cnt4
Wr_Cmd_Tag_FIFO_Cnt5
Wr_Cmd_Tag_FIFO_Cnt6
Wr_Cmd_Tag_FIFO_Cnt7
Wr_Cmd_Tag_FIFO_Cnt8
Wr_Cmd_Tag_FIFO_Cnt9
Wr_Data_512b_FIFO_Cnt_tgt0
Wr_Data_512b_FIFO_Cnt_tgt1
Wr_Data_512b_FIFO_Cnt_tgt2
Wr_Data_512b_FIFO_Cnt_tgt3
Wr_Data_512b_FIFO_Cnt0
Wr_Data_512b_FIFO_Cnt1
Wr_Data_512b_FIFO_Cnt10
Wr_Data_512b_FIFO_Cnt11
Wr_Data_512b_FIFO_Cnt12
Wr_Data_512b_FIFO_Cnt2
Wr_Data_512b_FIFO_Cnt3
Wr_Data_512b_FIFO_Cnt4
Wr_Data_512b_FIFO_Cnt5
Wr_Data_512b_FIFO_Cnt6
Wr_Data_512b_FIFO_Cnt7
Wr_Data_512b_FIFO_Cnt8
Wr_Data_512b_FIFO_Cnt9
Wr_Data_Ext_FIFO_Cnt0
Wr_Data_Ext_FIFO_Cnt1
Wr_Data_Ext_FIFO_Cnt10
Wr_Data_Ext_FIFO_Cnt11
Wr_Data_Ext_FIFO_Cnt12
Wr_Data_Ext_FIFO_Cnt2
Wr_Data_Ext_FIFO_Cnt3
Wr_Data_Ext_FIFO_Cnt4
Wr_Data_Ext_FIFO_Cnt5
Wr_Data_Ext_FIFO_Cnt6
Wr_Data_Ext_FIFO_Cnt7
Wr_Data_Ext_FIFO_Cnt8
Wr_Data_Ext_FIFO_Cnt9
Wr_data_FSM0
Wr_data_FSM1
Wr_data_FSM2
Wr_data_FSM3
WrCntIdle
WrDataRdy0
WrDataRdy1
WrDataRdy10
WrDataRdy11
WrDataRdy12
WrDataRdy2
WrDataRdy3
WrDataRdy4
WrDataRdy5
WrDataRdy6
WrDataRdy7
WrDataRdy8
WrDataRdy9
WrDataVld0
WrDataVld1
WrDataVld10
WrDataVld11
WrDataVld12
WrDataVld2
WrDataVld3
WrDataVld4
WrDataVld5
WrDataVld6
WrDataVld7
WrDataVld8
WrDataVld9
wrh_filter: ix %d not multiple of %d
Write_all_ports: pid = %u reg = 0x%x 
Writing %u bytes to flash
WrThrLevel1
WrThrLevel2
WrThrThresh
WrThrThreshEn
wx_caps
wx_caps = 0x82
wx_caps = all
wx_caps=0x82
wx_caps=all
x ATAVAWH
x AUAVAWH
x AVH
x UATAUAVAWH
x UATAWH
X"v)A
x&R0$2
X)0;+0F
X*0;,0F
x*Oy!L{)
X,0!"
X.P|-6
X[G*`
X_b+<d
X_g*R
X`=+\r
X0" $
x0)r7*
x0*`!+
x0. o
x0/$3
x0/$A
x0/4)
x0/4).4,.4/.4M
x0/40+@&
x0/43/41
x0/D.
x0/D0.D,-
x0/D1
x0/t,
x0/T1/T2
x0/t5+
x0/TE
X0[(G,"
x0[.+f
X0[\N
x0[{)
X0[}p`
X0[}y.0%c
X0[~/
X0[=U,"
X0[8L
X0[fD
x0[H<
x0[Hjf
x0[HL
x0[Hz
x0[JB
x0[JR
x0[K(f
x0[Kd
X0[nb
X0[nF
X0[nX
X0[q0
X0[rR
X0[tk
X0[xZ
X0{AS
x0+ 6
X0+$%
X0+$(
X0+@,
X0+@,c
X0+49
X0+D0+D;+DFX0
X0+t//t-+
X0+T1+T2/T-+T3
X0+T5+T6
X0+tD
X0+TP
X0+tt+tz+ts
X0+tV#V9
X0-D,
X0e0D
x0iQh
X0k)!r
X0ry++f
X0v+A
X0-V9+4
X0X!_
X0X!g
X0X"I
X0X(\
X0X(E,"
X0X(g
X0X(L, W
X0X(u
X0X(X
X0X.W/"
X0X?0
X0X['
X0X[.c
X0X\f
X0X|,
X0X~W
X0X<|
X0X8{))6
X0X9O
X0XE%
X0XE+
X0Xe>*
X0XeF-
X0Xf{
X0XFp
X0Xiy
X0XJ?,"
X0XJ^
X0XJe
X0XLI
X0Xn%
X0Xn>
X0Xn1
X0XNd
X0Xng
X0XNS
X0Xowf
X0Xp}
X0XT4
X0XUx
X0XVE
x0XVJ
X0XVm
X0Xw-
X0Xw#
X0Xw*c
x0XWM
X0XX.
X0Xyc
x0XYs
X0Y,K
X0Y^t*6
X0Y{`c
X0Y{n)=
X0Yd<%v9. 
X0YH^/"
X0YhJ
X0YjT
X0Yju*
X0YjW
X0YLy
X0YRe
X0Yun
X0YWH
X0Yz`
X0Yzh(B
X0YzY
x0ZE`
x0ZE|
x0ZED
x0ZI)
x0ZKAe
x0ZKde
x0ZL6
x0ZLL
x0ZR&
X-1/n
X6|X~m
X'69+ 
xA_A^A]A\_^][
XA_A^A]A\_^][
XaH*,h
XaK*,\
XaO*,<
XB=(0E
xg(,B
XGi)@[c
XGL*B
Xh:*L\
Xh>*L<
XI//B
XId."
XM~- 
Xmw+@&
Xp[{Z
Xp[{z(0
Xp[|t
Xp[}y
Xpj*b
XpX7k
xpXL*
XpXm6
xpxxpp
XpY^7
XpYk'/
XQ.+,N
XQJ&t<
XQM+Ll
Xt:+\r
XU(*\
XX~+Lr
XxL*\&
y!}f 
Y!P)0
Y#2$d0
Y%D'*D3
y[`"( &
y+P(a
y-0*e
y0[&;-
Y0[M]
y0X&^
Y0X1K
Y0ZH^$M
Y0ZK-$M
Y0ZP$-
Y0ZP/
Y0ZPF
Y0ZQz
Y0ZRE
Y0ZTr"
Yb8+ U+
YbW(0
YfP/!
YH?N*#sGn"
YI (!
YKm-"
Yn]*lU
Yn`*lX
yOnqOu"l
YpN(p
ypX"f
YpX<2
YpXek
YpXgI
YpXML
YpXZ7&
YpZOv
YpZPI
YpZQ/*
yq_{q\
YVt)!
z) #'
Z) Xd
Z)0&t
Z*0<+
Z,@nd
z.9Wv
Z.d!.d#
Z+ .*!
Z+ Xd
z+"(2
z17{1d
z1A{1W|1 
za<{a9|a6)"
ZbP*p
zC/*P
zC0*P
Zf V-0!})W
ZH4#=
ZhBRhDY
ZIf#=
ZL<#=
ZLE#=
zN-!7
Zn9+0
ZOp#=
ZP%nw
zp)@c
zp)PO
Zp[l*
Zp+6x
ZR|$M
ZR=$M
Zt*b/
ztDn^h
ZU+b-*
ZwClose
ZwCreateFile
ZwQueryInformationFile
ZwReadFile
ZzPdo
