---
layout: post
title: "D Latch"
categories: [Verilog]
date: 2025-11-05
---

## ðŸ“Œ Introduction
<!-- ![alt text](../assets/day38/D_Latch.png) -->
<img src="{{ '/assets/day38/D_Latch.png' | relative_url }}" width="300">

<!-- ![alt text](../assets/day38/D_Latch_NAND_Gates.png) -->
<img src="{{ '/assets/day38/D_Latch_NAND_Gates.png' | relative_url }}" width="600">

A **D latch** is a *level-sensitive* sequential element.  
Unlike flip-flops, which are *edge-triggered*, latches respond to the level of the enable signal.  
In Verilog, a D latch is described using a **level-sensitive sensitivity list** (`always @(*)`), and since it is a sequential element, **non-blocking assignments (`<=`)** should be used.

When the latch is **enabled**, it acts like a transparent buffer â€” the output follows the input.  
When **disabled**, it holds (latches) its previous value.

## ðŸ§‘â€ðŸ’» Code Example

```verilog
module top_module (
    input d, 
    input ena,
    output q);
    
    always @ (*) begin
        if (ena)
            q<=d;
    end

endmodule
```

## ðŸ“š Reference
* [HDLBits Problem - m2014_q4a](https://hdlbits.01xz.net/wiki/Exams/m2014_q4a)
