Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 31 16:10:36 2024
| Host         : DESKTOP-CSQVPR3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file example_6_2_2_methodology_drc_routed.rpt -pb example_6_2_2_methodology_drc_routed.pb -rpx example_6_2_2_methodology_drc_routed.rpx
| Design       : example_6_2_2
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch U10/y_reg/L7 (in U10/y_reg macro) cannot be properly analyzed as its control pin U10/y_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U11/y_reg/L7 (in U11/y_reg macro) cannot be properly analyzed as its control pin U11/y_reg/L7/G is not reached by a timing clock
Related violations: <none>


