`timescale 1ns / 1ps

module top_fpga #(
	parameter IMEMSIZE = 8192,
	parameter DMEMSIZE = 8192,
	parameter BAUD_RATE = 115200
)(
	input  wire clk,    	// fast board clock (e.g. 100 MHz)
	input  wire reset,  	// active-low reset
	input  wire uart_rx,    // UART Receive line
	output wire uart_tx,    // UART Transmit line
	output [15:0] led,       // Diagnostic LEDs
    
    // AXI4-Lite Master Interface (Auto-Inferred by Vivado if names match exactly)
    output wire [31:0] m_axi_awaddr,
    output wire [2:0]  m_axi_awprot,
    output wire        m_axi_awvalid,
    input  wire        m_axi_awready,
    output wire [31:0] m_axi_wdata,
    output wire [3:0]  m_axi_wstrb,
    output wire        m_axi_wvalid,
    input  wire        m_axi_wready,
    input  wire [1:0]  m_axi_bresp,
    input  wire        m_axi_bvalid,
    output wire        m_axi_bready,
    output wire [31:0] m_axi_araddr,
    output wire [2:0]  m_axi_arprot,
    output wire        m_axi_arvalid,
    input  wire        m_axi_arready,
    input  wire [31:0] m_axi_rdata,
    input  wire [1:0]  m_axi_rresp,
    input  wire        m_axi_rvalid,
    output wire        m_axi_rready
);

	wire [31:0] current_pc;
	wire exception;

	// Declare bootloader control nets up front so later logic (uart_rx_ack
	// in particular) can reference cpu_reset without triggering a
	// "used-before-declaration" Synth 8-6901 warning.
	wire        cpu_reset;
	wire        boot_we;
	wire [31:0] boot_addr;
	wire [31:0] boot_wdata;

    // --- CLOCKING ---
    // The previous clk_50 generation has been removed. We now assume `clk` 
    // is driven directly from an external MMCM/PLL (e.g., at 50MHz) to ensure 
    // minimal clock skew across the AXI network and CPU logic.
    wire cpu_clk = clk;

	////////////////////////////////////////////////////////////
	// PIPE ↔ MEMORY WIRES
	////////////////////////////////////////////////////////////
	wire [31:0] inst_mem_read_data;
	wire    	inst_mem_is_valid = 1'b1;

	wire [31:0] inst_mem_address;
	wire        inst_mem_is_ready;
	wire [31:0] dmem_read_address;
	wire        dmem_read_ready;
	wire [31:0] dmem_write_address;
	wire        dmem_write_ready;
	wire [31:0] dmem_write_data;
	wire [3:0]  dmem_write_byte;
    wire        dmem_read_valid = 1'b1;
    wire        dmem_write_valid = 1'b1;

	wire [31:0] dmem_read_data_bram;
	wire [31:0] dmem_read_data_pipe;

	////////////////////////////////////////////////////////////
	// MEMORY MAPPED I/O (UART) at 0x8000_0000
    // AXI4-Lite Master at 0x4000_0000
	////////////////////////////////////////////////////////////
    // Intercept RAM accesses if address starts with 8 (0x8000...)
    wire is_uart_addr  = (dmem_read_address[31:28] == 4'h8) || (dmem_write_address[31:28] == 4'h8);
    // Intercept accesses for AXI4-Lite if address starts with 4 (0x4000...)
    wire is_axi_addr   = (dmem_read_address[31:28] == 4'h4) || (dmem_write_address[31:28] == 4'h4);

    wire uart_we       = is_uart_addr && dmem_write_ready;
    wire uart_re       = is_uart_addr && dmem_read_ready;
    
    // UART hardware wires
    wire [7:0] uart_rx_data;
    wire       uart_rx_ready;
    wire       uart_tx_full;
    
    // Write registers (0x8000_0000 = TX Data transfer)
    wire uart_tx_start = uart_we && (dmem_write_address[7:0] == 8'h00);
    
    // Read registers (0x8000_0004 = RX Data fetch)
    wire uart_rx_ack = (!cpu_reset) ? uart_rx_ready : (uart_re && (dmem_read_address[7:0] == 8'h04));
    
    // Read Multiplexer (Synchronized to exactly match BRAM's 1-cycle latency)
    reg [31:0] uart_read_data_r;
    reg        is_uart_read_r;
    reg        is_axi_read_r;
    
    always @(posedge cpu_clk) begin
        // Carry the UART/AXI-read state into the Write-Back stage cycle
        is_uart_read_r <= uart_re;
        is_axi_read_r  <= is_axi_addr && dmem_read_ready;
        
        // Sample the UART Hardware wires dynamically exactly when a Read is requested
        if (uart_re) begin
            uart_read_data_r <= (dmem_read_address[7:0] == 8'h08) ? {30'b0, uart_rx_ready, uart_tx_full} : 
                                (dmem_read_address[7:0] == 8'h04) ? {24'b0, uart_rx_data} : 32'h0;
        end
    end
    
    wire [31:0] axi_rdata_out;
    
    // During the pipeline WB stage, output either the safely latched UART data, AXI data, or native BRAM data.
    assign dmem_read_data_pipe = is_uart_read_r ? uart_read_data_r : 
                                 is_axi_read_r  ? axi_rdata_out : 
                                 dmem_read_data_bram;

    // LED mappings! Top 8 bits = Most recently received character. Bottom 8 bits = Current PC.
    reg [7:0] led_upper;
    always @(posedge clk) begin
        if (uart_rx_ready)
            led_upper <= uart_rx_data;
    end
    assign led = {led_upper, current_pc[7:0]};

	////////////////////////////////////////////////////////////
	// UART CONTROLLER INTERFACING
	////////////////////////////////////////////////////////////
    uart #(
        .CLK_FREQ(50_000_000),
        .BAUD_RATE(BAUD_RATE)
    ) UART_INST (
        .clk        (cpu_clk),
        .reset      (reset),
        .rx         (uart_rx),
        .tx         (uart_tx),
        .tx_data    (dmem_write_data[7:0]),
        .tx_start   (uart_tx_start),
        .tx_full    (uart_tx_full),
        .rx_data    (uart_rx_data),
        .rx_ready   (uart_rx_ready),
        .rx_ack     (uart_rx_ack)
    );

	////////////////////////////////////////////////////////////
	// HARDWARE BOOTLOADER
	////////////////////////////////////////////////////////////
	bootloader boot_inst (
		.clk(cpu_clk),
		.reset(reset),
		.uart_rx_ready(uart_rx_ready),
		.uart_rx_data(uart_rx_data),
		.cpu_reset(cpu_reset),
		.boot_we(boot_we),
		.boot_addr(boot_addr),
		.boot_wdata(boot_wdata)
	);

	////////////////////////////////////////////////////////////
	// AXI4-LITE MASTER CONTROLLER
	////////////////////////////////////////////////////////////
    wire axi_busy;
    
    axi4_lite_master axi_master_inst (
        .clk           (cpu_clk),
        .reset         (reset), // Active low reset standard
        .req_enable    (is_axi_addr && (dmem_read_ready || dmem_write_ready)),
        .req_write     (dmem_write_ready),
        .req_addr      (dmem_write_ready ? dmem_write_address : dmem_read_address),
        .req_wdata     (dmem_write_data),
        .req_wstrb     (dmem_write_byte),
        .axi_busy      (axi_busy),
        .axi_rdata     (axi_rdata_out),
        
        .m_axi_awaddr  (m_axi_awaddr),
        .m_axi_awprot  (m_axi_awprot),
        .m_axi_awvalid (m_axi_awvalid),
        .m_axi_awready (m_axi_awready),
        .m_axi_wdata   (m_axi_wdata),
        .m_axi_wstrb   (m_axi_wstrb),
        .m_axi_wvalid  (m_axi_wvalid),
        .m_axi_wready  (m_axi_wready),
        .m_axi_bresp   (m_axi_bresp),
        .m_axi_bvalid  (m_axi_bvalid),
        .m_axi_bready  (m_axi_bready),
        .m_axi_araddr  (m_axi_araddr),
        .m_axi_arprot  (m_axi_arprot),
        .m_axi_arvalid (m_axi_arvalid),
        .m_axi_arready (m_axi_arready),
        .m_axi_rdata_in(m_axi_rdata),
        .m_axi_rresp   (m_axi_rresp),
        .m_axi_rvalid  (m_axi_rvalid),
        .m_axi_rready  (m_axi_rready)
    );

	////////////////////////////////////////////////////////////
	// PIPELINE CPU
	////////////////////////////////////////////////////////////
	pipe pipe_u (
		.clk               (cpu_clk), // Driven direct from top port clk
		.reset             (cpu_reset),
		.stall             (axi_busy), // Freezes CPU cleanly when AXI peripheral is active
		.exception         (exception),
		.pc_out            (current_pc), 
		.inst_mem_address  (inst_mem_address),
		.inst_mem_is_valid (inst_mem_is_valid),
		.inst_mem_read_data(inst_mem_read_data),
		.inst_mem_is_ready (inst_mem_is_ready),

		.dmem_read_address (dmem_read_address),
		.dmem_read_ready   (dmem_read_ready),
		// Connect the multiplexed BRAM/UART data bus back into the pipeline
		.dmem_read_data_temp(dmem_read_data_pipe), 
		.dmem_read_valid   (dmem_read_valid),
		.dmem_write_address(dmem_write_address),
		.dmem_write_ready  (dmem_write_ready),
		.dmem_write_data   (dmem_write_data),
		.dmem_write_byte   (dmem_write_byte),
		.dmem_write_valid  (dmem_write_valid)
	);


	////////////////////////////////////////////////////////////
	// INSTRUCTION MEMORY
	////////////////////////////////////////////////////////////
	instr_mem IMEM (
		.clk  (clk),
		.pc   (inst_mem_address),
		.instr(inst_mem_read_data),
		.boot_we(boot_we),
		.boot_addr(boot_addr),
		.boot_wdata(boot_wdata)
	);


////////////////////////////////////////////////////////////
	// DATA MEMORY
	////////////////////////////////////////////////////////////
    // Bootloader also mirrors every payload word into DMEM so that .rodata /
    // .data living past the .text segment is coherent with the freshly loaded
    // program. Without this, DMEM keeps whatever was baked into the bitstream
    // via $readmemh and the CPU reads garbage for every string / constant.
    // The CPU is held in reset while boot_we pulses, so the two producers of
    // these write signals are mutually exclusive.
    wire bram_we           = boot_we || (dmem_write_ready && !is_uart_addr && !is_axi_addr);
    wire [31:0] bram_waddr = boot_we ? boot_addr  : dmem_write_address;
    wire [31:0] bram_wdata = boot_we ? boot_wdata : dmem_write_data;
    wire [3:0]  bram_wstrb = boot_we ? 4'b1111    : dmem_write_byte;

	data_mem DMEM (
		.clk   (cpu_clk), // DMEM stays at 50MHz to match pipeline
		.re    (dmem_read_ready && !is_uart_addr && !is_axi_addr), 
		.raddr (dmem_read_address),
		.rdata (dmem_read_data_bram), 
		.we    (bram_we),
		.waddr (bram_waddr),
		.wdata (bram_wdata),
		.wstrb (bram_wstrb)
	);
endmodule
