{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670498584865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670498584866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 20:23:04 2022 " "Processing started: Thu Dec 08 20:23:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670498584866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498584866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498584866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670498586139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670498586140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10 " "Found entity 1: counter_10" {  } { { "counter_10.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/counter_10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file termproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 termProject " "Found entity 1: termProject" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_6 " "Found entity 1: count_6" {  } { { "count_6.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_60 " "Found entity 1: count_60" {  } { { "count_60.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_60.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_2 " "Found entity 1: count_2" {  } { { "count_2.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_3 " "Found entity 1: count_3" {  } { { "count_3.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_24 " "Found entity 1: count_24" {  } { { "count_24.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "issame_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file issame_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isSame_1bit " "Found entity 1: isSame_1bit" {  } { { "isSame_1bit.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/isSame_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_equal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_equal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_equal " "Found entity 1: four_bit_equal" {  } { { "four_bit_equal.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/four_bit_equal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_7 " "Found entity 1: count_7" {  } { { "count_7.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter_100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_100 " "Found entity 1: counter_100" {  } { { "counter_100.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/counter_100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1000000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_1000000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_1000000 " "Found entity 1: count_1000000" {  } { { "count_1000000.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_1000000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_1000 " "Found entity 1: count_1000" {  } { { "count_1000.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week " "Found entity 1: week" {  } { { "week.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/week.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_row_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file six_row_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 six_row_segment " "Found entity 1: six_row_segment" {  } { { "six_row_segment.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/six_row_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_six_row_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switch_six_row_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switch_six_row_segment " "Found entity 1: switch_six_row_segment" {  } { { "switch_six_row_segment.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/switch_six_row_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498601646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "termProject " "Elaborating entity \"termProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670498601721 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "trigger inst47 " "Block or symbol \"trigger\" of instance \"inst47\" overlaps another block or symbol" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 416 1248 1360 512 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst53 " "Block or symbol \"GND\" of instance \"inst53\" overlaps another block or symbol" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 352 1248 1280 384 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst55 " "Block or symbol \"GND\" of instance \"inst55\" overlaps another block or symbol" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 352 1296 1328 384 "inst55" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pnu_clk_div.v 1 1 " "Using design file pnu_clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/pnu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670498601823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670498601823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst11 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst11\"" {  } { { "termProject.bdf" "inst11" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 776 1928 2080 888 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670498601828 "|termProject|PNU_CLK_DIV:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_equal four_bit_equal:inst5 " "Elaborating entity \"four_bit_equal\" for hierarchy \"four_bit_equal:inst5\"" {  } { { "termProject.bdf" "inst5" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 520 1400 1536 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isSame_1bit four_bit_equal:inst5\|isSame_1bit:inst " "Elaborating entity \"isSame_1bit\" for hierarchy \"four_bit_equal:inst5\|isSame_1bit:inst\"" {  } { { "four_bit_equal.bdf" "inst" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/four_bit_equal.bdf" { { 88 432 528 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_60 count_60:inst1 " "Elaborating entity \"count_60\" for hierarchy \"count_60:inst1\"" {  } { { "termProject.bdf" "inst1" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 208 600 744 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_10 count_60:inst1\|counter_10:inst2 " "Elaborating entity \"counter_10\" for hierarchy \"count_60:inst1\|counter_10:inst2\"" {  } { { "count_60.bdf" "inst2" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_60.bdf" { { 280 536 656 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_6 count_60:inst1\|count_6:inst " "Elaborating entity \"count_6\" for hierarchy \"count_60:inst1\|count_6:inst\"" {  } { { "count_60.bdf" "inst" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_60.bdf" { { 120 552 648 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst45 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst45\"" {  } { { "termProject.bdf" "inst45" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 216 296 408 312 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst12 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst12\"" {  } { { "termProject.bdf" "inst12" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { -88 464 616 24 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670498601848 "|termProject|PNU_CLK_DIV:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_24 count_24:inst2 " "Elaborating entity \"count_24\" for hierarchy \"count_24:inst2\"" {  } { { "termProject.bdf" "inst2" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 392 600 744 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601851 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "count_24.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_24.bdf" { { 280 680 728 312 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_3 count_24:inst2\|count_3:inst " "Elaborating entity \"count_3\" for hierarchy \"count_24:inst2\|count_3:inst\"" {  } { { "count_24.bdf" "inst" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/count_24.bdf" { { 120 520 616 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2 count_2:inst37 " "Elaborating entity \"count_2\" for hierarchy \"count_2:inst37\"" {  } { { "termProject.bdf" "inst37" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 984 1680 1776 1080 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_six_row_segment switch_six_row_segment:inst15 " "Elaborating entity \"switch_six_row_segment\" for hierarchy \"switch_six_row_segment:inst15\"" {  } { { "termProject.bdf" "inst15" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 0 1264 1456 288 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601861 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mx_2x1 inst5 " "Block or symbol \"mx_2x1\" of instance \"inst5\" overlaps another block or symbol" {  } { { "switch_six_row_segment.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/switch_six_row_segment.bdf" { { 376 896 1008 472 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 switch_six_row_segment:inst15\|mx_2x1:inst4 " "Elaborating entity \"mx_2x1\" for hierarchy \"switch_six_row_segment:inst15\|mx_2x1:inst4\"" {  } { { "switch_six_row_segment.bdf" "inst4" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/switch_six_row_segment.bdf" { { 248 840 952 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_row_segment switch_six_row_segment:inst15\|six_row_segment:inst " "Elaborating entity \"six_row_segment\" for hierarchy \"switch_six_row_segment:inst15\|six_row_segment:inst\"" {  } { { "switch_six_row_segment.bdf" "inst" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/switch_six_row_segment.bdf" { { 152 328 496 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 switch_six_row_segment:inst15\|six_row_segment:inst\|mx_4bit_2x1:inst6 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"switch_six_row_segment:inst15\|six_row_segment:inst\|mx_4bit_2x1:inst6\"" {  } { { "six_row_segment.bdf" "inst6" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/six_row_segment.bdf" { { 248 1048 1216 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601870 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst17 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst17\"" {  } { { "termProject.bdf" "inst17" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 0 1640 1760 160 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498601876 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601878 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670498601878 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670498601878 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM1 VCC " "Pin \"COM1\" is stuck at VCC" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 40 1456 1632 56 "COM1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670498602868 "|termProject|COM1"} { "Warning" "WMLS_MLS_STUCK_PIN" "COM2 VCC " "Pin \"COM2\" is stuck at VCC" {  } { { "termProject.bdf" "" { Schematic "C:/Users/user/Downloads/termprj2-20221208T084922Z-001/termprj2/asdf/termProject.bdf" { { 56 1456 1632 72 "COM2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670498602868 "|termProject|COM2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670498602868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670498602985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670498603586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670498603586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670498603797 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670498603797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670498603797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670498603797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670498603820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 20:23:23 2022 " "Processing ended: Thu Dec 08 20:23:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670498603820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670498603820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670498603820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670498603820 ""}
