Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 25 22:58:48 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file master_controller_timing_summary_routed.rpt -rpx master_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : master_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: SAMP/half_sc_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 95 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.768        0.000                      0                  184        0.113        0.000                      0                  184        3.000        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          4.768        0.000                      0                  165        0.230        0.000                      0                  165        4.500        0.000                       0                    79  
  clk_50MHz_clk_generator           7.599        0.000                      0                   17        0.187        0.000                      0                   17        4.500        0.000                       0                    20  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        4.769        0.000                      0                  165        0.230        0.000                      0                  165        4.500        0.000                       0                    79  
  clk_50MHz_clk_generator_1         7.600        0.000                      0                   17        0.187        0.000                      0                   17        4.500        0.000                       0                    20  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          6.577        0.000                      0                    3        0.150        0.000                      0                    3  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          4.768        0.000                      0                  165        0.155        0.000                      0                  165  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          6.577        0.000                      0                    3        0.150        0.000                      0                    3  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.584        0.000                      0                    1        0.225        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.584        0.000                      0                    1        0.225        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.599        0.000                      0                   17        0.113        0.000                      0                   17  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        4.768        0.000                      0                  165        0.155        0.000                      0                  165  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        6.577        0.000                      0                    3        0.150        0.000                      0                    3  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        6.578        0.000                      0                    3        0.151        0.000                      0                    3  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.584        0.000                      0                    1        0.225        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.599        0.000                      0                   17        0.113        0.000                      0                   17  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.585        0.000                      0                    1        0.226        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.136ns (41.112%)  route 3.060ns (58.888%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.157 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.157    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.380 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.380    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.133ns (41.078%)  route 3.060ns (58.922%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.377    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.112ns (40.839%)  route 3.060ns (59.161%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.356 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.356    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.038ns (39.980%)  route 3.060ns (60.020%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.282 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.282    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.022ns (39.791%)  route 3.060ns (60.209%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.266 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.266    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.019ns (39.755%)  route 3.060ns (60.245%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.263 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.263    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.998ns (39.505%)  route 3.060ns (60.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.242 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.242    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.924ns (38.607%)  route 3.060ns (61.393%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.168 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.168    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.908ns (38.409%)  route 3.060ns (61.591%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.152 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.152    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.905ns (38.372%)  route 3.060ns (61.628%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.149 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.149    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.062     9.172    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y110        FDRE                                         r  read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[5]/Q
                         net (fo=3, routed)           0.075    -0.381    SAMP/read_address[5]
    SLICE_X10Y110        LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  SAMP/ram_i_9/O
                         net (fo=3, routed)           0.228    -0.108    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.338    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT3 (Prop_lut3_I2_O)        0.043    -0.207 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[2]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.043    -0.207 r  SAMP/counter32[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[4]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.127    -0.308    write_address[10]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.198    write_address_reg[8]_i_1_n_5
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.464    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.300    displays/counter_assig/counter_reg[18]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  displays/counter_assig/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    displays/counter_assig/counter[16]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.189 r  displays/counter_assig/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    displays/counter_assig/counter_reg[16]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    displays/counter_assig/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.121    -0.299    displays/counter_assig/counter_reg[22]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  displays/counter_assig/counter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.254    displays/counter_assig/counter[20]_i_3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.188 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.339    read_address[8]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    read_address_reg[8]_i_1_n_7
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X11Y111        FDRE (Hold_fdre_C_D)         0.105    -0.492    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  read_address_reg[3]/Q
                         net (fo=3, routed)           0.126    -0.329    read_address[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  read_address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.221    read_address_reg[0]_i_3_n_4
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.839    -0.834    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.105    -0.491    read_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT4 (Prop_lut4_I2_O)        0.045    -0.205 r  SAMP/counter32[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[3]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121    -0.478    SAMP/counter32_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[1]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.120    -0.479    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y113     DATA_OUTr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y93      displays/counter_assig/counter_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      displays/counter_assig/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      displays/counter_assig/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94      displays/counter_assig/counter_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     DATA_OUTr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     DATA_OUTr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     write_address_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.704ns (30.170%)  route 1.629ns (69.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.497 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.497    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.704ns (30.144%)  route 1.631ns (69.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.499 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.499    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.732ns (30.971%)  route 1.631ns (69.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.152     1.527 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.527    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.732ns (30.998%)  route 1.629ns (69.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.525 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.525    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.642ns (29.739%)  route 1.517ns (70.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.746     1.326    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.567     1.146    SAMP/sc_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.125    
                         clock uncertainty           -0.074     9.050    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.067     8.983    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.642ns (32.597%)  route 1.327ns (67.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.557     1.136    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.165%)  route 1.111ns (60.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.574     0.992    SAMP/p_0_in
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.067     9.000    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.715ns (41.314%)  route 1.016ns (58.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.479     0.898    SAMP/p_0_in
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.141    
                         clock uncertainty           -0.074     9.066    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)       -0.067     8.999    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.795ns (47.128%)  route 0.892ns (52.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.892     0.537    SAMP/count_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.317     0.854 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.854    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.210    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.083    -0.321    SAMP/count_reg__0[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    SAMP/plusOp[5]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.463    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.218 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.215 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/half_sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.533%)  route 0.135ns (35.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.420 f  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.285    SAMP/count_reg__0[2]
    SLICE_X4Y111         LUT1 (Prop_lut1_I0_O)        0.098    -0.187 r  SAMP/half_sc_i_1/O
                         net (fo=1, routed)           0.000    -0.187    SAMP/half_sc_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.441    SAMP/half_sc_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091    -0.477    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.213 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.476    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.043    -0.165 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.437    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.165 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[4]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.437    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.185    -0.244    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SAMP/mc_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    SAMP/plusOp[3]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.447    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/lr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111     SAMP/half_sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111     SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     SAMP/mc_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.136ns (41.112%)  route 3.060ns (58.888%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.157 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.157    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.380 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.380    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.062     9.149    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.133ns (41.078%)  route 3.060ns (58.922%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.377    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.149    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.112ns (40.839%)  route 3.060ns (59.161%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.356 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.356    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.149    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.038ns (39.980%)  route 3.060ns (60.020%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.282 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.282    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.149    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.022ns (39.791%)  route 3.060ns (60.209%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.266 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.266    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.087    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.149    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.019ns (39.755%)  route 3.060ns (60.245%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.263 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.263    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.998ns (39.505%)  route 3.060ns (60.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.242 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.242    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.924ns (38.607%)  route 3.060ns (61.393%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.168 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.168    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.908ns (38.409%)  route 3.060ns (61.591%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.152 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.152    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.905ns (38.372%)  route 3.060ns (61.628%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.149 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.149    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.062     9.173    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  5.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y110        FDRE                                         r  read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[5]/Q
                         net (fo=3, routed)           0.075    -0.381    SAMP/read_address[5]
    SLICE_X10Y110        LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  SAMP/ram_i_9/O
                         net (fo=3, routed)           0.228    -0.108    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.338    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT3 (Prop_lut3_I2_O)        0.043    -0.207 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[2]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.043    -0.207 r  SAMP/counter32[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[4]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.127    -0.308    write_address[10]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.198    write_address_reg[8]_i_1_n_5
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.464    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.300    displays/counter_assig/counter_reg[18]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  displays/counter_assig/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    displays/counter_assig/counter[16]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.189 r  displays/counter_assig/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    displays/counter_assig/counter_reg[16]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    displays/counter_assig/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.121    -0.299    displays/counter_assig/counter_reg[22]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  displays/counter_assig/counter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.254    displays/counter_assig/counter[20]_i_3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.188 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.339    read_address[8]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    read_address_reg[8]_i_1_n_7
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X11Y111        FDRE (Hold_fdre_C_D)         0.105    -0.492    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  read_address_reg[3]/Q
                         net (fo=3, routed)           0.126    -0.329    read_address[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  read_address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.221    read_address_reg[0]_i_3_n_4
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.839    -0.834    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.105    -0.491    read_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT4 (Prop_lut4_I2_O)        0.045    -0.205 r  SAMP/counter32[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[3]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121    -0.478    SAMP/counter32_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[1]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.120    -0.479    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y113     DATA_OUTr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y93      displays/counter_assig/counter_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      displays/counter_assig/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      displays/counter_assig/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94      displays/counter_assig/counter_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     DATA_OUTr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y113     DATA_OUTr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     write_address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y111     write_address_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y112     write_address_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.704ns (30.170%)  route 1.629ns (69.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.497 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.497    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.029     9.097    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.704ns (30.144%)  route 1.631ns (69.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.499 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.499    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.031     9.099    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.732ns (30.971%)  route 1.631ns (69.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.152     1.527 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.527    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.143    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.732ns (30.998%)  route 1.629ns (69.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.525 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.525    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.143    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.642ns (29.739%)  route 1.517ns (70.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.746     1.326    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.067     9.002    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.567     1.146    SAMP/sc_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.067     8.984    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.642ns (32.597%)  route 1.327ns (67.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.557     1.136    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.081     8.988    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.165%)  route 1.111ns (60.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.574     0.992    SAMP/p_0_in
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.715ns (41.314%)  route 1.016ns (58.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.479     0.898    SAMP/p_0_in
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.141    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)       -0.067     9.000    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.795ns (47.128%)  route 0.892ns (52.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.892     0.537    SAMP/count_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.317     0.854 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.854    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.093    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.211    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.211    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.083    -0.321    SAMP/count_reg__0[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    SAMP/plusOp[5]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.463    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.218 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.215 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/half_sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.533%)  route 0.135ns (35.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.420 f  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.285    SAMP/count_reg__0[2]
    SLICE_X4Y111         LUT1 (Prop_lut1_I0_O)        0.098    -0.187 r  SAMP/half_sc_i_1/O
                         net (fo=1, routed)           0.000    -0.187    SAMP/half_sc_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.441    SAMP/half_sc_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091    -0.477    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.213 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.476    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.043    -0.165 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.437    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.165 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[4]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.437    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.185    -0.244    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SAMP/mc_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.479    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    SAMP/plusOp[3]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.447    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y110     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y110     SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/lr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111     SAMP/half_sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y111     SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     SAMP/mc_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y110     SAMP/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y110     SAMP/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 SAMP/sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.608ns (24.012%)  route 1.924ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/sc_reg/Q
                         net (fo=6, routed)           1.380     1.003    SAMP/SCLK_DAC_OBUF
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.152     1.155 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.544     1.699    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.482    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.407     8.276    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.716ns (32.508%)  route 1.487ns (67.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.487     1.072    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.297     1.369 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.369    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.580ns (30.124%)  route 1.345ns (69.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.873     0.494    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.618 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.472     1.090    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.486    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.031     8.656    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.863%)  route 0.506ns (73.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.045    -0.037 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.160     0.123    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.059    -0.027    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.146%)  route 0.607ns (72.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.607     0.166    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.098     0.264 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.264    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.568%)  route 0.562ns (75.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.042    -0.040 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.216     0.176    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X9Y113         FDRE (Hold_fdre_C_CE)       -0.101    -0.188    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.136ns (41.112%)  route 3.060ns (58.888%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.157 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.157    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.380 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.380    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.133ns (41.078%)  route 3.060ns (58.922%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.377    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.112ns (40.839%)  route 3.060ns (59.161%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.356 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.356    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.038ns (39.980%)  route 3.060ns (60.020%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.282 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.282    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.022ns (39.791%)  route 3.060ns (60.209%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.266 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.266    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.019ns (39.755%)  route 3.060ns (60.245%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.263 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.263    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.998ns (39.505%)  route 3.060ns (60.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.242 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.242    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.924ns (38.607%)  route 3.060ns (61.393%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.168 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.168    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.908ns (38.409%)  route 3.060ns (61.591%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.152 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.152    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.905ns (38.372%)  route 3.060ns (61.628%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.149 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.149    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.062     9.172    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y110        FDRE                                         r  read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[5]/Q
                         net (fo=3, routed)           0.075    -0.381    SAMP/read_address[5]
    SLICE_X10Y110        LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  SAMP/ram_i_9/O
                         net (fo=3, routed)           0.228    -0.108    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.074    -0.446    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.263    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT3 (Prop_lut3_I2_O)        0.043    -0.207 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[2]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.043    -0.207 r  SAMP/counter32[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[4]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.127    -0.308    write_address[10]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.198    write_address_reg[8]_i_1_n_5
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.390    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.300    displays/counter_assig/counter_reg[18]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  displays/counter_assig/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    displays/counter_assig/counter[16]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.189 r  displays/counter_assig/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    displays/counter_assig/counter_reg[16]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.382    displays/counter_assig/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.121    -0.299    displays/counter_assig/counter_reg[22]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  displays/counter_assig/counter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.254    displays/counter_assig/counter[20]_i_3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.188 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.382    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.339    read_address[8]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    read_address_reg[8]_i_1_n_7
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X11Y111        FDRE (Hold_fdre_C_D)         0.105    -0.418    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  read_address_reg[3]/Q
                         net (fo=3, routed)           0.126    -0.329    read_address[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  read_address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.221    read_address_reg[0]_i_3_n_4
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.839    -0.834    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.105    -0.417    read_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT4 (Prop_lut4_I2_O)        0.045    -0.205 r  SAMP/counter32[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[3]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121    -0.404    SAMP/counter32_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[1]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.120    -0.405    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 SAMP/sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.608ns (24.012%)  route 1.924ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/sc_reg/Q
                         net (fo=6, routed)           1.380     1.003    SAMP/SCLK_DAC_OBUF
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.152     1.155 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.544     1.699    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.482    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.407     8.276    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.716ns (32.508%)  route 1.487ns (67.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.487     1.072    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.297     1.369 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.369    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.580ns (30.124%)  route 1.345ns (69.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.873     0.494    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.618 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.472     1.090    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.486    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.031     8.656    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.863%)  route 0.506ns (73.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.045    -0.037 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.160     0.123    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.059    -0.027    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.146%)  route 0.607ns (72.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.607     0.166    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.098     0.264 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.264    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.568%)  route 0.562ns (75.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.042    -0.040 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.216     0.176    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X9Y113         FDRE (Hold_fdre_C_CE)       -0.101    -0.188    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.511     1.133    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.584     8.563    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.194     8.764    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.047     8.717    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.342%)  route 0.672ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.672     0.244    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     0.019    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.511     1.133    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.584     8.563    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.194     8.764    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.047     8.717    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.342%)  route 0.672ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.672     0.244    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     0.019    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.704ns (30.170%)  route 1.629ns (69.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.497 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.497    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.704ns (30.144%)  route 1.631ns (69.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.499 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.499    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.732ns (30.971%)  route 1.631ns (69.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.152     1.527 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.527    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.732ns (30.998%)  route 1.629ns (69.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.525 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.525    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.642ns (29.739%)  route 1.517ns (70.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.746     1.326    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.567     1.146    SAMP/sc_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.125    
                         clock uncertainty           -0.074     9.050    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.067     8.983    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.642ns (32.597%)  route 1.327ns (67.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.557     1.136    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.165%)  route 1.111ns (60.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.574     0.992    SAMP/p_0_in
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.067     9.000    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.715ns (41.314%)  route 1.016ns (58.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.479     0.898    SAMP/p_0_in
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.141    
                         clock uncertainty           -0.074     9.066    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)       -0.067     8.999    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.795ns (47.128%)  route 0.892ns (52.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.892     0.537    SAMP/count_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.317     0.854 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.854    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.210    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.083    -0.321    SAMP/count_reg__0[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    SAMP/plusOp[5]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.389    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.218 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.215 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/half_sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.533%)  route 0.135ns (35.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.420 f  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.285    SAMP/count_reg__0[2]
    SLICE_X4Y111         LUT1 (Prop_lut1_I0_O)        0.098    -0.187 r  SAMP/half_sc_i_1/O
                         net (fo=1, routed)           0.000    -0.187    SAMP/half_sc_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.367    SAMP/half_sc_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091    -0.403    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.213 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.402    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.043    -0.165 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.363    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.165 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[4]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.363    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.185    -0.244    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SAMP/mc_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    SAMP/plusOp[3]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.373    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.136ns (41.112%)  route 3.060ns (58.888%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.157 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.157    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.380 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.380    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y94          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.133ns (41.078%)  route 3.060ns (58.922%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.377    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.112ns (40.839%)  route 3.060ns (59.161%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.356 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.356    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.038ns (39.980%)  route 3.060ns (60.020%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.282 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.282    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.022ns (39.791%)  route 3.060ns (60.209%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.043 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.266 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.266    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.605     8.585    displays/counter_assig/clk_100MHz
    SLICE_X3Y93          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.074     9.086    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.062     9.148    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.019ns (39.755%)  route 3.060ns (60.245%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.263 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.263    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.998ns (39.505%)  route 3.060ns (60.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.242 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.242    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.924ns (38.607%)  route 3.060ns (61.393%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.168 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.168    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.908ns (38.409%)  route 3.060ns (61.591%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.929 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.929    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.152 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.152    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y92          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.062     9.147    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -4.152    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.905ns (38.372%)  route 3.060ns (61.628%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.724    -0.816    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.862     0.502    displays/counter_assig/counter_reg[22]
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     0.626 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.418     1.044    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.168 f  displays/counter_assig/curr_display[2]_i_5/O
                         net (fo=37, routed)          1.780     2.948    displays/counter_assig/curr_display_reg[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     3.072 r  displays/counter_assig/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     3.072    displays/counter_assig/counter[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.473 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.473    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.587 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.587    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.701 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.701    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.815 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.815    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.149 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.149    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.600     9.184    
                         clock uncertainty           -0.074     9.110    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.062     9.172    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  5.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 read_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.036%)  route 0.303ns (61.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y110        FDRE                                         r  read_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[5]/Q
                         net (fo=3, routed)           0.075    -0.381    SAMP/read_address[5]
    SLICE_X10Y110        LUT5 (Prop_lut5_I4_O)        0.045    -0.336 r  SAMP/ram_i_9/O
                         net (fo=3, routed)           0.228    -0.108    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.074    -0.446    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.263    RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT3 (Prop_lut3_I2_O)        0.043    -0.207 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[2]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.043    -0.207 r  SAMP/counter32[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    SAMP/counter32_next[4]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[4]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.598    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.127    -0.308    write_address[10]
    SLICE_X8Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.198    write_address_reg[8]_i_1_n_5
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X8Y112         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.134    -0.390    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[18]/Q
                         net (fo=2, routed)           0.120    -0.300    displays/counter_assig/counter_reg[18]
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  displays/counter_assig/counter[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.255    displays/counter_assig/counter[16]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.189 r  displays/counter_assig/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    displays/counter_assig/counter_reg[16]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y90          FDRE                                         r  displays/counter_assig/counter_reg[18]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.382    displays/counter_assig/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.121    -0.299    displays/counter_assig/counter_reg[22]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  displays/counter_assig/counter[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.254    displays/counter_assig/counter[20]_i_3_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.188 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X3Y91          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.382    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.339    read_address[8]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.224 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.224    read_address_reg[8]_i_1_n_7
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    clk_100MHz
    SLICE_X11Y111        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X11Y111        FDRE (Hold_fdre_C_D)         0.105    -0.418    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.568    -0.596    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  read_address_reg[3]/Q
                         net (fo=3, routed)           0.126    -0.329    read_address[3]
    SLICE_X11Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  read_address_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.221    read_address_reg[0]_i_3_n_4
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.839    -0.834    clk_100MHz
    SLICE_X11Y109        FDRE                                         r  read_address_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X11Y109        FDRE (Hold_fdre_C_D)         0.105    -0.417    read_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT4 (Prop_lut4_I2_O)        0.045    -0.205 r  SAMP/counter32[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[3]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121    -0.404    SAMP/counter32_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.250    SAMP/counter32[1]
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/counter32_next[1]
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X8Y114         FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.120    -0.405    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 SAMP/sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.608ns (24.012%)  route 1.924ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/sc_reg/Q
                         net (fo=6, routed)           1.380     1.003    SAMP/SCLK_DAC_OBUF
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.152     1.155 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.544     1.699    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.482    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.683    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.407     8.276    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.716ns (32.508%)  route 1.487ns (67.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.487     1.072    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.297     1.369 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.369    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.580ns (30.124%)  route 1.345ns (69.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.873     0.494    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.618 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.472     1.090    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.486    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.031     8.656    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.863%)  route 0.506ns (73.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.045    -0.037 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.160     0.123    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.086    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.059    -0.027    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.146%)  route 0.607ns (72.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.607     0.166    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.098     0.264 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.264    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.568%)  route 0.562ns (75.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.042    -0.040 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.216     0.176    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X9Y113         FDRE (Hold_fdre_C_CE)       -0.101    -0.188    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 SAMP/sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.608ns (24.012%)  route 1.924ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/sc_reg/Q
                         net (fo=6, routed)           1.380     1.003    SAMP/SCLK_DAC_OBUF
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.152     1.155 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.544     1.699    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503     8.482    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.395     8.877    
                         clock uncertainty           -0.194     8.684    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.407     8.277    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.716ns (32.508%)  route 1.487ns (67.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.487     1.072    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.297     1.369 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.369    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.766    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.795    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.580ns (30.124%)  route 1.345ns (69.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.873     0.494    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.618 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.472     1.090    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507     8.486    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.881    
                         clock uncertainty           -0.194     8.688    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.031     8.657    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.863%)  route 0.506ns (73.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.045    -0.037 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.160     0.123    SAMP_n_9
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.836    -0.837    clk_100MHz
    SLICE_X10Y112        FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.059    -0.028    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.146%)  route 0.607ns (72.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.607     0.166    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.098     0.264 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.264    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.034    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 SAMP/half_sc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUTr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.568%)  route 0.562ns (75.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/half_sc_reg/Q
                         net (fo=2, routed)           0.346    -0.082    SAMP/SC_2
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.042    -0.040 r  SAMP/r_reg[23]_i_1/O
                         net (fo=25, routed)          0.216     0.176    clk_reg
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.835    -0.838    clk_100MHz
    SLICE_X9Y113         FDRE                                         r  DATA_OUTr_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X9Y113         FDRE (Hold_fdre_C_CE)       -0.101    -0.189    DATA_OUTr_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.511     1.133    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.584     8.563    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.194     8.764    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.047     8.717    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.342%)  route 0.672ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.672     0.244    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     0.019    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.704ns (30.170%)  route 1.629ns (69.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.497 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.497    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.704ns (30.144%)  route 1.631ns (69.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.499 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.499    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.732ns (30.971%)  route 1.631ns (69.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.678     1.375    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.152     1.527 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.527    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.732ns (30.998%)  route 1.629ns (69.002%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.704    -0.836    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.954     0.573    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124     0.697 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.676     1.373    SAMP/count[9]_i_2_n_0
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.152     1.525 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.525    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.642ns (29.739%)  route 1.517ns (70.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.746     1.326    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.642ns (32.434%)  route 1.337ns (67.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.567     1.146    SAMP/sc_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X4Y107         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.125    
                         clock uncertainty           -0.074     9.050    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.067     8.983    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.642ns (32.597%)  route 1.327ns (67.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.771     0.455    SAMP/count_reg__0[3]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     0.579 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.557     1.136    SAMP/sc_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.588     8.567    SAMP/CLK
    SLICE_X1Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.715ns (39.165%)  route 1.111ns (60.835%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.574     0.992    SAMP/p_0_in
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.067     9.000    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.715ns (41.314%)  route 1.016ns (58.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.536     0.122    SAMP/count_reg__0[9]
    SLICE_X2Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.418 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.479     0.898    SAMP/p_0_in
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.586     8.565    SAMP/CLK
    SLICE_X0Y111         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.141    
                         clock uncertainty           -0.074     9.066    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)       -0.067     8.999    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.795ns (47.128%)  route 0.892ns (52.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478    -0.355 r  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.892     0.537    SAMP/count_reg__0[2]
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.317     0.854 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.854    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.587     8.566    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)        0.118     9.210    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.083    -0.321    SAMP/count_reg__0[3]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    SAMP/plusOp[5]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.389    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.218 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/plusOp[7]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.215 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[9]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/half_sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.533%)  route 0.135ns (35.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.148    -0.420 f  SAMP/count_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.285    SAMP/count_reg__0[2]
    SLICE_X4Y111         LUT1 (Prop_lut1_I0_O)        0.098    -0.187 r  SAMP/half_sc_i_1/O
                         net (fo=1, routed)           0.000    -0.187    SAMP/half_sc_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/half_sc_reg/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.367    SAMP/half_sc_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.260    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.215 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    SAMP/plusOp[6]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091    -0.403    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.258    SAMP/count_reg_n_0_[6]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.213 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    SAMP/plusOp[8]
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X3Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092    -0.402    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT3 (Prop_lut3_I1_O)        0.043    -0.165 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[2]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.363    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.165 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    SAMP/plusOp[4]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131    -0.363    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.185    -0.244    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.199    SAMP/mc_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.091    -0.405    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.208    SAMP/count_reg_n_0_[1]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.163 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    SAMP/plusOp[3]
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X2Y110         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121    -0.373    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.182%)  route 1.511ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.511     1.133    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          1.584     8.563    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.958    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.047     8.718    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.342%)  route 0.672ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=77, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.672     0.244    SAMP/init_next
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=18, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X4Y111         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     0.018    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    





