Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 28 22:56:02 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.21e-02    0.104 1.51e+07    0.141 100.0
  CLK_GATE (CLK_GATE)                  1.88e-03 2.69e-03 3.73e+04 4.60e-03   3.3
  ALU (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       1.47e-04 1.58e-02 4.27e+06 2.02e-02  14.4
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       2.15e-05 3.31e-05 1.65e+06 1.71e-03   1.2
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       1.76e-06 1.32e-05 2.05e+05 2.20e-04   0.2
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       1.80e-06 1.56e-05 2.48e+05 2.65e-04   0.2
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       1.86e-05 7.25e-05 1.24e+06 1.33e-03   0.9
  reg_file (RegFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                       1.44e-03 3.09e-02 3.55e+06 3.59e-02  25.5
  SYS_CTRL (SYS_CTRL_test_1)           2.98e-04 2.05e-03 4.01e+05 2.75e-03   2.0
  UART_TX (UART_TX_TOP_test_1)         1.17e-03 7.07e-03 7.01e+05 8.93e-03   6.3
    U3 (ser_test_1)                    1.78e-04 3.28e-03 2.69e+05 3.73e-03   2.6
    U2 (parity_calc_test_1)            9.10e-05 2.04e-03 2.80e+05 2.41e-03   1.7
    U1 (tx_mux_test_1)                 7.75e-04 5.90e-04 4.46e+04 1.41e-03   1.0
    U0 (fsm_uart_tx_test_1)            1.23e-04 1.16e-03 1.08e+05 1.39e-03   1.0
  UART_RX (UART_RX_TOP_test_1)         2.69e-03 1.14e-02 1.96e+06 1.60e-02  11.4
    par_chk (parity_check_test_1)      3.06e-04 6.54e-04 2.52e+05 1.21e-03   0.9
    stp_chk (stop_check_test_1)        2.87e-04 5.89e-04 1.60e+05 1.04e-03   0.7
    strt_chk (start_check_test_1)      4.06e-05 3.49e-04 1.28e+05 5.17e-04   0.4
    des (des_test_1)                   2.21e-04 3.03e-03 2.99e+05 3.55e-03   2.5
    data_sampling (data_sampling_test_1)
                                       2.88e-04 1.91e-03 4.14e+05 2.62e-03   1.9
    edge_bit_counter (edge_bit_counter_test_1)
                                       1.25e-03 3.64e-03 4.18e+05 5.31e-03   3.8
    FSM (FSM_UART_RX_test_1)           2.59e-04 1.21e-03 2.84e+05 1.75e-03   1.2
  CLK_DIV_UART_RX (CLK_DIV_test_0)     2.26e-05 1.87e-03 5.23e+05 2.41e-03   1.7
    add_31 (CLK_DIV_1_DW01_inc_0)      1.55e-06 5.87e-06 9.76e+04 1.05e-04   0.1
  CLKDIV_MUX (CLKDIV_MUX_WIDTH8)       6.65e-06 6.93e-06 4.68e+04 6.03e-05   0.0
  CLK_DIV_UART_TX (CLK_DIV_test_1)     1.78e-04 2.41e-03 4.99e+05 3.08e-03   2.2
    add_31 (CLK_DIV_0_DW01_inc_0)      7.86e-06 3.49e-05 9.74e+04 1.40e-04   0.1
  PULSE_GEN (PULSE_GEN_test_1)         4.53e-06 4.34e-04 3.18e+04 4.71e-04   0.3
  ASYNC_FIFO (FIFO_TOP_data_width8_address_width3_test_1)
                                       1.46e-03 2.36e-02 2.57e+06 2.76e-02  19.6
    FIFO_mem (FIFO_mem_data_width8_address_width3_test_1)
                                       9.78e-04 1.70e-02 1.93e+06 1.99e-02  14.1
    R2W (DF_SYNC_addr_width3_test_0)   2.49e-05 2.11e-03 1.09e+05 2.24e-03   1.6
    W2R (DF_SYNC_addr_width3_test_1)   1.03e-05 1.82e-03 1.09e+05 1.94e-03   1.4
    FIFO_RD (FIFO_RD_address_width3_test_1)
                                       3.04e-04 1.37e-03 2.11e+05 1.89e-03   1.3
    FIFO_WR (FIFO_WR_address_width3_test_1)
                                       1.43e-04 1.31e-03 2.04e+05 1.66e-03   1.2
  DATA_SYNCH (DATA_SYNCH_bus_width8_test_1)
                                       7.30e-06 2.45e-03 2.16e+05 2.67e-03   1.9
  REF_CLK_domain_RST_SYNC (RST_SYNC_test_0)
                                       9.84e-06 5.77e-04 2.94e+04 6.16e-04   0.4
  UART_CLK_domain_RST_SYNC (RST_SYNC_test_1)
                                       1.79e-05 7.04e-04 2.97e+04 7.52e-04   0.5
  U6_mux2X1 (mux2X1_6)                 1.08e-03 1.03e-04 1.95e+04 1.20e-03   0.9
  U5_mux2X1 (mux2X1_0)                 2.67e-03 1.36e-04 2.31e+04 2.83e-03   2.0
  U4_mux2X1 (mux2X1_2)                 5.98e-05 4.63e-05 1.15e+04 1.18e-04   0.1
  U3_mux2X1 (mux2X1_3)                 8.73e-04 1.92e-04 1.15e+04 1.08e-03   0.8
  U2_mux2X1 (mux2X1_4)                 7.04e-04 1.90e-04 1.15e+04 9.05e-04   0.6
  U1_mux2X1 (mux2X1_5)                 5.04e-04 1.87e-04 1.15e+04 7.03e-04   0.5
  U0_mux2X1 (mux2X1_1)                 5.20e-03 4.10e-04 1.88e+04 5.63e-03   4.0
1
