
---------- Begin Simulation Statistics ----------
final_tick                                13882009375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                8230352                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22537.06                       # Real time elapsed on the host
host_tick_rate                                 454631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8402564                       # Number of instructions simulated
sim_ops                                       8596030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010246                       # Number of seconds simulated
sim_ticks                                 10246034375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.266717                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  406179                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               417593                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                562                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4699                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            423384                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3928                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4733                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              805                       # Number of indirect misses.
system.cpu.branchPred.lookups                  461307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14732                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          668                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2825523                       # Number of instructions committed
system.cpu.committedOps                       2869939                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151660                       # CPI: cycles per instruction
system.cpu.discardedOps                         11463                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1581264                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             90655                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           766729                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2753741                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317293                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8905087                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1984208     69.14%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1610      0.06%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97756      3.41%     72.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786365     27.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2869939                       # Class of committed instruction
system.cpu.quiesceCycles                      7488568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6151346                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        729895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229137                       # Transaction distribution
system.membus.trans_dist::ReadResp             234078                       # Transaction distribution
system.membus.trans_dist::WriteReq             135909                       # Transaction distribution
system.membus.trans_dist::WriteResp            135909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          331                       # Transaction distribution
system.membus.trans_dist::WriteClean               82                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4543                       # Transaction distribution
system.membus.trans_dist::ReadExReq               172                       # Transaction distribution
system.membus.trans_dist::ReadExResp              172                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           349                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       359949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        359949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       721487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       731734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       719898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       719898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1465173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       293888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       293888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11346                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23405730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090268                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001202                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034656                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088957     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    1311      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090268                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1841249092                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10341374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13130546                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2084375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8579970                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1403166470                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23929000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       270336                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       270336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       468986                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       468986                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4844                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1417216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1417216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1478644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23539458                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2494532750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1988353740                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1280762000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6396231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4797173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11193404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6396231                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4797173                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11193404                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6396231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11193404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4797173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22386808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4797173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11193404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15990577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4797173                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1649419                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6446592                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4797173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15990577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1649419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22437169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228621                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228621                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       131328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       131328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       719898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       442927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       442927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       442927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1043300370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1274427000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    541715145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19188692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    560903837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19188692                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12809248                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31997941                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    560903837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31997941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    592901778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14483456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24248320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4435968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       452608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2893824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6396231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1631038838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    799528842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2436963911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    953038380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1413566993                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2366605373                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6396231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2584077218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2213095835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4803569283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18990372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1599058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20589429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7995288                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6396231                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14391519                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26985660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7995288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     34980948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     24791640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6396231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     31187871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6396231                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     12792461                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19188692                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     31187871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     12792461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6396231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     50376563                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       293952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       295552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       293952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       293952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4593                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4618                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28689344                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       156158                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28845502                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28689344                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28689344                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28689344                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       156158                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28845502                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14663344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8431424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       226304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          413                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131741                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6396231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6413018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1413566993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1649419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3098174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1431123834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2579730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19188692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1599058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    799528842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            822896322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2579730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6396231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25601710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1599058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2213095835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1649419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3098174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2254020156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412535                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             139956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131741                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131741                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8226                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7411563290                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13420529540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32377.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58627.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       201                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  122618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131741                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    431                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.854522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.662680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.129930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          621      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          576      2.35%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          344      1.40%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          385      1.57%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          431      1.76%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          372      1.52%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          357      1.46%     12.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          407      1.66%     14.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21040     85.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24533                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1308.211429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    975.546764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             48     27.43%     27.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.57%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     22.86%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.57%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.57%     52.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     40.57%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      2.86%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      2.86%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     752.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    418.847435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.669824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     14.86%     14.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      5.71%     20.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.86%     23.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.57%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.57%     24.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.57%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.14%     26.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.57%     26.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.14%     28.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.57%     29.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.57%     29.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.57%     34.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     65.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14650432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8432000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14663344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8431424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1429.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       822.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1431.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    822.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10245867500                       # Total gap between requests
system.mem_ctrls.avgGap                      28393.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14471616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8190976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6290043.312488887459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6413017.719355446286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1412411423.810004711151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1649418.631781625329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3085681.624994548503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2735887.756574113853                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19188692.210492413491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1599057.684207701124                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 799428900.998587608337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       226304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          413                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59111085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61553610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13254408920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23972270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21483655                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10759395500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2893889250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1788022120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 175200508825                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57725.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59877.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58569.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90461.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43313.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26051805.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    942021.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6984461.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1368753.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5445410300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    554190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4248535325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9398677.961847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2625821.221365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       661375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11952500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9201467750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4680541625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1398812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1398812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1398812                       # number of overall hits
system.cpu.icache.overall_hits::total         1398812                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4593                       # number of overall misses
system.cpu.icache.overall_misses::total          4593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201177500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201177500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201177500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201177500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1403405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1403405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1403405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1403405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43800.892663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43800.892663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43800.892663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43800.892663                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194114250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194114250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194114250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194114250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42263.063357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42263.063357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42263.063357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42263.063357                       # average overall mshr miss latency
system.cpu.icache.replacements                   4356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1398812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1398812                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1403405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1403405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43800.892663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43800.892663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194114250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194114250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42263.063357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42263.063357                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.237400                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1477297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.140725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.237400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.828589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.828589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2811402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2811402                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       160265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           160265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       160265                       # number of overall hits
system.cpu.dcache.overall_hits::total          160265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          671                       # number of overall misses
system.cpu.dcache.overall_misses::total           671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50586250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50586250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50586250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50586250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       160936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       160936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       160936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       160936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75389.344262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75389.344262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75389.344262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75389.344262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38814500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38814500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38814500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11210875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11210875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        74500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        74500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.504611                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.504611                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28488250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28488250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75565.649867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75565.649867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          516                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          516                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26285875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26285875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11210875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11210875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75317.693410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75317.693410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.501938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.501938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22098000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22098000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75163.265306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75163.265306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12528625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12528625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72840.843023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72840.843023                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       359949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       359949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3763260000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3763260000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.981122                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.981122                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55278                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55278                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       304671                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       304671                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3622957097                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3622957097                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11891.374949                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11891.374949                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.645060                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.965000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.645060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3523857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3523857                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13882009375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13882425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                8230352                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22537.21                       # Real time elapsed on the host
host_tick_rate                                 454646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8402573                       # Number of instructions simulated
sim_ops                                       8596045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010246                       # Number of seconds simulated
sim_ticks                                 10246450000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.266257                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  406180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               417596                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4701                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            423385                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3928                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4733                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              805                       # Number of indirect misses.
system.cpu.branchPred.lookups                  461314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14735                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          668                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2825532                       # Number of instructions committed
system.cpu.committedOps                       2869954                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151885                       # CPI: cycles per instruction
system.cpu.discardedOps                         11468                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1581280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             90656                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           766731                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2754349                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317270                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      498                       # number of quiesce instructions executed
system.cpu.numCycles                          8905752                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       498                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1984216     69.14%     69.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1610      0.06%     69.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97762      3.41%     72.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786365     27.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2869954                       # Class of committed instruction
system.cpu.quiesceCycles                      7488568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6151403                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        729900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229137                       # Transaction distribution
system.membus.trans_dist::ReadResp             234081                       # Transaction distribution
system.membus.trans_dist::WriteReq             135909                       # Transaction distribution
system.membus.trans_dist::WriteResp            135909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          333                       # Transaction distribution
system.membus.trans_dist::WriteClean               82                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4544                       # Transaction distribution
system.membus.trans_dist::ReadExReq               172                       # Transaction distribution
system.membus.trans_dist::ReadExResp              172                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           351                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       359949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        359949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       721493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       731740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       719898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       719898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1465181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       293952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       293952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11346                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75506                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23406050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090270                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001202                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034656                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088959     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    1311      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090270                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1841263217                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10341374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13131921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2084375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8591220                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1403166470                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23934000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       270336                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       270336                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       468986                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       468986                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4844                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1417216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1417216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1478644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11346                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23539458                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2494532750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1988353740                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1280762000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6395971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4796978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11192950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6395971                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4796978                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11192950                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6395971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11192950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4796978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22385900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4796978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11192950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15989928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4796978                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1649352                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6446330                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4796978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15989928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1649352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22436258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228621                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228621                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       131328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       131328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       719898                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23036592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       442927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       442927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       442927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1043300370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1274427000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    541693172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19187914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    560881086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19187914                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     12808729                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     31996643                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    560881086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31996643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    592877728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14483456                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24248320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4435968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       452608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2893824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      6395971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630972678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    799496411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2436865061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    952999722                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1413509655                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2366509376                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      6395971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2583972400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2213006066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4803374437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     18989601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1598993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     20588594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7994964                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6395971                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     14390935                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     26984565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7994964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     34979529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     24790635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6395971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     31186606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6395971                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     12791943                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     19187914                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     31186606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     12791943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6395971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     50374520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       293952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       295552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       293952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       293952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4593                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4618                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28688180                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       156152                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28844331                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28688180                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28688180                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28688180                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       156152                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28844331                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14663472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8431552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       226304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      6395971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6412758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1413509655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1649352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3110541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1431078276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2592117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19187914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1598993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    799496411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            822875435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2592117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      6395971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25600671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1598993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2213006066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1649352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3110541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2253953711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             139956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131743                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8226                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7411787540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13420806290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32377.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58627.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       201                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213513                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  122618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    431                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.751487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.449140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.269699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          623      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          576      2.35%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          344      1.40%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          386      1.57%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          431      1.76%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          373      1.52%     11.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          357      1.45%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          408      1.66%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21040     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24538                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1308.211429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    975.546764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             48     27.43%     27.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.57%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     22.86%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.57%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.57%     52.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           71     40.57%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            5      2.86%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      2.86%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     752.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    418.847435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.669824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     14.86%     14.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      5.71%     20.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.86%     23.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.57%     24.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.57%     24.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.57%     25.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.14%     26.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.57%     26.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.14%     28.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.57%     29.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.57%     29.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      4.57%     34.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     65.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14650560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8432000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14663472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8431552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1429.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       822.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1431.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    822.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10246459375                       # Total gap between requests
system.mem_ctrls.avgGap                      28394.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14471616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8190976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 6289788.170537112281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6412757.589213824831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1412354132.406833410263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1649351.726695587160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3098048.592439332511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2735776.781226668507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19187913.862850058824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1598992.821904171491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 799396473.900716781616                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       226304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          415                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59111085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61553610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13254408920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23972270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21760405                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10759395500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2893889250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1788022120                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 175200508825                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57725.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59877.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58569.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90461.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43695.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25926254.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    942021.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   6984461.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1368753.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5445410300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    554400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4248740950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 996                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9398677.961847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2625821.221365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          498    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       661375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11952500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             498                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9201883375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4680541625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1398826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1398826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1398826                       # number of overall hits
system.cpu.icache.overall_hits::total         1398826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4593                       # number of overall misses
system.cpu.icache.overall_misses::total          4593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201221250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201221250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201221250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201221250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1403419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1403419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1403419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1403419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43810.418027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43810.418027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43810.418027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43810.418027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194156375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194156375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194156375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194156375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42272.234923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42272.234923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42272.234923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42272.234923                       # average overall mshr miss latency
system.cpu.icache.replacements                   4357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1398826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1398826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201221250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201221250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1403419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1403419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43810.418027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43810.418027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194156375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194156375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42272.234923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42272.234923                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.237958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983143                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            622.136184                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.237958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.828590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.828590                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2811431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2811431                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       160270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           160270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       160270                       # number of overall hits
system.cpu.dcache.overall_hits::total          160270                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          673                       # number of overall misses
system.cpu.dcache.overall_misses::total           673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50930625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50930625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50930625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50930625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       160943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       160943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       160943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       160943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004182                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75677.005944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75677.005944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75677.005944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75677.005944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.dcache.writebacks::total               333                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39156000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39156000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11210875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11210875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003250                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74868.068834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74868.068834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74868.068834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74868.068834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.504611                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.504611                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28832625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28832625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76075.527704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76075.527704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          516                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          516                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26627375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26627375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11210875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11210875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003534                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75861.467236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75861.467236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21726.501938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21726.501938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22098000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22098000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75163.265306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75163.265306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4581                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12528625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12528625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72840.843023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72840.843023                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       359949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       359949                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3763260000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3763260000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.981122                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.981122                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55278                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55278                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       304671                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       304671                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3622957097                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3622957097                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11891.374949                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11891.374949                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.642235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              165245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.657005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.642235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3523887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3523887                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13882425000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
