---  
tags:  
  - verilog  
  - behavior  
share: "true"  
github_title: 2024-10-20-behavior-modeling  
title: 3. Behavior Modeling  
date: 2024-10-20  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
Assignment  
  
- continuous assignment  
- blocking assignment  
- nonblocking assignment ë“±ë“±  
  
---  
  
## Procedure Blocks  
  
(1) initial block  
  
regë¥¼ ì´ˆê¸°í™”í•˜ê³ , wireì— ê°’ì„ driveí•˜ê¸° ìœ„í•¨  
  
(2) always block  
  
continuousí•œ ë™ì‘ì„ í•˜ëŠ” í•˜ë“œì›¨ì–´ë¥¼ ë§Œë“¤ê¸° ìœ„í•¨  
  
â†’ ê°ê°ì˜ always blockëŠ” í•˜ë‚˜ì˜ logicì„ ì˜ë¯¸í•¨. (ë§ˆì¹˜ useEffect)  
  
- ë‘ block ëª¨ë‘ ì–´ë–¤ ë™ì‘ì„ í‘œí˜„í•˜ë©°,  
- simulation 0ì— ì‹œì‘í•˜ê³   
- nested ë  ìˆ˜ ì—†ë‹¤.  
  
---  
  
## Initial block  
  
testbenchì—ì„œë§Œ ì“°ê³ , design-levelì—ì„œëŠ” ì‚¬ìš©í•˜ì§€ ì•ŠëŠ”ë‹¤.  
  
- regë¥¼ ì´ˆê¸°í™”í•˜ê±°ë‚˜, portì— ê°’ì„ ë„£ì–´ì¤„ ë•Œ ì“´ë‹¤. (netë¥¼ ì´ˆê¸°í™”í•˜ì§€ ì•ŠëŠ”ë‹¤!)  
  
```verilog  
initial begin  
	statement;  
end  
```  
  
- ì „ì²´ ì‹œë®¬ë ˆì´ì…˜ì—ì„œ 1ë²ˆë§Œ ì‹¤í–‰ëœë‹¤.  
- ëª¨ë“  Initial blockì€ t=0ì—ì„œ ë™ì‹œì— ì‹œì‘í•œë‹¤.  
  
```verilog  
reg clock;  
initial clock = 0;  
// or  
reg clock = 0;  // ì´ê²ƒë„ initial blockì— í•´ë‹¹í•¨ì— ìœ ì˜.  
  
module inc(input [3:0] x, output reg[3:0] y = 4'b0000);  
endmodule  
  
module inc(nput[3:0]x, output reg [3:0] y);  
y = 4'b0000;  
endmodule  
  
// ìœ„ì˜ ê²½ìš° ëª¨ë‘ ê°€ëŠ¥í•˜ë‹¤.  
```  
  
ìœ„ì²˜ëŸ¼ design moduleì—ì„œ initial blockì„ ì‚¬ìš©í•  ìˆ˜ëŠ” ìˆì§€ë§Œ, ì“°ì§€ëŠ” ë§ì. FPGAëŠ” ê°€ëŠ¥í•˜ë‹¤!  
  
ì•„ë˜ëŠ” initial blockì˜ ì˜ˆì‹œì´ë‹¤.  
  
```verilog  
module main;  
reg [3:0] a = 2;  
wire [3:0] b;  
inc my_inc(.x(a), .y(b));  
  
initial begin  
	$display("Hi a=%d b=%d", a, b);  
	$finish  
end  
endmodule  
  
module inc(input[3:0] x, output reg[3:0] y);  
	y = 4'b0000;  
endmodule  
```  
  
<aside> ğŸ“–  
  
í•­ìƒ initializeí•  ë•Œì—ëŠ”, output regì¸ì§€ ê¼­ í™•ì¸í•˜ì. ë§ì´ í—·ê°ˆë¦°ë‹¤.  
  
</aside>  
  
<aside> ğŸ“–  
  
wire bì— b = 4â€™0000ì´ ë˜ëŠ”ì§€ ë² ë¦´ë¡œê·¸ì—ì„œ í™•ì¸í•´ë³´ì  
  
</aside>  
  
### Synthesizability  
  
- ASIC â†’ not synthesizable!  
- FPGA â†’ synthesizabe  
  
â†’ ASICì—ì„œëŠ” ì•ˆëŒì•„ê°€ë‹ˆê¹Œ, design moduleì—ì„œëŠ” ì“°ì§€ ë§ì.  
  
ëŒ€ë¶€ë¶„ì˜ ê³µì •ì—ì„œëŠ”  
  
RTL â†’ Simulation â†’ FPGA(verify first, lookup table) â†’ ASIC  
  
ê³¼ì •ì„ ê±°ì¹œë‹¤.  
  
---  
  
## Always block  
  
sensitivity listê°€ occurí•˜ë©´ ì‹¤í–‰ë˜ëŠ” block  
  
â†’ sequential block(latch, flip-flop) êµ¬í˜„ì— í•„ìˆ˜ì ì´ë©°  
  
â†’ ë³µì¡í•œ combinational logicì—ë„ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.  
  
<aside> ğŸ“–  
  
ë³µì¡í•œ combinational logicì—ì„œ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì™œ ìœ ë¦¬í• ê¹Œ?  
  
</aside>  
  
```verilog  
module flip_flop(input [3:0]D, input CLK, output reg[3:0] Q);  
	always@(posedge CLK) begin  
		Q <= D;  
	end   
endmodule  
```  
  
ìœ„ì™€ ê°™ì´ flip flopì„ êµ¬í˜„í•  ìˆ˜ ìˆë‹¤.  
  
**ì£¼ì˜ì **  
  
- LHS (ì—¬ê¸°ì„œëŠ” Q)ëŠ” í•­ìƒ reg typeì´ì–´ì•¼ í•¨.  
- assignmentëŠ” non-blocking assignment(< = )ë¥¼ ì“´ë‹¤.  
  
<aside> ğŸ“–  
  
ì™œ sequentialì—ì„œëŠ” no-blocking, combì—ì„œëŠ” blockingì„ ì“¸ê¹Œ?  
  
</aside>  
  
â‡’ ìœ„ì˜ íšŒë¡œë¥¼ í•©ì„±í•˜ë©´ 4-bit registerë¡œ í•©ì„±ë”˜ë‹¤.  
  
### How about Latch?  
  
```verilog  
module latch(input CLK, input[3:0] D, output reg[3:0] Q);  
	always@(CLK, D) begin  
		if(CLK==1) Q <= D;  
	end  
endmodule  
```  
  
â†’ CLK ì´ highì´ë©´ assign. D-latch 4ê°œ í•©ì„±ëœë‹¤.  
  
### Inverter  
  
combinational logicì—ë„ alwyasë¥¼ ì“¸ ìˆ˜ ìˆë‹¤.  
  
```verilog  
module inverter(input [3:0] a, output reg[3:0] y);  
// combinational logicì´ì§€ë§Œ, always block ì•ˆì´ë¼ì„œ regë¡œ ì„ ì–¸í•´ì•¼í•œë‹¤.  
	always@(*) begin  
		y = ~a;  
	end  
endmodule  
```  
  
always@(*)ëŠ” block ë‚´ì—ì„œ outputì„ ë³€í™”ì‹œí‚¬ ìˆ˜ ìˆëŠ” ê°’ë“¤ì´ ë³€í™”í•˜ë©´ ë°”ê¾¸ë¼ëŠ”, useEffectì˜ ì›ë¦¬ì™€ ìœ ì‚¬í•œ ì„±ì§ˆì„ ê°–ëŠ” í‘œì‹œì´ë‹¤.  
  
â†’ ì—¬ê¸°ì„œëŠ” aê°€ ë°”ë€Œë©´ ë‹¤ì‹œ ì‹¤í–‰í•œë‹¤.  
  
â†’ @(*) ë¥¼ ì´ìš©í•˜ë©´ ì½”ë“œì§œê¸°ê°€ ì‰½ê³ , ë²„ê·¸ë„ ì ë‹¤.  
  
ìœ„ì˜ ì½”ë“œë¥¼ í•©ì„±í•˜ë©´, ì¸ë²„í„°ê°€ ê° ë¹„íŠ¸ë§ˆë‹¤ ì—°ê²°ëœë‹¤. ì¦‰, ëª¨ë“  regê°€ registerë¡œ í•©ì„±ë˜ì§€ ì•ŠëŠ”ë‹¤!  
  
â†’ ì´ê²ƒì€ ë² ë¦´ë¡œê·¸ê°€ íŒë‹¨í•´ì„œ í•´ì¤€ë‹¤.  
  
### Encoder  
  
encoderë„ combë¡œì§ì¸ë°, ì´ë ‡ê²Œ ì§œë©´ ì–´ë–¨ê¹Œ?  
  
```verilog  
module encoder4to2(input[3:0] y, output reg[1:0] x);  
always@(*) begin  
	if(y == 4'b1000) x = 2'b00;  
	else if(y == 4'b0100) x = 2'b01;  
	else if(y == 4'b0010) x = 2'b10;  
	else if(y == 4'b0001) x = 2'b11;  
end  
endmodule  
```  
  
ì´ê²ƒì€ ë¡œì§ìƒìœ¼ë¡œëŠ” combinational logicì´ì§€ë§Œ, sequentialë¡œ í•©ì„±ëœë‹¤. ì™œì¼ê¹Œ?  
  
â†’ Unwanted Latches!  
  
1000, 0100 ë“± one-hot ì‹ í˜¸ê°€ ì•„ë‹Œ ê²½ìš° (ex. 0111)ì—ëŠ” ë”°ë¡œ yê°€ ì²˜ë¦¬ë˜ì–´ìˆì§€ ì•Šë‹¤.  
  
ì¦‰, ë² ë¦´ë¡œê·¸ëŠ” ì´ëŸ° ê²½ìš°ì— â€˜ê¸°ì¡´ ê°’ì„ ìœ ì§€í•œë‹¤â€™ë¼ëŠ” ê²ƒìœ¼ë¡œ í•´ì„í•œë‹¤.  
  
ê·¸ë ‡ë‹¤ë©´, ê¸°ì¡´ê°’ì„ ìœ ì§€í•˜ê¸° ìœ„í•´ latchë¥¼ ì“¸ ìˆ˜ ë°–ì— ì—†ê²Œ ë˜ëŠ” ê²ƒì´ë‹¤.  
  
if ì¡°ê±´ì„ ì“¸ ë•Œì—ëŠ” í•­ìƒ elseë¥¼ ì¨ì„œ ëª¨ë“  ì¼€ì´ìŠ¤ë¥¼ ë‹¤ ì²˜ë¦¬í•  ìˆ˜ ìˆë„ë¡ í•˜ì.  
  
---  
  
## Blocking and Nonblocking  
  
### Procedural assignment  
  
assignì´ë‚˜ wireì„ ì“°ì§€ ì•ŠëŠ”, continuousí•˜ì§€ ì•Šì€ assignment  
  
- initialì´ë‚˜ always block ì•ˆì—ì„œ â€˜ë§Œâ€™ ì¨ì•¼í•œë‹¤.  
- variable data type (reg, integer ë“±)ì˜ ê°’ì„ ì—…ë°ì´íŠ¸ í•œë‹¤.  
  
<aside> ğŸ“–  
  
regì™€ integerì˜ ì°¨ì´ëŠ” ë¬´ì—‡ì¸ê°€  
  
</aside>  
  
ì˜ˆì‹œ)  
  
```verilog  
reg a = #5 4'b1111; // evaluation í›„ 5ns delay -> assign  
#5 reg a = 4'b1111; // 5ns delay í›„ evaluation  
```  
  
### Blocking assignment  
  
```verilog  
module blocking;  
	reg x, y, z;  
initial begin  
	x = #5 1'b0;  
	y = #3 1'b1;  
	z = #6 1'b0;  
	end  
endmodule  
```  
  
ì˜¤ë¥¸ìª½(RHS)ì— ìˆëŠ” ê°’ë“¤ì„ evaluateí•˜ê³ , assigní•˜ëŠ”ë° ì‘ì„±ëœ ìˆœì„œëŒ€ë¡œ í•˜ë‚˜í•˜ë‚˜ ì‹¤í–‰í•¨.  
  
ì¦‰, 1â€™b0 ev â†’ 5ì´ˆ â†’ x assign â†’ 1â€™b1 ev â†’ 1s â†’ y assign â†’ 1â€™b0 ev â†’ 6s â†’ z assign ìˆœìœ¼ë¡œ ì§„í–‰ë˜ë¯€ë¡œ zëŠ” 14ì´ˆ ì‹œì ì— assignëœë‹¤.  
  
```verilog  
module blocking;  
	reg x, y, z;  
initial begin  
	#5 x = 1'b0;  
	#3 y = 1'b1;  
	#6 z = 1'b0;  
	end  
endmodule  
```  
  
5ì´ˆ í›„ evaluation â†’ x assign â†’ 3ì´ˆ â†’ evaluate â†’ y assign â†’ 6ì´ˆ â†’ evaluate â†’ z assign  
  
### Nonblocking assignment  
  
```verilog  
module nonblocking;  
	reg x, y, z;  
initial begin  
	x <= #5 1'b0;  
	y <= #3 1'b1;  
	z <= #6 1'b0;  
	end  
endmodule  
```  
  
ëª¨ë“  valueë“¤ì´ ë™ì‹œì— evaluate. ëª¨ë“  ê°’ë“¤ì€ block ë§ˆì§€ë§‰ì— assignëœë‹¤.  
  
â†’ 3sì— y assign â†’ 5ì´ˆì— x assign â†’ 6ì´ˆì— z assign  
  
```verilog  
module blocking;  
	reg x, y, z;  
initial begin  
	#5 x <= 1'b0;  
	#3 y <= 1'b1;  
	#6 z <= 1'b0;  
	end  
endmodule  
```  
  
3ì´ˆì— 1 evaluate í›„ assign â†’ 5ì´ˆì— 0 evaluate í›„ assign â†’ 6ì´ˆì— 0 evaluate í›„ assign  
  
<aside> ğŸ“–  
  
ì´ ë¶€ë¶„ì´ í—·ê°ˆë¦¼. assignì€ ë§ˆì§€ë§‰ê¹Œì§€ ê°€ì•¼ ì§„í–‰ë˜ëŠ” ê²ƒì´ë¼ë©´ ì´ë ‡ê²Œ í–‰ë™í•´ì„œëŠ” ì•ˆë¨.  
  
ë² ë¦´ë¡œê·¸ë¡œ í™•ì¸í•˜ê¸°  
  
</aside>  
  
---  
  
### Example  
  
```verilog  
always @(*) begin  
	p = a ^ b;  
	g = a & b;  
	s = p ^ cin  
	cout = g | (p & cin);  
end  
```  
  
1. a, b, cin = 0 and a became 1!  
2. p = a ^ b, p = 1;  
3. g = a & b, q = 0;  
4. s = p ^ cin: s = 1 (because p has assigned to 1 in 1.)  
5. cout = g | (p & cin): cout = 0  
  
<aside> ğŸ“–  
  
ì—¬ê¸°ì„œë„ pê°€ ë°”ë€ŒëŠ”ë° ë™ì‹œì— ë˜ê¸° ë•Œë¬¸ì— always blockì´ ë‹¤ì‹œ ì‹¤í–‰ë˜ì§€ ì•ŠëŠ”ê±¸ê¹Œ?  
  
delayê°€ p assign ì‹œì— ìˆì—ˆë‹¤ë©´ ë¬´í•œ loopë¥¼ ëŒ ì—¬ì§€ê°€ ìˆì„ê¹Œ?  
  
</aside>  
  
```verilog  
always@(*) begin  
	p <= a ^ b;  
	g <= a & b;  
	s <= p ^ cin  
	cout <= g | (p & cin);  
end  
```  
  
1. a, b, cin = 0 and a became 1!  
2. Evaluate all RHS  
    1. a^b = 1  
    2. a&b = 0  
    3. p ^ cin = 0  
    4. g | (p& cin) = 0  
3. assignâ€™em all!  
4. pê°€ ë°”ë€Œì—ˆìœ¼ë‹ˆ ë‹¤ì‹œ always blockì„ ì‹¤í–‰. (1,0,1,0)ì„ assign í•¨.  
  
---  
  
### Combinational Logic with Nonblocking assignment  
  
- ìœ„ì˜ ê²½ìš°, ê°™ì€ ê²°ê³¼ê°€ ë‚˜ì˜¤ì§€ë§Œ nonblockingì€ evaluateë¥¼ 2ë²ˆí•˜ê¸° ë•Œë¬¸ì— ëŠë¦¬ë‹¤.  
  
<aside> ğŸ“–  
  
2ë²ˆì´ ìµœëŒ€ì¼ê¹Œ? ê³„ì† ê°’ì´ ë°”ë€ë‹¤ë©´ 3ë²ˆ ì´ìƒ, ì–´ì©Œë©´ ë¬´í•œë²ˆ ë°˜ë³µë  ìˆ˜ ìˆì„ê¹Œ?  
  
</aside>  
  
- ë˜, * ëŒ€ì‹  ì¼ì¼íˆ ê°’ë“¤ì„ ì¨ì¤¬ë‹¤ë©´ wrong resultë¥¼ ë‚¼ ê°€ëŠ¥ì„±ì´ ë†’ë‹¤.  
- ì–´ë–¤ í•©ì„± íˆ´ì€ ì‹œë®¬ë ˆì´ì…˜ ê°’ì´ í‹€ë¦° ê°’ì´ ë‚˜ì™€ë„ í•˜ë“œì›¨ì–´ë¥¼ ì ì ˆíˆ í•©ì„±í•´ì¤€ë‹¤.  
    - mismatched resultë¥¼ ì•¼ê¸°í•  ìˆ˜ ìˆë‹¤.  
  
â†’ ê·¸ëƒ¥ combinationalì´ë©´ Nonblocking ì“°ì§€ë§ˆ!  
  
---  
  
### Race Condition  
  
example of swap  
  
```verilog  
always@(posedge clk) begin  
	x = y;  
end  
  
always@(posedge clk) begin  
	y = x;  
end  
```  
  
ì´ ê²½ìš°ì—ëŠ”  
  
ë‘˜ ì¤‘ í•˜ë‚˜ê°€ ë¨¼ì € assignë˜ê³ , ê·¸ ë‹¤ìŒì— í•´ë‹¹ ê°’ì„ ë‹¤ë¥¸ ê°’ì´ ë³µì‚¬í•˜ì—¬ swapë˜ì§€ ì•ŠëŠ”ë‹¤.  
  
<aside> ğŸ“–  
  
ì–´ë–¤ ê²ƒì´ ë¨¼ì €ì¸ì§€ëŠ” ëœë¤ì¸ê°€?  
  
</aside>  
  
ê° timestepë§ˆë‹¤ evaluationëœ ê°’ì€ task queueë¡œ ë“¤ì–´ê°”ë‹¤ê°€ ì¡°ê±´ì— ë§ì„ ë•Œ Javascript ì—”ì§„ë§ˆëƒ¥ ì‹¤í–‰ëœë‹¤.  
  
```verilog  
always@(posedge clk) begin  
	x <= y;  
end  
  
always@(posedge clk) begin  
	y <= x;  
end  
```  
  
ì´ ë•ŒëŠ” x, yê°€ ë¯¸ë¦¬ í•œë²ˆì— evaluateë˜ê³  x, yì— assignë˜ê¸° ë–„ë¬¸ì— swapì´ ê°€ëŠ¥í•˜ë‹¤.  
  
ì´ëŠ” nonblocking assignmentëŠ” í•´ë‹¹ timestampì— ë°œìƒí•˜ëŠ” ëª¨ë“  RHSë¥¼ ëª¨ì•„ì„œ í•œë²ˆì— ì²˜ë¦¬í•˜ê¸° ë•Œë¬¸ì´ë‹¤.  
  
shifterë“±ì„ êµ¬í˜„í•  ë•Œì—ë„ ìœ ìš©í•˜ë‹¤.  
  
```verilog  
module shifter(input clk, input sin, output reg[3:0] out);  
  
always@(posedge clk) begin  
	qout[0] <= sin;  
	qout[1] <= qout[0];  
	qout[2] <= qout[1];  
	qout[3] <= qout[2];  
end  
  
endmodule  
```  
  
ìœ„ì—ì„œ blockingì„ ì¼ë‹¤ë©´ sinì˜ ê°’ì´ qoutì— ë³µì‚¬ë˜ëŠ” ëŒ€ì°¸ì‚¬ê°€ ë²Œì–´ì§„ë‹¤.  
  
---  
  
### What happens in conditional?  
  
```verilog  
always @(posedge clk) begin  
count = count - 1;  
if(count == 0) finish = 1;  
end  
  
always @(posedge clk) begin  
count <= count -1;  
if(count == 0) finish <= 1;  
```  
  
blockingì—ì„œëŠ” countê°€ 0ìœ¼ë¡œ assignë˜ê³  ifë¬¸ì„ ì‹¤í–‰í•˜ê¸° ë•Œë¬¸ì— finishê°€ 1ì´ëœë‹¤.  
  
nonblockingì—ì„œëŠ” count-1 = 0ìœ¼ë¡œ evaluationì´ ë˜ê³ , finish = 1ì€ if(count ==0)ì„ ë§Œì¡±í•˜ì§€ ì•Šì•„ ì•„ì˜ˆ evaluateë˜ì§€ ì•Šì•˜ë‹¤.  
  
ë”°ë¼ì„œ finishëŠ” 0ì´ë‹¤.  
  
â‡’ ì´í›„ clockì—ì„œëŠ” count = 0ì´ê¸° ë–„ë¬¸ì— ì‹¤í–‰ë˜ë©° ì´ëŠ” 1 clk ì°¨ì´ë¥¼ ì•¼ê¸°í•œë‹¤.  
  
---  
  
## ì´ì •ë¦¬  
  
- Sequential logicì€ always@(clk) block + nonblocking  
- combinational logicì€ blocking (dataflow modeling)  
- ë³µì¡í•œ combinational logicì€ always@(*) block + blocking  
- í•˜ë‚˜ì˜ ê°’ì„ ì„œë¡œ ë‹¤ë¥¸ alwaysì—ì„œ ë°”ê¾¸ì§€ ë§ê¸°  
- ì„ì–´ ì“°ì§€ ë§ê¸°