Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 13 12:49:02 2024
| Host         : LAPTOP-14LFSBII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6_top_timing_summary_routed.rpt -pb lab6_top_timing_summary_routed.pb -rpx lab6_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: switchClk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.310        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.310        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.220ns (44.909%)  route 1.497ns (55.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          1.497     7.275    segmentDisplay/p_0_in[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     8.039 r  segmentDisplay/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.039    segmentDisplay/cnt_reg[16]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.600    15.023    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.349    segmentDisplay/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.160ns (43.665%)  route 1.497ns (56.335%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          1.497     7.275    segmentDisplay/p_0_in[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.979 r  segmentDisplay/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.979    segmentDisplay/cnt_reg[16]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.600    15.023    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.349    segmentDisplay/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  segmentDisplay/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    segmentDisplay/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.885 r  segmentDisplay/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.885    segmentDisplay/cnt_reg[16]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.600    15.023    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    segmentDisplay/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  segmentDisplay/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    segmentDisplay/cnt_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.774 r  segmentDisplay/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.774    segmentDisplay/cnt_reg[16]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.600    15.023    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    15.324    segmentDisplay/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.771 r  segmentDisplay/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.771    segmentDisplay/cnt_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.599    15.022    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[13]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    segmentDisplay/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.750 r  segmentDisplay/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.750    segmentDisplay/cnt_reg[12]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.599    15.022    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[15]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    segmentDisplay/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.676 r  segmentDisplay/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.676    segmentDisplay/cnt_reg[12]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.599    15.022    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[14]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    segmentDisplay/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  segmentDisplay/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    segmentDisplay/cnt_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.660 r  segmentDisplay/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.660    segmentDisplay/cnt_reg[12]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.599    15.022    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    segmentDisplay/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  segmentDisplay/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    segmentDisplay/cnt_reg[8]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    segmentDisplay/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 segmentDisplay/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.714     5.317    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  segmentDisplay/cnt_reg[1]/Q
                         net (fo=1, routed)           0.762     6.535    segmentDisplay/cnt_reg_n_0_[1]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.209 r  segmentDisplay/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    segmentDisplay/cnt_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  segmentDisplay/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    segmentDisplay/cnt_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.636 r  segmentDisplay/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.636    segmentDisplay/cnt_reg[8]_i_1_n_4
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.598    15.021    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[11]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.062    15.322    segmentDisplay/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  segmentDisplay/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.830    segmentDisplay/cnt_reg_n_0_[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  segmentDisplay/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    segmentDisplay/cnt[0]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  segmentDisplay/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    segmentDisplay/cnt_reg[0]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    segmentDisplay/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  segmentDisplay/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.835    segmentDisplay/cnt_reg_n_0_[4]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  segmentDisplay/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    segmentDisplay/cnt_reg[4]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    segmentDisplay/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  segmentDisplay/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.836    segmentDisplay/cnt_reg_n_0_[8]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  segmentDisplay/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    segmentDisplay/cnt_reg[8]_i_1_n_7
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.870     2.035    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    segmentDisplay/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.837    segmentDisplay/cnt_reg_n_0_[12]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  segmentDisplay/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    segmentDisplay/cnt_reg[12]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    segmentDisplay/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[16]/Q
                         net (fo=1, routed)           0.176     1.837    segmentDisplay/cnt_reg_n_0_[16]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  segmentDisplay/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    segmentDisplay/cnt_reg[16]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    segmentDisplay/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  segmentDisplay/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.830    segmentDisplay/cnt_reg_n_0_[0]
    SLICE_X0Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  segmentDisplay/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.875    segmentDisplay/cnt[0]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.981 r  segmentDisplay/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    segmentDisplay/cnt_reg[0]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  segmentDisplay/cnt_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    segmentDisplay/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  segmentDisplay/cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.835    segmentDisplay/cnt_reg_n_0_[4]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  segmentDisplay/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    segmentDisplay/cnt_reg[4]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.869     2.034    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  segmentDisplay/cnt_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    segmentDisplay/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  segmentDisplay/cnt_reg[8]/Q
                         net (fo=1, routed)           0.176     1.836    segmentDisplay/cnt_reg_n_0_[8]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.987 r  segmentDisplay/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    segmentDisplay/cnt_reg[8]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.870     2.035    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  segmentDisplay/cnt_reg[9]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    segmentDisplay/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.837    segmentDisplay/cnt_reg_n_0_[12]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  segmentDisplay/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    segmentDisplay/cnt_reg[12]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  segmentDisplay/cnt_reg[13]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    segmentDisplay/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 segmentDisplay/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentDisplay/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[16]/Q
                         net (fo=1, routed)           0.176     1.837    segmentDisplay/cnt_reg_n_0_[16]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  segmentDisplay/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    segmentDisplay/cnt_reg[16]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    segmentDisplay/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     segmentDisplay/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     segmentDisplay/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     segmentDisplay/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     segmentDisplay/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     segmentDisplay/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     segmentDisplay/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     segmentDisplay/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     segmentDisplay/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     segmentDisplay/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     segmentDisplay/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     segmentDisplay/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     segmentDisplay/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     segmentDisplay/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmentDisplay/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmentDisplay/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.281ns (47.575%)  route 4.717ns (52.425%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.819     1.275    moore/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.399 r  moore/Seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.977     2.376    moore/state[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  moore/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.921     5.421    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.998 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.998    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 4.259ns (47.473%)  route 4.713ns (52.527%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.819     1.275    moore/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.399 r  moore/Seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.972     2.372    segmentDisplay/state[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124     2.496 r  segmentDisplay/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.921     5.417    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.972 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.972    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 4.254ns (48.847%)  route 4.455ns (51.153%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[3]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           1.009     1.465    moore/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     1.589 r  moore/Seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.981     2.571    moore/state[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     2.695 r  moore/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464     5.159    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.709 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.709    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 4.265ns (49.476%)  route 4.355ns (50.524%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[3]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           1.009     1.465    moore/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     1.589 r  moore/Seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.989     2.578    moore/state[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     2.702 r  moore/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357     5.059    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.620 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.620    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 4.241ns (53.501%)  route 3.686ns (46.499%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.819     1.275    moore/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.399 r  moore/Seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.170     2.570    moore/state[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.124     2.694 r  moore/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.697     4.390    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.928 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.928    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.238ns (53.457%)  route 3.689ns (46.543%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.819     1.275    moore/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.399 r  moore/Seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.747     2.146    moore/state[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.124     2.270 r  moore/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.124     4.393    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.927 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.927    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.197ns (53.370%)  route 3.667ns (46.630%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[3]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           1.009     1.465    moore/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     1.589 r  moore/Seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.589     2.179    segmentDisplay/state[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.124     2.303 r  segmentDisplay/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.068     4.371    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.864 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.864    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.105ns  (logic 1.632ns (39.749%)  route 2.473ns (60.251%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  w (IN)
                         net (fo=0)                   0.000     0.000    w
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  w_IBUF_inst/O
                         net (fo=5, routed)           1.809     3.287    moore/w_IBUF
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.154     3.441 r  moore/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.664     4.105    moore/FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.865ns  (logic 1.627ns (42.088%)  route 2.238ns (57.912%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  w (IN)
                         net (fo=0)                   0.000     0.000    w
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  w_IBUF_inst/O
                         net (fo=5, routed)           1.573     3.051    moore/w_IBUF
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.149     3.200 r  moore/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.665     3.865    moore/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y88          FDPE                                         r  moore/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.239ns  (logic 1.602ns (49.449%)  route 1.637ns (50.551%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  w_IBUF_inst/O
                         net (fo=5, routed)           1.637     3.115    moore/w_IBUF
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.239 r  moore/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.239    moore/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            moore/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDPE                         0.000     0.000 r  moore/FSM_onehot_state_reg[0]/C
    SLICE_X1Y88          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  moore/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    moore/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  moore/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    moore/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.185ns (44.252%)  route 0.233ns (55.748%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[3]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  moore/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.233     0.374    moore/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.044     0.418 r  moore/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    moore/FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.226ns (48.226%)  route 0.243ns (51.774%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[2]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  moore/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.243     0.371    moore/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.098     0.469 r  moore/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.469    moore/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.253ns (38.151%)  route 0.410ns (61.849%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.410     0.663    moore/AS[0]
    SLICE_X1Y88          FDPE                                         f  moore/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.253ns (37.902%)  route 0.414ns (62.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.414     0.667    moore/AS[0]
    SLICE_X0Y88          FDCE                                         f  moore/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.253ns (37.902%)  route 0.414ns (62.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.414     0.667    moore/AS[0]
    SLICE_X0Y88          FDCE                                         f  moore/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.253ns (37.902%)  route 0.414ns (62.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.414     0.667    moore/AS[0]
    SLICE_X0Y88          FDCE                                         f  moore/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            moore/FSM_onehot_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.253ns (37.902%)  route 0.414ns (62.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.414     0.667    moore/AS[0]
    SLICE_X0Y88          FDCE                                         f  moore/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.230ns (33.803%)  route 0.450ns (66.197%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[2]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  moore/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.118     0.246    moore/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.102     0.348 r  moore/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.333     0.680    moore/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y88          FDPE                                         r  moore/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.184ns (22.621%)  route 0.629ns (77.379%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  moore/FSM_onehot_state_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  moore/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.296     0.437    moore/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.043     0.480 r  moore/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.333     0.813    moore/FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  moore/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.098ns (43.287%)  route 5.368ns (56.713%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          0.664     6.442    segmentDisplay/p_0_in[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.124     6.566 r  segmentDisplay/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.705    11.271    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.789 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.789    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.135ns (49.962%)  route 4.142ns (50.038%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          1.220     6.999    segmentDisplay/p_0_in[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  segmentDisplay/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.921    10.044    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.600 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.600    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.346ns (54.225%)  route 3.668ns (45.775%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[19]/Q
                         net (fo=16, routed)          1.591     7.370    segmentDisplay/p_0_in[2]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.152     7.522 r  segmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.077     9.599    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.337 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.337    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.130ns (51.679%)  route 3.862ns (48.321%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          1.397     7.176    moore/p_0_in[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     7.300 r  moore/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464     9.765    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.315 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.315    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.369ns (54.703%)  route 3.618ns (45.297%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          0.664     6.442    segmentDisplay/p_0_in[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.152     6.594 r  segmentDisplay/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.955     9.549    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.310 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.310    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 4.157ns (52.271%)  route 3.796ns (47.729%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.875     6.653    moore/p_0_in[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124     6.777 r  moore/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.921     9.698    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.276 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.276    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.116ns (53.064%)  route 3.640ns (46.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[19]/Q
                         net (fo=16, routed)          1.591     7.370    segmentDisplay/p_0_in[2]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.494 r  segmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.049     9.543    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.079 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.079    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.154ns (53.641%)  route 3.590ns (46.359%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          0.672     6.450    segmentDisplay/p_0_in[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     6.574 r  segmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     9.493    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.068 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.068    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 4.141ns (53.725%)  route 3.566ns (46.275%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          1.209     6.988    moore/p_0_in[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.112 r  moore/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357     9.469    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.030 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.030    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 4.362ns (56.779%)  route 3.320ns (43.221%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.720     5.323    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  segmentDisplay/cnt_reg[18]/Q
                         net (fo=16, routed)          1.210     6.989    segmentDisplay/p_0_in[1]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.152     7.141 r  segmentDisplay/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.110     9.251    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    13.004 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.004    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.437ns (73.593%)  route 0.515ns (26.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.174     1.834    segmentDisplay/p_0_in[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.045     1.879 r  segmentDisplay/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.221    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.471 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.471    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.420ns (65.906%)  route 0.735ns (34.094%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[19]/Q
                         net (fo=16, routed)          0.168     1.828    moore/p_0_in[2]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  moore/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.567     2.440    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.674 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.674    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.501ns (68.252%)  route 0.698ns (31.748%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.174     1.834    segmentDisplay/p_0_in[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.046     1.880 r  segmentDisplay/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.405    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.719 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.719    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.424ns (63.325%)  route 0.825ns (36.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  segmentDisplay/cnt_reg[19]/Q
                         net (fo=16, routed)          0.480     2.141    moore/p_0_in[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     2.186 r  moore/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.530    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.768 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.768    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.447ns (63.898%)  route 0.818ns (36.102%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.174     1.834    moore/p_0_in[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.879 r  moore/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.523    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.784 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.784    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.380ns (56.508%)  route 1.062ns (43.492%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[19]/Q
                         net (fo=16, routed)          0.559     2.219    segmentDisplay/p_0_in[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.045     2.264 r  segmentDisplay/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.768    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.962 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.962    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.504ns (61.336%)  route 0.948ns (38.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.216     1.876    segmentDisplay/p_0_in[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.924 r  segmentDisplay/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.656    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.971 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.971    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.422ns (57.526%)  route 1.050ns (42.474%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.554     2.214    segmentDisplay/p_0_in[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.259 r  segmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.756    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.992 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.992    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.461ns (57.504%)  route 1.080ns (42.496%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.216     1.876    segmentDisplay/p_0_in[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.921 r  segmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.785    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.060 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.060    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentDisplay/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.487ns (58.247%)  route 1.066ns (41.753%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.600     1.519    segmentDisplay/ck_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  segmentDisplay/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmentDisplay/cnt_reg[17]/Q
                         net (fo=16, routed)          0.554     2.214    segmentDisplay/p_0_in[0]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.048     2.262 r  segmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.775    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.073 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.073    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





