// Seed: 3283799051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  assign module_1.id_9 = 0;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    inout wor id_6
    , id_21,
    input supply0 id_7,
    input uwire id_8,
    output wire id_9,
    input uwire id_10
    , id_22,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input wand id_18,
    output tri0 id_19
);
  always @(negedge id_18);
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22,
      id_21,
      id_21,
      id_22,
      id_22,
      id_21,
      id_22,
      id_21,
      id_21,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_21,
      id_22,
      id_21,
      id_22
  );
endmodule
