###############################################################################
#                                                                             #
#     IAR Assembler V7.30.1.7746/W32 for ARM 28/Sep/2015  13:29:29            #
#     Copyright 1999-2014 IAR Systems AB.                                     #
#                                                                             #
#           Source file   =  C:\SiliconLabs\Thread-1.0.1\hal\micro\cortexm3\isr-stubs.s79#
#           List file     =  C:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\build\lst\isr-stubs.lst#
#           Object file   =  C:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\build\obj\isr-stubs.o#
#           Command line  =  C:\SiliconLabs\Thread-1.0.1\hal\micro\cortexm3\isr-stubs.s79 #
#                            -OC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\build\obj\ #
#                            -s+ -M<> -w+ -r -DAPP_BTL -DCORTEXM3             #
#                            -DCORTEXM3_EMBER_MICRO -DCORTEXM3_EM3588         #
#                            -DPHY_EM3XX -DBOARD_HEADER="thread-board.h"      #
#                            -DCONFIGURATION_HEADER="thread-configuration.h"  #
#                            -DPLATFORM_HEADER="hal/micro/cortexm3/compiler/iar.h" #
#                            -DBOARD_DEV0680ETM                               #
#                            -DEMBER_AF_API_EMBER_TYPES="stack/include/ember-types.h" #
#                            -DEMBER_STACK_IP -DEMBER_RIP_STACK               #
#                            -DHAVE_TLS_JPAKE -DDEBUG_LEVEL=FULL_DEBUG        #
#                            -DAPPLICATION_TOKEN_HEADER="thread-token.h"      #
#                            -LC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\build\lst\ #
#                            -t2 --cpu Cortex-M3 --fpu None                   #
#                            -IC:\SiliconLabs\Thread-1.0.1\hal\micro\cortexm3\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\..\..\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\..\..\app\util\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\..\..\stack\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\..\..\hal\ #
#                            -IC:\SiliconLabs\Thread-1.0.1\app\Thread_Sample_Server\..\..\hal\..\ #
#                                                                             #
###############################################################################

    1                           //--------------------------------------------
                                ----------------------------------
    2                           // @file hal/micro/cortexm3/isr-stubs.s79
    3                           // @brief Stubs for all exception handlers
                                 (ISRs)
    4                           // 
    5                           // NOTE: You should NOT have to change this
                                 file to instatiate your own ISR!
    6                           //
    7                           // By providing a *weak* function here, every
                                 vector in the interrupt table is
    8                           // guaranteed to be defined.  These functions
                                 will be overridden during link
    9                           // time whenever the same function (symbol)
                                 name is used normally in another
   10                           // source file.
   11                           //
   12                           // RESULT:  Simply define whichever ISRs you
                                 need in your application and this
   13                           // file will fill in the gaps during
                                 linking.
   14                           //
   15                           // Author: Brooks Barrett
   16                           // Copyright 2007 by Ember Corporation. All
                                 rights reserved.                *80*
   17                           //--------------------------------------------
                                ----------------------------------
   18                           
   19                           //Normally the default NVIC_CONFIG file would
                                 be defined in the PLATFORM_HEADER
   20                           //but this assembly file does not include the
                                 PLATFORM_HEADER (it can't
   21                           //because this is assembly, and the header is
                                 for c).
   22                           #ifndef NVIC_CONFIG
   23                             #define NVIC_CONFIG "hal/micro/cortexm3/nvic
                                -config.h"
   24                           #endif
   25                           #include "compiler/asm.h"
   26                           
   27                           // NOTE: Any use of white space in this file
                                 is ignored by the preprocessor.
   28                           //       Since assembly files have white space
                                 requirements, the white space
   29                           //       needed is implemented in the
                                 nvic-config.h file itself.
   30                           
   31                           #define EXCEPTION(vectorNumber, functionName,
                                 priorityLevel, subpriority) \
   33                           #define PERM_EXCEPTION(vectorNumber,
                                 functionName, priorityLevel)
   34                           #include NVIC_CONFIG
   35                           #undef  PERM_EXCEPTION
   36                           #undef  EXCEPTION
   37                           
   38                           
   39                           
   40                           #define SEGMENT() \
   42                           #define SEGMENT2() \
   44                           #define EXCEPTION(vectorNumber, functionName,
                                 priorityLevel, subpriority) \
   46                           #define PERM_EXCEPTION(vectorNumber,
                                 functionName, priorityLevel)
   47                           #include NVIC_CONFIG
   48                           #undef  PERM_EXCEPTION
   49                           #undef  EXCEPTION
   50                           
   51                           
   52                           // Every function defined above will reference
                                 the following code
   53                           // Since each function is still defined
                                 PUBWEAK with its own segment, the
   54                           // linker will still do it's job and stub out
                                 only the functions that need it.
   55                           // By having all the stubs reference the same
                                 code, we save 96 bytes!
   56                                   __CODE__
   57                                   __THUMB__
   58                                   __IMPORT__ uninitializedIsr
   59    00000000 ........              B   uninitializedIsr
   60                           
   61                           
   62                                   __END__
##############################
#           CRC:0            #
#        Errors:   0         #
#        Warnings: 0         #
#          Bytes: 4          #
##############################



