<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Pcie_AtuRegionParams Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPcie__AtuRegionParams.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pcie_AtuRegionParams Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__PCIE__MODULE.html">APIs for PCIE</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This Structure defines the ATU region parameters. </p>
<p>These parameters are used for configuring inbound or outbound ATU(Address translation unit) region </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a015134c7355464ddedf462d7c3c38287"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">regionDir</a></td></tr>
<tr class="separator:a015134c7355464ddedf462d7c3c38287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b732f795143afa0b81b68d5915ddd73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">tlpType</a></td></tr>
<tr class="separator:a5b732f795143afa0b81b68d5915ddd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cacc809020c10351eda4bf5fcd39f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a53cacc809020c10351eda4bf5fcd39f5">enableRegion</a></td></tr>
<tr class="separator:a53cacc809020c10351eda4bf5fcd39f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c31f8f44f5743e9bd37f9bb2c376fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a40c31f8f44f5743e9bd37f9bb2c376fd">matchMode</a></td></tr>
<tr class="separator:a40c31f8f44f5743e9bd37f9bb2c376fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f2b6965f4051ac94bf306957959a91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a64f2b6965f4051ac94bf306957959a91">barNumber</a></td></tr>
<tr class="separator:a64f2b6965f4051ac94bf306957959a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fb78441e75d5742f712d47cf9c7b33"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">lowerBaseAddr</a></td></tr>
<tr class="separator:a90fb78441e75d5742f712d47cf9c7b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f2d01d5d2a11b39c1497cfd8f42eab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">upperBaseAddr</a></td></tr>
<tr class="separator:a62f2d01d5d2a11b39c1497cfd8f42eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95c67ee910df9bd688ce0092b2371db"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">regionWindowSize</a></td></tr>
<tr class="separator:aa95c67ee910df9bd688ce0092b2371db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515a8e1c77635b9abb2944c57e02b580"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">lowerTargetAddr</a></td></tr>
<tr class="separator:a515a8e1c77635b9abb2944c57e02b580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2a1ed291ec4e855adcc65268571e26"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">upperTargetAddr</a></td></tr>
<tr class="separator:a0f2a1ed291ec4e855adcc65268571e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a015134c7355464ddedf462d7c3c38287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015134c7355464ddedf462d7c3c38287">&#9670;&nbsp;</a></span>regionDir</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12">Pcie_AtuRegionDir</a> Pcie_AtuRegionParams::regionDir</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region direction Inbound or Outbound Values given by enum <a class="el" href="group__DRV__PCIE__MODULE.html#ga4f83e43018d564b4def655ce655d2b12" title="Enum to select PCIe ATU(Address translation unit) region direction(Inbound or Outbound)....">Pcie_AtuRegionDir</a> </p>

</div>
</div>
<a id="a5b732f795143afa0b81b68d5915ddd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b732f795143afa0b81b68d5915ddd73">&#9670;&nbsp;</a></span>tlpType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b">Pcie_TlpType</a> Pcie_AtuRegionParams::tlpType</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TLP(transaction layer packet) type Values given by enum <a class="el" href="group__DRV__PCIE__MODULE.html#gaf862ef4f28955c0fb71cb2472f31885b" title="This enum is used to select PCIe TLP(Transaction layer packet) type while configuring inbound or outb...">Pcie_TlpType</a> </p>

</div>
</div>
<a id="a53cacc809020c10351eda4bf5fcd39f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cacc809020c10351eda4bf5fcd39f5">&#9670;&nbsp;</a></span>enableRegion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::enableRegion</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region enable or disable </p>

</div>
</div>
<a id="a40c31f8f44f5743e9bd37f9bb2c376fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c31f8f44f5743e9bd37f9bb2c376fd">&#9670;&nbsp;</a></span>matchMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702">Pcie_AtuRegionMatchMode</a> Pcie_AtuRegionParams::matchMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region match mode Address match or BAR match (not supported) Values given by enum <a class="el" href="group__DRV__PCIE__MODULE.html#ga26d2149ed64b5633483531913b3c8702" title="Enum to select address or BAR match mode.">Pcie_AtuRegionMatchMode</a> </p>

</div>
</div>
<a id="a64f2b6965f4051ac94bf306957959a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f2b6965f4051ac94bf306957959a91">&#9670;&nbsp;</a></span>barNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::barNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BAR number with which the region is associated Possible values for EP : 0 to 5 Possible values for RC : 0 to 1 for 32bit and 0 for 64bit </p>

</div>
</div>
<a id="a90fb78441e75d5742f712d47cf9c7b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90fb78441e75d5742f712d47cf9c7b33">&#9670;&nbsp;</a></span>lowerBaseAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::lowerBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lower base address: must be aligned to regionWindowSize For outbound configuration this contains outbound region offset For inbound configuration this contains inbound PCIe start address </p>

</div>
</div>
<a id="a62f2d01d5d2a11b39c1497cfd8f42eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f2d01d5d2a11b39c1497cfd8f42eab">&#9670;&nbsp;</a></span>upperBaseAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::upperBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Upper base address Higher 32 bits in case of 64 bit addressing Configured to 0 for 32 bit addressing </p>

</div>
</div>
<a id="aa95c67ee910df9bd688ce0092b2371db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95c67ee910df9bd688ce0092b2371db">&#9670;&nbsp;</a></span>regionWindowSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t Pcie_AtuRegionParams::regionWindowSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Region window size: must be a power of two For outbound configuration this contains outbound window size For inbound configuration this contains PCIe inbound window size </p>

</div>
</div>
<a id="a515a8e1c77635b9abb2944c57e02b580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a515a8e1c77635b9abb2944c57e02b580">&#9670;&nbsp;</a></span>lowerTargetAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::lowerTargetAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lower Target address: must be aligned to regionWindowSize For outbound configuration this contains outbound PCIe start offset For inbound configuration this contains destination address </p>

</div>
</div>
<a id="a0f2a1ed291ec4e855adcc65268571e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2a1ed291ec4e855adcc65268571e26">&#9670;&nbsp;</a></span>upperTargetAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Pcie_AtuRegionParams::upperTargetAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Upper target address Higher 32 bits in case of 64 bit addressing Configured to 0 for 32 bit addressing </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
