Analysis & Synthesis report for vending
Sun Jan 19 19:26:50 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |vending|vend_state_reg
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: clockTick:clk_div
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 19 19:26:50 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; vending                                     ;
; Top-level Entity Name           ; vending                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 60                                          ;
; Total pins                      ; 54                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; vending            ; vending            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ; 4                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+
; trial_2.vhd                      ; yes             ; User VHDL File  ; C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd   ;         ;
; HEX_to_SS.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd ;         ;
; clockTick.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 115         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 164         ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 63          ;
;     -- 5 input functions                    ; 37          ;
;     -- 4 input functions                    ; 17          ;
;     -- <=3 input functions                  ; 45          ;
;                                             ;             ;
; Dedicated logic registers                   ; 60          ;
;                                             ;             ;
; I/O pins                                    ; 54          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 60          ;
; Total fan-out                               ; 1062        ;
; Average fan-out                             ; 3.20        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------+-------------------+--------------+
; |vending                   ; 164 (94)            ; 60 (33)                   ; 0                 ; 0          ; 54   ; 0            ; |vending                       ; vending           ; work         ;
;    |clockTick:clk_div|     ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |vending|clockTick:clk_div     ; clockTick         ; work         ;
;    |hexToSevenSegment:SS0| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS0 ; hexToSevenSegment ; work         ;
;    |hexToSevenSegment:SS1| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS1 ; hexToSevenSegment ; work         ;
;    |hexToSevenSegment:SS2| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS2 ; hexToSevenSegment ; work         ;
;    |hexToSevenSegment:SS3| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS3 ; hexToSevenSegment ; work         ;
;    |hexToSevenSegment:SS4| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS4 ; hexToSevenSegment ; work         ;
;    |hexToSevenSegment:SS5| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vending|hexToSevenSegment:SS5 ; hexToSevenSegment ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vending|vend_state_reg                                                                                                                                                                                                                                           ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+
; Name                  ; vend_state_reg.tenD ; vend_state_reg.nineD ; vend_state_reg.eightD ; vend_state_reg.sevenD ; vend_state_reg.sixD ; vend_state_reg.fiveD ; vend_state_reg.fourD ; vend_state_reg.threeD ; vend_state_reg.twoD ; vend_state_reg.oneD ; vend_state_reg.zeroD ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+
; vend_state_reg.zeroD  ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ;
; vend_state_reg.oneD   ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                    ;
; vend_state_reg.twoD   ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                    ;
; vend_state_reg.threeD ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.fourD  ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.fiveD  ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.sixD   ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.sevenD ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.eightD ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.nineD  ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
; vend_state_reg.tenD   ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; decimal_reg                                        ; decimal_reg         ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; HEX5_r[3,5,7]                          ; Merged with HEX4_r[1]                  ;
; HEX1_r[0]                              ; Merged with HEX0_r[2]                  ;
; HEX5_r[0,6]                            ; Merged with HEX0_r[2]                  ;
; HEX3_r[2]                              ; Merged with HEX2_r[4]                  ;
; HEX4_r[2,4]                            ; Merged with HEX2_r[4]                  ;
; HEX5_r[2,4]                            ; Merged with HEX2_r[4]                  ;
; HEX4_r[7]                              ; Merged with HEX4_r[5]                  ;
; HEX1_r[4]                              ; Merged with HEX0_r[4]                  ;
; HEX4_r[0]                              ; Merged with HEX0_r[4]                  ;
; HEX3_r[7]                              ; Merged with HEX3_r[5]                  ;
; HEX0_r[6]                              ; Merged with HEX0_r[0]                  ;
; HEX1_r[6]                              ; Merged with HEX0_r[0]                  ;
; HEX2_r[6]                              ; Merged with HEX0_r[0]                  ;
; HEX3_r[6]                              ; Merged with HEX0_r[0]                  ;
; HEX0_r[5,7]                            ; Merged with HEX0_r[3]                  ;
; HEX1_r[3,5,7]                          ; Merged with HEX0_r[3]                  ;
; HEX2_r[5,7]                            ; Merged with HEX0_r[3]                  ;
; HEX5_r[1]                              ; Stuck at VCC due to stuck port data_in ;
; HEX2_r[4]                              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 28 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; HEX4_r[1]                               ; 12      ;
; HEX4_r[5]                               ; 7       ;
; HEX4_r[3]                               ; 7       ;
; HEX3_r[5]                               ; 7       ;
; HEX3_r[1]                               ; 7       ;
; HEX3_r[3]                               ; 7       ;
; HEX0_r[3]                               ; 21      ;
; HEX2_r[3]                               ; 9       ;
; HEX2_r[1]                               ; 9       ;
; HEX1_r[1]                               ; 7       ;
; HEX0_r[1]                               ; 7       ;
; decimal~reg0                            ; 1       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |vending|HEX2_r[4]         ;
; 14:1               ; 7 bits    ; 63 LEs        ; 49 LEs               ; 14 LEs                 ; Yes        ; |vending|HEX5_r[1]         ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; Yes        ; |vending|HEX3_r[5]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vending|vend_state_next   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockTick:clk_div ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; m              ; 50000000 ; Signed Integer                     ;
; n              ; 26       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 60                          ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 15                          ;
; arriav_lcell_comb     ; 170                         ;
;     arith             ; 26                          ;
;         1 data inputs ; 26                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 142                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 37                          ;
;         6 data inputs ; 63                          ;
; boundary_port         ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 2.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jan 19 19:26:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vending -c vending
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file trial_2.vhd
    Info (12022): Found design unit 1: vending-arch File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 24
    Info (12023): Found entity 1: vending File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hex_to_ss.vhd
    Info (12022): Found design unit 1: hexToSevenSegment-arch File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd Line: 13
    Info (12023): Found entity 1: hexToSevenSegment File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/HEX_to_SS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clocktick.vhd
    Info (12022): Found design unit 1: clockTick-arch File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd Line: 18
    Info (12023): Found entity 1: clockTick File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/clockTick.vhd Line: 5
Info (12127): Elaborating entity "vending" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at trial_2.vhd(72): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 72
Warning (10492): VHDL Process Statement warning at trial_2.vhd(86): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 86
Warning (10492): VHDL Process Statement warning at trial_2.vhd(87): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 87
Warning (10492): VHDL Process Statement warning at trial_2.vhd(87): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 87
Warning (10492): VHDL Process Statement warning at trial_2.vhd(87): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 87
Warning (10492): VHDL Process Statement warning at trial_2.vhd(88): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 88
Warning (10492): VHDL Process Statement warning at trial_2.vhd(88): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 88
Warning (10492): VHDL Process Statement warning at trial_2.vhd(88): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 88
Warning (10492): VHDL Process Statement warning at trial_2.vhd(102): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 102
Warning (10492): VHDL Process Statement warning at trial_2.vhd(121): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 121
Warning (10492): VHDL Process Statement warning at trial_2.vhd(122): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 122
Warning (10492): VHDL Process Statement warning at trial_2.vhd(122): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 122
Warning (10492): VHDL Process Statement warning at trial_2.vhd(122): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 122
Warning (10492): VHDL Process Statement warning at trial_2.vhd(123): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 123
Warning (10492): VHDL Process Statement warning at trial_2.vhd(123): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 123
Warning (10492): VHDL Process Statement warning at trial_2.vhd(123): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 123
Warning (10492): VHDL Process Statement warning at trial_2.vhd(137): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 137
Warning (10492): VHDL Process Statement warning at trial_2.vhd(161): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 161
Warning (10492): VHDL Process Statement warning at trial_2.vhd(162): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 162
Warning (10492): VHDL Process Statement warning at trial_2.vhd(162): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 162
Warning (10492): VHDL Process Statement warning at trial_2.vhd(162): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 162
Warning (10492): VHDL Process Statement warning at trial_2.vhd(163): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 163
Warning (10492): VHDL Process Statement warning at trial_2.vhd(163): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 163
Warning (10492): VHDL Process Statement warning at trial_2.vhd(163): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 163
Warning (10492): VHDL Process Statement warning at trial_2.vhd(179): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 179
Warning (10492): VHDL Process Statement warning at trial_2.vhd(209): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 209
Warning (10492): VHDL Process Statement warning at trial_2.vhd(210): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 210
Warning (10492): VHDL Process Statement warning at trial_2.vhd(210): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 210
Warning (10492): VHDL Process Statement warning at trial_2.vhd(210): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 210
Warning (10492): VHDL Process Statement warning at trial_2.vhd(211): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 211
Warning (10492): VHDL Process Statement warning at trial_2.vhd(211): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 211
Warning (10492): VHDL Process Statement warning at trial_2.vhd(211): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 211
Warning (10492): VHDL Process Statement warning at trial_2.vhd(218): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 218
Warning (10492): VHDL Process Statement warning at trial_2.vhd(248): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 248
Warning (10492): VHDL Process Statement warning at trial_2.vhd(249): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 249
Warning (10492): VHDL Process Statement warning at trial_2.vhd(249): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 249
Warning (10492): VHDL Process Statement warning at trial_2.vhd(249): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 249
Warning (10492): VHDL Process Statement warning at trial_2.vhd(250): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 250
Warning (10492): VHDL Process Statement warning at trial_2.vhd(250): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 250
Warning (10492): VHDL Process Statement warning at trial_2.vhd(250): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 250
Warning (10492): VHDL Process Statement warning at trial_2.vhd(257): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 257
Warning (10492): VHDL Process Statement warning at trial_2.vhd(286): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 286
Warning (10492): VHDL Process Statement warning at trial_2.vhd(287): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 287
Warning (10492): VHDL Process Statement warning at trial_2.vhd(287): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 287
Warning (10492): VHDL Process Statement warning at trial_2.vhd(287): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 287
Warning (10492): VHDL Process Statement warning at trial_2.vhd(288): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 288
Warning (10492): VHDL Process Statement warning at trial_2.vhd(288): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 288
Warning (10492): VHDL Process Statement warning at trial_2.vhd(288): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 288
Warning (10492): VHDL Process Statement warning at trial_2.vhd(329): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 329
Warning (10492): VHDL Process Statement warning at trial_2.vhd(330): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 330
Warning (10492): VHDL Process Statement warning at trial_2.vhd(330): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 330
Warning (10492): VHDL Process Statement warning at trial_2.vhd(330): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 330
Warning (10492): VHDL Process Statement warning at trial_2.vhd(331): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 331
Warning (10492): VHDL Process Statement warning at trial_2.vhd(331): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 331
Warning (10492): VHDL Process Statement warning at trial_2.vhd(331): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 331
Warning (10492): VHDL Process Statement warning at trial_2.vhd(332): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 332
Warning (10492): VHDL Process Statement warning at trial_2.vhd(372): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 372
Warning (10492): VHDL Process Statement warning at trial_2.vhd(373): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 373
Warning (10492): VHDL Process Statement warning at trial_2.vhd(373): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 373
Warning (10492): VHDL Process Statement warning at trial_2.vhd(373): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 373
Warning (10492): VHDL Process Statement warning at trial_2.vhd(374): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 374
Warning (10492): VHDL Process Statement warning at trial_2.vhd(374): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 374
Warning (10492): VHDL Process Statement warning at trial_2.vhd(374): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 374
Warning (10492): VHDL Process Statement warning at trial_2.vhd(375): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 375
Warning (10492): VHDL Process Statement warning at trial_2.vhd(415): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 415
Warning (10492): VHDL Process Statement warning at trial_2.vhd(416): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 416
Warning (10492): VHDL Process Statement warning at trial_2.vhd(416): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 416
Warning (10492): VHDL Process Statement warning at trial_2.vhd(416): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 416
Warning (10492): VHDL Process Statement warning at trial_2.vhd(417): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 417
Warning (10492): VHDL Process Statement warning at trial_2.vhd(417): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 417
Warning (10492): VHDL Process Statement warning at trial_2.vhd(417): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 417
Warning (10492): VHDL Process Statement warning at trial_2.vhd(418): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 418
Warning (10492): VHDL Process Statement warning at trial_2.vhd(458): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 458
Warning (10492): VHDL Process Statement warning at trial_2.vhd(459): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 459
Warning (10492): VHDL Process Statement warning at trial_2.vhd(459): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 459
Warning (10492): VHDL Process Statement warning at trial_2.vhd(459): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 459
Warning (10492): VHDL Process Statement warning at trial_2.vhd(460): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 460
Warning (10492): VHDL Process Statement warning at trial_2.vhd(460): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 460
Warning (10492): VHDL Process Statement warning at trial_2.vhd(460): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 460
Warning (10492): VHDL Process Statement warning at trial_2.vhd(461): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 461
Warning (10492): VHDL Process Statement warning at trial_2.vhd(501): signal "decimal_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 501
Warning (10492): VHDL Process Statement warning at trial_2.vhd(502): signal "HEX5_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 502
Warning (10492): VHDL Process Statement warning at trial_2.vhd(502): signal "HEX4_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 502
Warning (10492): VHDL Process Statement warning at trial_2.vhd(502): signal "HEX3_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 502
Warning (10492): VHDL Process Statement warning at trial_2.vhd(503): signal "HEX2_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 503
Warning (10492): VHDL Process Statement warning at trial_2.vhd(503): signal "HEX1_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 503
Warning (10492): VHDL Process Statement warning at trial_2.vhd(503): signal "HEX0_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 503
Warning (10492): VHDL Process Statement warning at trial_2.vhd(504): signal "too_much_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 504
Warning (10631): VHDL Process Statement warning at trial_2.vhd(63): inferring latch(es) for signal or variable "decimal_reg", which holds its previous value in one or more paths through the process File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 63
Info (10041): Inferred latch for "decimal_reg" at trial_2.vhd(63) File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 63
Info (12128): Elaborating entity "clockTick" for hierarchy "clockTick:clk_div" File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 40
Info (12128): Elaborating entity "hexToSevenSegment" for hierarchy "hexToSevenSegment:SS5" File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 515
Warning (13012): Latch decimal_reg has unsafe behavior File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vend_state_reg.zeroD File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/admin/Documents/SelfStudy_FPGA/VHDL_intro/trial_2.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 221 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 167 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Sun Jan 19 19:26:50 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:31


