# Reading C:/intelFPGA_pro/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:56 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 23:39:56 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:56 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/ripple_adder.sv 
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 23:39:56 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:56 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 23:39:56 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:56 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:57 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:57 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:57 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/ripple_adder_4.sv 
# -- Compiling module ripple_adder_4
# 
# Top level modules:
# 	ripple_adder_4
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:57 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/385_lab4_adders_provided_fa20/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/testbench_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:39:57 on Sep 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_3/output_files/testbench_adder.sv 
# -- Compiling module testbench_adder
# 
# Top level modules:
# 	testbench_adder
# End time: 23:39:57 on Sep 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_adder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_adder 
# Start time: 23:39:57 on Sep 26,2022
# Loading sv_std.std
# Loading work.testbench_adder
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ripple_adder
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ripple_adder_4
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.full_adder
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
#     7
#    15
# 0
# End time: 00:42:43 on Sep 27,2022, Elapsed time: 1:02:46
# Errors: 21, Warnings: 0
