<?xml version="1.0" encoding="utf-8"?>
<View xmlns="http://cypress.com/xsd/cystudioview_v1">
  <ExposedParameterKeys>
    <!--Used by the expression system function getDeviceAttr. See CONFIGURAT-9253.-->
    <ExposedParamKey id="CPU_MAX_MHZ" param_name="Speed_MHz" />
    <ExposedParamKey id="POWER_MODES" param_name="Power_Modes" />
    <ExposedParamKey id="SAR_SAMPLE_RATE" param_name="SAR12Sample_ksps" />
    <ExposedParamKey id="VDD_MIN" param_name="Vddmin_volts" />
    <ExposedParamKey id="VDD_MAX" param_name="Vddmax_volts" />
    <ExposedParamKey id="SECURITY" param_name="Security" />
  </ExposedParameterKeys>
  <Connectivity location="connectivity" />
  <Wounding location="chipresourcewoundings.xml" />
  <PinResourceType value="ioss[0].port[%1$d].pin[%2$d]" />
  <TrigMuxConnectTemplate value="Cy_TrigMux_Connect(${CyMarkIn}, ${CyMarkOut}, false, ${CyMarkType});" />
  <TrigMuxSelectTemplate value="Cy_TrigMux_Select(${CyMarkOut}, false, ${CyMarkType});" />
  <Profiles>
    <!-- evalPriority
    System
    Peripheral-Clocks
    DMA
    debug600
    Analog
    Analog-Routing
    Peripherals
    Pins
    Solutions
    Memory
    -->
    <Profile purpose="MEMORY" displayName="Memory" fileName="memory" evalPriority="8" displayPriority="6" description="Memory configuration" resources="(vres\[\d+\]\.(reserved_memory_region|memory|security)\[\d+\].*)" />
    <Profile purpose="MEMORY" displayName="Memory" fileName="memory" evalPriority="9" displayPriority="6" description="Memory configuration" resources="(m33syscpuss\[\d+\]\.cm33.*)|(m55appcpuss\[\d+\]\.cm55.*)|(.*\.mpc\[\d+\])" />
    <Profile displayName="Solutions" fileName="solutions" evalPriority="7" displayPriority="1" description="Solution configuration" resources="vres\[\d+\].*" />
    <Profile displayName="System" diagramType="CLOCKS" fileName="system" evalPriority="1" displayPriority="5" description="System configuration" resources="srss(\[\d+\])?\.(clock|power|pd|eeprom)(\[\d+\])?.*|cpuss(\[\d+\])?\.dap(\[\d+\])?|(m33syscpuss|m55appcpuss|m0seccpuss)(\[\d+\])?\.systick.*" />
    <!-- Jira PLATLIBS-3172 -->
    <Profile displayName="System" diagramType="CLOCKS" fileName="peripherals" evalPriority="4" displayPriority="5" description="Peripheral Hardware Block configuration" resources="debug600(\[\d+\])?" />
    <Profile displayName="DMA" fileName="dmas" evalPriority="3" displayPriority="9" description="DMA configuration" resources="(m33syscpuss|m55appcpuss)(\[\d+\])?\.(dw\d|dmac\d|axidmac\d).*" />
    <Profile displayName="Peripheral-Clocks" fileName="clocks" evalPriority="2" displayPriority="8" description="Clock configuration" resources="peri(\[\d+\]).*" />
    <Profile displayName="Pins" diagramType="PACKAGE" fileName="pins" evalPriority="6" displayPriority="3" description="Pin configuration" resources="(ioss|iocl)(\[\d+\]).*" />
    <Profile2 purpose="ANALOG" displayName="Analog" diagramType="ANALOG" fileName="peripherals" evalPriority="4" displayPriority="4" description="Analog configuration" resources="(pass|lppass|msc|msclp|csd|lpcomp|pmu|vadc|dac)([\d+])?.*">
      <Diagrams>
        <Diagram type="Component-CTB-0" resources="pass\[\d+\]\.ctb\[0\]"/>
        <Diagram type="Component-CTB-1" resources="pass\[\d+\]\.ctb\[1\]"/>
        <Diagram type="Component-OA-0-0" resources="pass\[\d+\]\.ctb\[0]\.oa\[0]"/>
        <Diagram type="Component-OA-0-0-DynamicConfig" resources="pass\[\d+\]\.ctb\[0]\.oa\[0\]\.ctb_dynamic\[\d+\]"/>
        <Diagram type="Component-OA-0-1" resources="pass\[\d+\]\.ctb\[0\]\.oa\[1\]"/>
        <Diagram type="Component-OA-0-1-DynamicConfig" resources="pass\[\d+\]\.ctb\[0]\.oa\[1\]\.ctb_dynamic\[\d+\]"/>
        <Diagram type="Component-OA-1-0" resources="pass\[\d+\]\.ctb\[1\]\.oa\[0\]"/>
        <Diagram type="Component-OA-1-0-DynamicConfig" resources="pass\[\d+\]\.ctb\[1]\.oa\[0\]\.ctb_dynamic\[\d+\]"/>
        <Diagram type="Component-OA-1-1" resources="pass\[\d+\]\.ctb\[1\]\.oa\[1\]"/>
        <Diagram type="Component-OA-1-1-DynamicConfig" resources="pass\[\d+\]\.ctb\[1]\.oa\[1\]\.ctb_dynamic\[\d+\]"/>
        <Diagram type="Component-DAC-0" resources="pass\[\d+\]\.dac\[0\].*"/>
        <Diagram type="Component-DAC-1" resources="pass\[\d+\]\.dac\[1\].*"/>
        <Diagram type="Component-PTCOMP" resources="pass\[\d+\]\.ptc\[\d+\].*"/>
        <Diagram type="Component-PTCOMP-DynamicConfig" resources="pass\[\d+\]\.ptc\[\d+\]\.ptc_dynamic\[\d+\]"/>
        <Diagram type="Component-SARADC" resources="pass\[\d+\]\.sar\[\d+\].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-0" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[0].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-1" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[1].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-2" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[2].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-3" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[3].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-4" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[4].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-5" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[5].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-6" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[6].*"/>
        <Diagram type="Component-SARADC-GPIO-Channel-7" resources="pass\[\d+\]\.sar\[\d+\]\.gpiochan\[7].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-0" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[0].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-1" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[1].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-2" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[2].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-3" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[3].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-4" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[4].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-5" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[5].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-6" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[6].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-7" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[7].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-8" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[8].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-9" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[9].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-10" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[10].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-11" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[11].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-12" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[12].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-13" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[13].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-14" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[14].*"/>
        <Diagram type="Component-SARADC-MUX-Channel-15" resources="pass\[\d+\]\.sar\[\d+\]\.muxchan\[15].*"/>
        <Diagram type="Component-STT" resources="pass\[\d+\]\.ac\[\d+\]\.state\[\d+\].*"/>
        <Diagram type="Component-PRB" resources="pass\[\d+\]\.prb\[\d+\].*"/>
      </Diagrams>
    </Profile2>
    <Profile displayName="Peripherals" fileName="peripherals" evalPriority="5" displayPriority="2" description="Peripheral Hardware Block configuration" resources=".*" />
    <!--This won't match any HW locations because it is after the catchall (.*). This is on purpose and needed to specify display order/code gen order for Analog/routing.-->
    <Profile purpose="ROUTING" displayName="Analog-Routing" diagramType="ANALOG" fileName="routing" evalPriority="4" displayPriority="4" description="Establishes all necessary connections between hardware elements." resources="NONE" >
      <Includes>
        <Include value="cy_trigmux.h" public="false" />
        <Include value="stdbool.h" public="false" />
        <Include value="cy_device_headers.h" public="false" />
      </Includes>
    </Profile>
  </Profiles>
</View>
