// Seed: 4093232805
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  type_5(
      id_0, 1'b0, id_0
  );
  assign id_1 = id_0;
  logic id_3;
endmodule
