SUBDESIGN RegLoad(
	Reloj, Reset, Dato[7..0], Load, Enable : INPUT;
	Salida[7..0] : OUTPUT;
)

VARIABLE
R[7..0] : DFF;

BEGIN
	
	R[].(clk,clrn) = (Reloj,!Reset);
	
	IF (Enable == VCC) THEN
		IF (Load == VCC) THEN
			R[] = Dato[];
		ELSE
			R[] = R[];
		END IF;
	ELSE 
		R[].D = R[].Q;
		
	END IF;
	
	Salida[] = R[];
END;