Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 30 00:31:24 2021
| Host         : DESKTOP-VV18PMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file graphic_card_timing_summary_routed.rpt -pb graphic_card_timing_summary_routed.pb -rpx graphic_card_timing_summary_routed.rpx -warn_on_violation
| Design       : graphic_card
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FR_D1/tmp_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: FR_D2/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.689        0.000                      0                   69        0.189        0.000                      0                   69        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.689        0.000                      0                   69        0.189        0.000                      0                   69        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.369ns (31.708%)  route 2.949ns (68.292%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.764     9.119    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.124     9.243 r  IMG_S/C_Y/count.temp[9]_i_5__0/O
                         net (fo=1, routed)           0.000     9.243    IMG_S/C_Y/count.temp[9]_i_5__0_n_0
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I1_O)      0.217     9.460 r  IMG_S/C_Y/count.temp_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.000     9.460    IMG_S/C_Y/count.temp_reg[9]_i_2__0_n_0
    SLICE_X5Y29          FDCE                                         r  IMG_S/C_Y/count.temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.847    IMG_S/C_Y/CLK
    SLICE_X5Y29          FDCE                                         r  IMG_S/C_Y/count.temp_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.064    15.149    IMG_S/C_Y/count.temp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 IMG_S/C_X/count.temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_X/count.temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.169ns (27.756%)  route 3.043ns (72.244%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.626     5.147    IMG_S/C_X/CLK
    SLICE_X0Y30          FDCE                                         r  IMG_S/C_X/count.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  IMG_S/C_X/count.temp_reg[1]/Q
                         net (fo=17, routed)          1.043     6.646    IMG_S/C_X/Q[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  IMG_S/C_X/count.temp[7]_i_2__0/O
                         net (fo=4, routed)           0.485     7.255    IMG_S/C_X/count.temp[7]_i_2__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.379 f  IMG_S/C_X/count.temp[8]_i_7__0/O
                         net (fo=1, routed)           0.637     8.016    IMG_S/C_X/count.temp[8]_i_7__0_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  IMG_S/C_X/count.temp[8]_i_3/O
                         net (fo=10, routed)          0.878     9.018    IMG_S/C_X/eqOp1_in
    SLICE_X0Y28          LUT5 (Prop_lut5_I4_O)        0.124     9.142 r  IMG_S/C_X/count.temp[9]_i_5/O
                         net (fo=1, routed)           0.000     9.142    IMG_S/C_X/count.temp[9]_i_5_n_0
    SLICE_X0Y28          MUXF7 (Prop_muxf7_I1_O)      0.217     9.359 r  IMG_S/C_X/count.temp_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     9.359    IMG_S/C_X/p_3_in[9]
    SLICE_X0Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.848    IMG_S/C_X/CLK
    SLICE_X0Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.064    15.151    IMG_S/C_X/count.temp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.152ns (27.497%)  route 3.038ns (72.503%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.853     9.208    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  IMG_S/C_Y/count.temp[8]_i_1__2/O
                         net (fo=1, routed)           0.000     9.332    IMG_S/C_Y/count.temp[8]_i_1__2_n_0
    SLICE_X6Y29          FDCE                                         r  IMG_S/C_Y/count.temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.847    IMG_S/C_Y/CLK
    SLICE_X6Y29          FDCE                                         r  IMG_S/C_Y/count.temp_reg[8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.081    15.166    IMG_S/C_Y/count.temp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.152ns (28.964%)  route 2.825ns (71.036%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.641     8.996    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     9.120 r  IMG_S/C_Y/count.temp[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.120    IMG_S/C_Y/count.temp[0]_i_1__2_n_0
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    IMG_S/C_Y/CLK
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.031    15.116    IMG_S/C_Y/count.temp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.152ns (30.038%)  route 2.683ns (69.962%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.499     8.853    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.977 r  IMG_S/C_Y/count.temp[7]_i_1__2/O
                         net (fo=1, routed)           0.000     8.977    IMG_S/C_Y/count.temp[7]_i_1__2_n_0
    SLICE_X6Y29          FDPE                                         r  IMG_S/C_Y/count.temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.506    14.847    IMG_S/C_Y/CLK
    SLICE_X6Y29          FDPE                                         r  IMG_S/C_Y/count.temp_reg[7]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y29          FDPE (Setup_fdpe_C_D)        0.077    15.162    IMG_S/C_Y/count.temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.152ns (31.124%)  route 2.549ns (68.876%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.365     8.720    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124     8.844 r  IMG_S/C_Y/count.temp[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.844    IMG_S/C_Y/count.temp[1]_i_1__2_n_0
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    IMG_S/C_Y/CLK
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.029    15.114    IMG_S/C_Y/count.temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 IMG_S/C_X/count.temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_X/count.temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.952ns (25.902%)  route 2.723ns (74.098%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.626     5.147    IMG_S/C_X/CLK
    SLICE_X0Y30          FDCE                                         r  IMG_S/C_X/count.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  IMG_S/C_X/count.temp_reg[1]/Q
                         net (fo=17, routed)          1.043     6.646    IMG_S/C_X/Q[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  IMG_S/C_X/count.temp[7]_i_2__0/O
                         net (fo=4, routed)           0.485     7.255    IMG_S/C_X/count.temp[7]_i_2__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.379 f  IMG_S/C_X/count.temp[8]_i_7__0/O
                         net (fo=1, routed)           0.637     8.016    IMG_S/C_X/count.temp[8]_i_7__0_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  IMG_S/C_X/count.temp[8]_i_3/O
                         net (fo=10, routed)          0.559     8.699    IMG_S/C_X/eqOp1_in
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.823 r  IMG_S/C_X/count.temp[7]_i_1__1/O
                         net (fo=1, routed)           0.000     8.823    IMG_S/C_X/p_3_in[7]
    SLICE_X1Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.848    IMG_S/C_X/CLK
    SLICE_X1Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.029    15.116    IMG_S/C_X/count.temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 IMG_S/C_X/count.temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_X/count.temp_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.952ns (25.923%)  route 2.720ns (74.077%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.626     5.147    IMG_S/C_X/CLK
    SLICE_X0Y30          FDCE                                         r  IMG_S/C_X/count.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  IMG_S/C_X/count.temp_reg[1]/Q
                         net (fo=17, routed)          1.043     6.646    IMG_S/C_X/Q[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     6.770 r  IMG_S/C_X/count.temp[7]_i_2__0/O
                         net (fo=4, routed)           0.485     7.255    IMG_S/C_X/count.temp[7]_i_2__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.379 f  IMG_S/C_X/count.temp[8]_i_7__0/O
                         net (fo=1, routed)           0.637     8.016    IMG_S/C_X/count.temp[8]_i_7__0_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  IMG_S/C_X/count.temp[8]_i_3/O
                         net (fo=10, routed)          0.556     8.696    IMG_S/C_X/eqOp1_in
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.820 r  IMG_S/C_X/count.temp[8]_i_1__1/O
                         net (fo=1, routed)           0.000     8.820    IMG_S/C_X/p_3_in[8]
    SLICE_X1Y28          FDPE                                         r  IMG_S/C_X/count.temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.507    14.848    IMG_S/C_X/CLK
    SLICE_X1Y28          FDPE                                         r  IMG_S/C_X/count.temp_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDPE (Setup_fdpe_C_D)        0.031    15.118    IMG_S/C_X/count.temp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.152ns (31.186%)  route 2.542ns (68.814%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.358     8.712    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  IMG_S/C_Y/count.temp[3]_i_1__2/O
                         net (fo=1, routed)           0.000     8.836    IMG_S/C_Y/count.temp[3]_i_1__2_n_0
    SLICE_X5Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029    15.136    IMG_S/C_Y/count.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 IMG_S/C_Y/count.temp_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.152ns (31.211%)  route 2.539ns (68.789%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.621     5.142    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  IMG_S/C_Y/count.temp_reg[5]/Q
                         net (fo=11, routed)          1.123     6.721    IMG_S/C_Y/count.temp_reg[9]_0[5]
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     6.845 r  IMG_S/C_Y/count.temp[7]_i_2/O
                         net (fo=4, routed)           0.631     7.476    IMG_S/C_Y/count.temp[7]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.117     7.593 r  IMG_S/C_Y/count.temp[8]_i_6/O
                         net (fo=1, routed)           0.430     8.024    IMG_S/C_Y/count.temp[8]_i_6_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.331     8.355 f  IMG_S/C_Y/count.temp[8]_i_3__0/O
                         net (fo=10, routed)          0.355     8.709    IMG_S/C_Y/count.temp[8]_i_3__0_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  IMG_S/C_Y/count.temp[5]_i_1__2/O
                         net (fo=1, routed)           0.000     8.833    IMG_S/C_Y/count.temp[5]_i_1__2_n_0
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.505    14.846    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDPE                                         r  IMG_S/C_Y/count.temp_reg[5]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDPE (Setup_fdpe_C_D)        0.031    15.138    IMG_S/C_Y/count.temp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.471    IMG_S/DEB/CLK
    SLICE_X2Y31          FDRE                                         r  IMG_S/DEB/q1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  IMG_S/DEB/q1_reg[1]/Q
                         net (fo=2, routed)           0.109     1.744    IMG_S/DEB/q1[1]
    SLICE_X1Y31          FDRE                                         r  IMG_S/DEB/q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     1.984    IMG_S/DEB/CLK
    SLICE_X1Y31          FDRE                                         r  IMG_S/DEB/q2_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    IMG_S/DEB/q2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.469    IMG_S/DEB/CLK
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IMG_S/DEB/q1_reg[3]/Q
                         net (fo=2, routed)           0.121     1.731    IMG_S/DEB/q1[3]
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    IMG_S/DEB/CLK
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q2_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.072     1.541    IMG_S/DEB/q2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.158%)  route 0.128ns (43.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.471    IMG_S/DEB/CLK
    SLICE_X2Y31          FDRE                                         r  IMG_S/DEB/q1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  IMG_S/DEB/q1_reg[0]/Q
                         net (fo=6, routed)           0.128     1.763    IMG_S/DEB/q1_reg[2]_0[0]
    SLICE_X0Y31          FDRE                                         r  IMG_S/DEB/q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     1.984    IMG_S/DEB/CLK
    SLICE_X0Y31          FDRE                                         r  IMG_S/DEB/q2_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    IMG_S/DEB/q2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.470    IMG_S/DEB/CLK
    SLICE_X2Y30          FDRE                                         r  IMG_S/DEB/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  IMG_S/DEB/q0_reg[1]/Q
                         net (fo=1, routed)           0.145     1.779    IMG_S/DEB/q0[1]
    SLICE_X2Y31          FDRE                                         r  IMG_S/DEB/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     1.984    IMG_S/DEB/CLK
    SLICE_X2Y31          FDRE                                         r  IMG_S/DEB/q1_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.085     1.570    IMG_S/DEB/q1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.469    IMG_S/DEB/CLK
    SLICE_X1Y29          FDRE                                         r  IMG_S/DEB/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IMG_S/DEB/q0_reg[2]/Q
                         net (fo=1, routed)           0.155     1.765    IMG_S/DEB/q0[2]
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    IMG_S/DEB/CLK
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q1_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.070     1.553    IMG_S/DEB/q1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 IMG_S/C_Y/count.temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.583     1.466    IMG_S/C_Y/CLK
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  IMG_S/C_Y/count.temp_reg[1]/Q
                         net (fo=17, routed)          0.142     1.749    IMG_S/C_Y/count.temp_reg[9]_0[1]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  IMG_S/C_Y/count.temp[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    IMG_S/C_Y/count.temp[3]_i_1__2_n_0
    SLICE_X5Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.852     1.979    IMG_S/C_Y/CLK
    SLICE_X5Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.091     1.570    IMG_S/C_Y/count.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/DEB/q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.469    IMG_S/DEB/CLK
    SLICE_X1Y29          FDRE                                         r  IMG_S/DEB/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IMG_S/DEB/q0_reg[3]/Q
                         net (fo=1, routed)           0.177     1.787    IMG_S/DEB/q0[3]
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    IMG_S/DEB/CLK
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q1_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066     1.549    IMG_S/DEB/q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_Y/count.temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.346%)  route 0.199ns (51.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.469    IMG_S/DEB/CLK
    SLICE_X3Y29          FDRE                                         r  IMG_S/DEB/q2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IMG_S/DEB/q2_reg[2]/Q
                         net (fo=5, routed)           0.199     1.809    IMG_S/C_Y/count.temp_reg[2]_0[0]
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  IMG_S/C_Y/count.temp[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.854    IMG_S/C_Y/count.temp[0]_i_1__2_n_0
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.852     1.979    IMG_S/C_Y/CLK
    SLICE_X4Y28          FDCE                                         r  IMG_S/C_Y/count.temp_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092     1.593    IMG_S/C_Y/count.temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IMG_S/C_X/count.temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_X/count.temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.248ns (65.227%)  route 0.132ns (34.773%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.585     1.468    IMG_S/C_X/CLK
    SLICE_X1Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  IMG_S/C_X/count.temp_reg[7]/Q
                         net (fo=10, routed)          0.132     1.741    IMG_S/C_X/Q[7]
    SLICE_X0Y28          LUT5 (Prop_lut5_I2_O)        0.045     1.786 r  IMG_S/C_X/count.temp[9]_i_4__2/O
                         net (fo=1, routed)           0.000     1.786    IMG_S/C_X/count.temp[9]_i_4__2_n_0
    SLICE_X0Y28          MUXF7 (Prop_muxf7_I0_O)      0.062     1.848 r  IMG_S/C_X/count.temp_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.848    IMG_S/C_X/p_3_in[9]
    SLICE_X0Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     1.981    IMG_S/C_X/CLK
    SLICE_X0Y28          FDCE                                         r  IMG_S/C_X/count.temp_reg[9]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.105     1.586    IMG_S/C_X/count.temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 IMG_S/DEB/q2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMG_S/C_X/count.temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.471    IMG_S/DEB/CLK
    SLICE_X0Y31          FDRE                                         r  IMG_S/DEB/q2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  IMG_S/DEB/q2_reg[0]/Q
                         net (fo=5, routed)           0.184     1.796    IMG_S/C_X/count.temp_reg[2]_1[0]
    SLICE_X0Y30          LUT5 (Prop_lut5_I2_O)        0.045     1.841 r  IMG_S/C_X/count.temp[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    IMG_S/C_X/p_3_in[1]
    SLICE_X0Y30          FDCE                                         r  IMG_S/C_X/count.temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  MASTER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MASTER_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    MASTER_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MASTER_CLOCK_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     1.983    IMG_S/C_X/CLK
    SLICE_X0Y30          FDCE                                         r  IMG_S/C_X/count.temp_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.091     1.575    IMG_S/C_X/count.temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MASTER_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  MASTER_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    FR_D1/tmp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    IMG_S/C_X/count.temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    IMG_S/C_X/count.temp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    IMG_S/C_X/count.temp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    IMG_S/C_X/count.temp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    IMG_S/C_X/count.temp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    IMG_S/C_X/count.temp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    IMG_S/DEB/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    IMG_S/DEB/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    FR_D1/tmp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    FR_D1/tmp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    IMG_S/C_X/count.temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    IMG_S/C_X/count.temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    IMG_S/C_X/count.temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    IMG_S/C_X/count.temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    IMG_S/C_X/count.temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    IMG_S/C_X/count.temp_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    IMG_S/C_X/count.temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    IMG_S/DEB/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    IMG_S/DEB/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    IMG_S/DEB/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    IMG_S/DEB/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    IMG_S/DEB/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    IMG_S/DEB/cnt_reg[7]/C



