//
// File created by:  irun
// Do not modify this file
//
-INCDIR
/home/YuChengWang/Verilog_pratice/HW8/./src
-INCDIR
/home/YuChengWang/Verilog_pratice/HW8/./src/AXI
-INCDIR
/home/YuChengWang/Verilog_pratice/HW8/./include
-INCDIR
/home/YuChengWang/Verilog_pratice/HW8/./sim
-DEFINE
prog3
-DEFINE
FSDB_ALL
-DEFINE
CYCLE=15.0
-DEFINE
MAX=1000000
