#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Mon Mar 07 00:35:57 2016
# Process ID: 3000
# Current directory: E:/Zynq/ANN_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1336 E:\Zynq\ANN_project\ANN_project.xpr
# Log file: E:/Zynq/ANN_project/vivado.log
# Journal file: E:/Zynq/ANN_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Zynq/ANN_project/ANN_project.xpr
create_bd_design "SW_design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
add_files -norecurse E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
remove_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
file delete -force E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd}
remove_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd
file delete -force E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design
create_bd_design "SW_design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits ( leds_4bits ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/SW_design.bd] -top
add_files -norecurse E:/Zynq/ANN_project/ANN_project.srcs/sources_1/bd/SW_design/hdl/SW_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir E:/Zynq/ANN_project/ANN_project.sdk
file copy -force E:/Zynq/ANN_project/ANN_project.runs/impl_1/SW_design_wrapper.sysdef E:/Zynq/ANN_project/ANN_project.sdk/SW_design_wrapper.hdf

launch_sdk -workspace E:/Zynq/ANN_project/ANN_project.sdk -hwspec E:/Zynq/ANN_project/ANN_project.sdk/SW_design_wrapper.hdf
