// Seed: 1292015897
module module_0;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output tri0 id_2;
  output wire id_1;
  logic id_10;
  ;
  assign id_2 = -1;
  assign id_4 = 1'd0;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    output wire id_6
    , id_22,
    input supply0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri0 id_11,
    input wire id_12,
    input tri1 id_13
    , id_23,
    input uwire id_14,
    input supply0 id_15,
    output uwire id_16,
    input wand id_17,
    input uwire id_18,
    input uwire id_19,
    input tri0 id_20
);
  wire id_24 = ~1'h0;
  wire id_25 = id_18;
  module_0 modCall_1 ();
endmodule
