

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 13:57:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 17 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 19 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_58 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i4 %empty_58 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i8 %zext_ln4, %zext_ln4_2" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln4, i3 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i11 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 29 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln24_9, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln32_14, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 33 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 34 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 36 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.78ns)   --->   "%mul_ln40 = mul i7 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 39 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln23 = icmp eq i11 %indvar_flatten48, %tmp_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 45 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 46 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %out_d to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i4 %out_d to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27_2, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln27_5 = add i6 %zext_ln27_4, %shl_ln27_mid1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'add' 'add_ln27_5' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.18ns)   --->   "%select_ln24_8 = select i1 %icmp_ln32, i6 %add_ln27_5, i6 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'select' 'select_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %select_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln40_18 = mul i7 %zext_ln48_4, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 55 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_10 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'select' 'select_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_12 = select i1 %icmp_ln32, i7 %mul_ln40_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'select' 'select_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln33_2 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln24_14 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 59 'select' 'select_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 60 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_60 = or i1 %select_ln24_14, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'or' 'empty_60' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_60, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 63 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_14, i7 %tmp_0_0_mid1, i7 %select_ln24_12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 66 'add' 'add_ln32_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i6 %select_ln24_8 to i7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln24 = add i7 1, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i7 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'zext' 'zext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'kernel_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln24_10 = add i7 2, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'add' 'add_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i7 %add_ln24_10 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'getelementptr' 'kernel_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i7 %tmp10_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.74ns)   --->   "%tmp10_0_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 78 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.87ns)   --->   "%tmp10_1_0_mid2_v_v = add i7 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i7 %tmp10_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.74ns)   --->   "%tmp10_1_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 82 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %zext_ln40_13, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 83 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 84 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 85 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 86 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 87 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln40_15 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 88 'zext' 'zext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln40_12 = add i11 %tmp10_0_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 89 'add' 'add_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln40_16 = zext i11 %add_ln40_12 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 90 'zext' 'zext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 91 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 92 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 6.62>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.49ns)   --->   "%mul_ln48 = mul i7 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 94 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.87ns)   --->   "%tmp11 = add i7 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 95 'add' 'tmp11' <Predicate = (!icmp_ln32 & !select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 98 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 99 [1/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 99 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln24_11 = add i7 3, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 100 'add' 'add_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i7 %add_ln24_11 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 101 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 102 'getelementptr' 'kernel_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 103 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln24_12 = add i7 4, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'add' 'add_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i7 %add_ln24_12 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 106 'getelementptr' 'kernel_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 108 [1/1] (1.87ns)   --->   "%tmp10_2_0_mid2_v_v = add i7 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 108 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i7 %tmp10_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.74ns)   --->   "%tmp10_2_0_mid2 = mul i11 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 110 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 111 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 112 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln40_13 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 113 'add' 'add_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln40_17 = zext i4 %add_ln40_13 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 114 'zext' 'zext_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.63ns)   --->   "%add_ln40_14 = add i11 %tmp10_0_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 115 'add' 'add_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln40_18 = zext i11 %add_ln40_14 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 116 'zext' 'zext_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 117 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 118 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln40_15 = add i11 %zext_ln40_13, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 119 'add' 'add_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln40_19 = zext i11 %add_ln40_15 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 120 'zext' 'zext_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 121 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 122 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 123 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i16 %kernel_load_9 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 124 'sext' 'sext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 125 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 126 [1/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 126 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln24_13 = add i7 5, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 127 'add' 'add_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i7 %add_ln24_13 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 128 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 129 'getelementptr' 'kernel_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 130 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln24_14 = add i7 6, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 131 'add' 'add_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i7 %add_ln24_14 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 132 'zext' 'zext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 133 'getelementptr' 'kernel_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 135 [1/1] (3.49ns)   --->   "%mul_ln48_2 = mul i7 %zext_ln48_4, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 135 'mul' 'mul_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_11 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'select' 'select_ln24_11' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_13 = select i1 %icmp_ln32, i7 %mul_ln48_2, i7 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'select' 'select_ln24_13' <Predicate = (!icmp_ln23 & !select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i7 %zext_ln40_2_cast_mid, %select_ln24_11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 138 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_14, i7 %tmp11_mid1, i7 %select_ln24_13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 139 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i29 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_9, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i16 %input_load_15 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i29 %sext_ln40_9, %sext_ln24_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_10, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 145 'partselect' 'trunc_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'load' 'input_load_17' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln40_16 = add i11 %tmp10_1_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'add' 'add_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln40_20 = zext i11 %add_ln40_16 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'zext' 'zext_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_20" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 151 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 152 [1/1] (1.63ns)   --->   "%add_ln40_17 = add i11 %tmp10_1_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 152 'add' 'add_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_21 = zext i11 %add_ln40_17 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'zext' 'zext_ln40_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 154 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln24_10 = sext i16 %kernel_load_10 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'sext' 'sext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln24_11 = sext i16 %kernel_load_11 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 157 'sext' 'sext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 158 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 160 [1/1] (1.82ns)   --->   "%add_ln24_15 = add i7 7, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 160 'add' 'add_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i7 %add_ln24_15 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 161 'zext' 'zext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 162 'getelementptr' 'kernel_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 163 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln24_16 = add i7 8, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'add' 'add_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i7 %add_ln24_16 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 166 'getelementptr' 'kernel_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 168 [1/1] (1.02ns)   --->   "%select_ln24_9 = select i1 %icmp_ln32, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'select' 'select_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %select_ln24_14, i4 %out_h, i4 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 169 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_16 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_11 = mul i29 %sext_ln40_10, %sext_ln24_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_11, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 172 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i16 %input_load_17 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_12 = mul i29 %sext_ln40_11, %sext_ln24_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_12, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 175 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'load' 'input_load_18' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_19' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 178 [1/1] (1.63ns)   --->   "%add_ln40_18 = add i11 %zext_ln40_13, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'add' 'add_ln40_18' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln40_22 = zext i11 %add_ln40_18 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'zext' 'zext_ln40_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln40_19 = add i11 %tmp10_2_0_mid2, %zext_ln40_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'add' 'add_ln40_19' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln40_23 = zext i11 %add_ln40_19 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'zext' 'zext_ln40_23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 186 [1/1] (1.63ns)   --->   "%add_ln40_20 = add i11 %tmp10_2_0_mid2, %zext_ln40_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'add' 'add_ln40_20' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (1.24ns)   --->   "%select_ln32_14 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 187 'select' 'select_ln32_14' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln24_12 = sext i16 %kernel_load_12 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'sext' 'sext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_13 = sext i16 %kernel_load_13 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i4 %select_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 192 'zext' 'zext_ln24_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln24_18" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 193 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 194 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 194 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_18 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_13 = mul i29 %sext_ln40_12, %sext_ln24_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_13, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_19 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_14 = mul i29 %sext_ln40_13, %sext_ln24_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_14, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 200 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (3.25ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'load' 'input_load_20' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 202 [1/2] (3.25ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'load' 'input_load_21' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln40_24 = zext i11 %add_ln40_20 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'zext' 'zext_ln40_24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 204 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 205 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 206 [1/1] (2.07ns)   --->   "%add_ln48_10 = add i16 %trunc_ln48_8, %trunc_ln48_s" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'add' 'add_ln48_10' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln24_14 = sext i16 %kernel_load_14 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'sext' 'sext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln24_15 = sext i16 %kernel_load_15 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 208 'sext' 'sext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 209 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 209 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_20 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_15 = mul i29 %sext_ln40_14, %sext_ln24_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_15, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 212 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_21 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_16 = mul i29 %sext_ln40_15, %sext_ln24_15" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_16, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 215 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 216 [1/2] (3.25ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'load' 'input_load_22' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_11 = add i16 %trunc_ln48_9, %add_ln48_10" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'add' 'add_ln48_11' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_12 = add i16 %add_ln48_9, %add_ln48_11" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 219 'add' 'add_ln48_12' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/1] (2.07ns)   --->   "%add_ln48_13 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 220 'add' 'add_ln48_13' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln24_16 = sext i16 %kernel_load_16 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'sext' 'sext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i7 %tmp12_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 222 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i11 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 223 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i16 %input_load_22 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 224 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_17 = mul i29 %sext_ln40_16, %sext_ln24_16" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_17, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 226 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i11 %zext_ln40_13, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 227 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_14 = add i16 %trunc_ln48_5, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 228 'add' 'add_ln48_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_15 = add i16 %trunc_ln48_3, %add_ln48_14" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 229 'add' 'add_ln48_15' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_16 = add i16 %add_ln48_13, %add_ln48_15" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 230 'add' 'add_ln48_16' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_17 = add i16 %add_ln48_12, %add_ln48_16" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 231 'add' 'add_ln48_17' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 232 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 233 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 234 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 235 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i11 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 237 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 238 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (3.25ns)   --->   "store i16 %add_ln48_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 239 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 240 'specregionend' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 241 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0000000000000]
output_height_read   (read             ) [ 0000000000000]
input_width_read     (read             ) [ 0000000000000]
input_height_read    (read             ) [ 0000000000000]
zext_ln40            (zext             ) [ 0011111111110]
zext_ln40_1_cast14   (zext             ) [ 0011111111110]
zext_ln48            (zext             ) [ 0011111111110]
zext_ln48_1_cast     (zext             ) [ 0011111111110]
empty                (trunc            ) [ 0011111111110]
empty_58             (trunc            ) [ 0000000000000]
zext_ln4             (zext             ) [ 0000000000000]
zext_ln4_2           (zext             ) [ 0000000000000]
mul_ln4              (mul              ) [ 0011111111110]
tmp_2                (bitconcatenate   ) [ 0011111111110]
icmp_ln33            (icmp             ) [ 0011111111110]
br_ln23              (br               ) [ 0111111111110]
indvar_flatten48     (phi              ) [ 0011100000000]
out_d_0              (phi              ) [ 0011111000000]
indvar_flatten       (phi              ) [ 0010000000000]
out_h_0              (phi              ) [ 0010000000000]
out_w_0              (phi              ) [ 0010000000000]
zext_ln48_2          (zext             ) [ 0001100000000]
zext_ln27            (zext             ) [ 0000000000000]
trunc_ln27           (trunc            ) [ 0000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000]
add_ln27             (add              ) [ 0000000000000]
mul_ln40             (mul              ) [ 0000000000000]
zext_ln40_2_cast     (zext             ) [ 0001100000000]
tmp_0_0              (add              ) [ 0000000000000]
icmp_ln23            (icmp             ) [ 0011111111110]
out_d                (add              ) [ 0001111000000]
icmp_ln32            (icmp             ) [ 0001111000000]
select_ln24          (select           ) [ 0001111000000]
zext_ln48_4          (zext             ) [ 0001110000000]
zext_ln27_4          (zext             ) [ 0000000000000]
trunc_ln27_2         (trunc            ) [ 0000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 0000000000000]
add_ln27_5           (add              ) [ 0000000000000]
select_ln24_8        (select           ) [ 0001000000000]
zext_ln24            (zext             ) [ 0000000000000]
kernel_addr          (getelementptr    ) [ 0001000000000]
mul_ln40_18          (mul              ) [ 0000000000000]
select_ln24_10       (select           ) [ 0000000000000]
select_ln24_12       (select           ) [ 0000000000000]
icmp_ln33_2          (icmp             ) [ 0000000000000]
select_ln24_14       (select           ) [ 0001111000000]
out_h                (add              ) [ 0001111000000]
empty_60             (or               ) [ 0000000000000]
out_w_0_mid2         (select           ) [ 0001100000000]
zext_ln40_2_cast_mid (zext             ) [ 0001110000000]
tmp_0_0_mid1         (add              ) [ 0000000000000]
tmp10_0_0_mid2_v_v   (select           ) [ 0001100000000]
add_ln32_2           (add              ) [ 0001111000000]
kernel_load          (load             ) [ 0000110000000]
zext_ln24_19         (zext             ) [ 0000111000000]
add_ln24             (add              ) [ 0000000000000]
zext_ln24_10         (zext             ) [ 0000000000000]
kernel_addr_9        (getelementptr    ) [ 0000100000000]
add_ln24_10          (add              ) [ 0000000000000]
zext_ln24_11         (zext             ) [ 0000000000000]
kernel_addr_10       (getelementptr    ) [ 0000100000000]
tmp10_0_0_mid2_v     (zext             ) [ 0000000000000]
tmp10_0_0_mid2       (mul              ) [ 0000100000000]
tmp10_1_0_mid2_v_v   (add              ) [ 0000000000000]
tmp10_1_0_mid2_v     (zext             ) [ 0000000000000]
tmp10_1_0_mid2       (mul              ) [ 0000110000000]
zext_ln40_13         (zext             ) [ 0011111111000]
add_ln40             (add              ) [ 0000000000000]
zext_ln40_14         (zext             ) [ 0000000000000]
input_addr           (getelementptr    ) [ 0000100000000]
out_w                (add              ) [ 0111111111110]
zext_ln40_15         (zext             ) [ 0000111000000]
add_ln40_12          (add              ) [ 0000000000000]
zext_ln40_16         (zext             ) [ 0000000000000]
input_addr_15        (getelementptr    ) [ 0000100000000]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
mul_ln48             (mul              ) [ 0000010000000]
tmp11                (add              ) [ 0000010000000]
add_ln23             (add              ) [ 0111111111110]
br_ln23              (br               ) [ 0000000000000]
kernel_load_9        (load             ) [ 0000010000000]
kernel_load_10       (load             ) [ 0000011000000]
add_ln24_11          (add              ) [ 0000000000000]
zext_ln24_12         (zext             ) [ 0000000000000]
kernel_addr_11       (getelementptr    ) [ 0000010000000]
add_ln24_12          (add              ) [ 0000000000000]
zext_ln24_13         (zext             ) [ 0000000000000]
kernel_addr_12       (getelementptr    ) [ 0000010000000]
tmp10_2_0_mid2_v_v   (add              ) [ 0000000000000]
tmp10_2_0_mid2_v     (zext             ) [ 0000000000000]
tmp10_2_0_mid2       (mul              ) [ 0000011000000]
input_load           (load             ) [ 0000010000000]
input_load_15        (load             ) [ 0000010000000]
add_ln40_13          (add              ) [ 0000000000000]
zext_ln40_17         (zext             ) [ 0000011000000]
add_ln40_14          (add              ) [ 0000000000000]
zext_ln40_18         (zext             ) [ 0000000000000]
input_addr_16        (getelementptr    ) [ 0000010000000]
add_ln40_15          (add              ) [ 0000000000000]
zext_ln40_19         (zext             ) [ 0000000000000]
input_addr_17        (getelementptr    ) [ 0000010000000]
sext_ln24            (sext             ) [ 0000000000000]
sext_ln24_9          (sext             ) [ 0000000000000]
kernel_load_11       (load             ) [ 0000001000000]
kernel_load_12       (load             ) [ 0010001100000]
add_ln24_13          (add              ) [ 0000000000000]
zext_ln24_14         (zext             ) [ 0000000000000]
kernel_addr_13       (getelementptr    ) [ 0000001000000]
add_ln24_14          (add              ) [ 0000000000000]
zext_ln24_15         (zext             ) [ 0000000000000]
kernel_addr_14       (getelementptr    ) [ 0000001000000]
mul_ln48_2           (mul              ) [ 0000000000000]
select_ln24_11       (select           ) [ 0000000000000]
select_ln24_13       (select           ) [ 0000000000000]
tmp11_mid1           (add              ) [ 0000000000000]
tmp12_mid2_v_v       (select           ) [ 0011101111000]
sext_ln40            (sext             ) [ 0000000000000]
mul_ln40_9           (mul              ) [ 0000000000000]
trunc_ln             (partselect       ) [ 0011001110000]
sext_ln40_9          (sext             ) [ 0000000000000]
mul_ln40_10          (mul              ) [ 0000000000000]
trunc_ln48_9         (partselect       ) [ 0011001110000]
input_load_16        (load             ) [ 0000001000000]
input_load_17        (load             ) [ 0000001000000]
add_ln40_16          (add              ) [ 0000000000000]
zext_ln40_20         (zext             ) [ 0000000000000]
input_addr_18        (getelementptr    ) [ 0000001000000]
add_ln40_17          (add              ) [ 0000000000000]
zext_ln40_21         (zext             ) [ 0000000000000]
input_addr_19        (getelementptr    ) [ 0000001000000]
sext_ln24_10         (sext             ) [ 0000000000000]
sext_ln24_11         (sext             ) [ 0000000000000]
kernel_load_13       (load             ) [ 0010000100000]
kernel_load_14       (load             ) [ 0011000110000]
add_ln24_15          (add              ) [ 0000000000000]
zext_ln24_16         (zext             ) [ 0000000000000]
kernel_addr_15       (getelementptr    ) [ 0010000100000]
add_ln24_16          (add              ) [ 0000000000000]
zext_ln24_17         (zext             ) [ 0000000000000]
kernel_addr_16       (getelementptr    ) [ 0010000100000]
select_ln24_9        (select           ) [ 0111111111110]
select_ln32          (select           ) [ 0111111111110]
sext_ln40_10         (sext             ) [ 0000000000000]
mul_ln40_11          (mul              ) [ 0000000000000]
trunc_ln48_s         (partselect       ) [ 0010000100000]
sext_ln40_11         (sext             ) [ 0000000000000]
mul_ln40_12          (mul              ) [ 0000000000000]
trunc_ln48_8         (partselect       ) [ 0010000100000]
input_load_18        (load             ) [ 0010000100000]
input_load_19        (load             ) [ 0010000100000]
add_ln40_18          (add              ) [ 0000000000000]
zext_ln40_22         (zext             ) [ 0000000000000]
input_addr_20        (getelementptr    ) [ 0010000100000]
add_ln40_19          (add              ) [ 0000000000000]
zext_ln40_23         (zext             ) [ 0000000000000]
input_addr_21        (getelementptr    ) [ 0010000100000]
add_ln40_20          (add              ) [ 0010000100000]
select_ln32_14       (select           ) [ 0111111111110]
sext_ln24_12         (sext             ) [ 0000000000000]
sext_ln24_13         (sext             ) [ 0000000000000]
kernel_load_15       (load             ) [ 0001000010000]
kernel_load_16       (load             ) [ 0001100011000]
zext_ln24_18         (zext             ) [ 0000000000000]
bias_addr            (getelementptr    ) [ 0001000010000]
sext_ln40_12         (sext             ) [ 0000000000000]
mul_ln40_13          (mul              ) [ 0000000000000]
trunc_ln48_1         (partselect       ) [ 0001000010000]
sext_ln40_13         (sext             ) [ 0000000000000]
mul_ln40_14          (mul              ) [ 0000000000000]
trunc_ln48_2         (partselect       ) [ 0001000010000]
input_load_20        (load             ) [ 0001000010000]
input_load_21        (load             ) [ 0001000010000]
zext_ln40_24         (zext             ) [ 0000000000000]
input_addr_22        (getelementptr    ) [ 0001000010000]
add_ln48_10          (add              ) [ 0001000010000]
sext_ln24_14         (sext             ) [ 0000000000000]
sext_ln24_15         (sext             ) [ 0000000000000]
bias_load            (load             ) [ 0000000000000]
sext_ln40_14         (sext             ) [ 0000000000000]
mul_ln40_15          (mul              ) [ 0000000000000]
trunc_ln48_3         (partselect       ) [ 0000110001100]
sext_ln40_15         (sext             ) [ 0000000000000]
mul_ln40_16          (mul              ) [ 0000000000000]
trunc_ln48_4         (partselect       ) [ 0000110001100]
input_load_22        (load             ) [ 0000100001000]
add_ln48_9           (add              ) [ 0000000000000]
add_ln48_11          (add              ) [ 0000000000000]
add_ln48_12          (add              ) [ 0000110001100]
add_ln48_13          (add              ) [ 0000110001100]
sext_ln24_16         (sext             ) [ 0000000000000]
tmp12_mid2_v         (zext             ) [ 0000000000000]
tmp12_mid2           (mul              ) [ 0000000000000]
sext_ln40_16         (sext             ) [ 0000000000000]
mul_ln40_17          (mul              ) [ 0000000000000]
trunc_ln48_5         (partselect       ) [ 0000010000100]
add_ln48             (add              ) [ 0000011000110]
add_ln48_14          (add              ) [ 0000000000000]
add_ln48_15          (add              ) [ 0000000000000]
add_ln48_16          (add              ) [ 0000000000000]
add_ln48_17          (add              ) [ 0000001000010]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
empty_59             (speclooptripcount) [ 0000000000000]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000]
specpipeline_ln34    (specpipeline     ) [ 0000000000000]
zext_ln48_3          (zext             ) [ 0000000000000]
output_addr          (getelementptr    ) [ 0000000000000]
store_ln48           (store            ) [ 0000000000000]
empty_61             (specregionend    ) [ 0000000000000]
br_ln33              (br               ) [ 0111111111110]
ret_ln0              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str432"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="output_width_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_height_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_width_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_height_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
<pin id="141" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_9/3 kernel_load_10/3 kernel_load_11/4 kernel_load_12/4 kernel_load_13/5 kernel_load_14/5 kernel_load_15/6 kernel_load_16/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="kernel_addr_9_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_9/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="kernel_addr_10_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_10/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="16" slack="1"/>
<pin id="166" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_15/3 input_load_16/4 input_load_17/4 input_load_18/5 input_load_19/5 input_load_20/6 input_load_21/6 input_load_22/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_addr_15_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_addr_11_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_11/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_addr_12_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_12/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_addr_16_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_addr_17_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_17/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_addr_13_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_13/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_addr_14_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_14/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_addr_18_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_18/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_addr_19_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_19/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_addr_15_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_15/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_addr_16_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_16/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input_addr_20_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_20/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_addr_21_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_21/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bias_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="input_addr_22_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_22/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="output_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln48_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/11 "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvar_flatten48_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvar_flatten48_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="11" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="out_d_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="out_d_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="8" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="out_h_0_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="out_h_0_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="4" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="out_w_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="out_w_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="4" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_11 kernel_load_13 kernel_load_15 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_9 kernel_load_12 kernel_load_16 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2"/>
<pin id="366" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_10 kernel_load_14 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_16 input_load_18 input_load_20 input_load_22 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_15 input_load_17 input_load_19 input_load_21 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln40_1_cast14_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast14/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln48_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln48_1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1_cast/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_58_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_58/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln4_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_2/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln33_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln48_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln27_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln27_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln27_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul_ln40_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="1"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln40_2_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_0_0_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln23_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="out_d_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="1"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln24_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln48_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln27_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln27_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="shl_ln27_mid1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln27_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln24_8_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="6" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_8/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln24_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="mul_ln40_18_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="1"/>
<pin id="538" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_18/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln24_10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_10/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln24_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_12/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln33_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="4" slack="1"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln24_14_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="1"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_14/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="out_h_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="4" slack="0"/>
<pin id="571" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="empty_60_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_60/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="out_w_0_mid2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln40_2_cast_mid_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast_mid/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_0_0_mid1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp10_0_0_mid2_v_v_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="7" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln32_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln24_19_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="1"/>
<pin id="614" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln24_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln24_10_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_10/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln24_10_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln24_11_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_11/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp10_0_0_mid2_v_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp10_0_0_mid2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="2"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp10_1_0_mid2_v_v_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="7" slack="1"/>
<pin id="648" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp10_1_0_mid2_v_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp10_1_0_mid2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="2"/>
<pin id="656" dir="0" index="1" bw="7" slack="0"/>
<pin id="657" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln40_13_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_13/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln40_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="11" slack="0"/>
<pin id="665" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln40_14_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_14/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="out_w_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="1"/>
<pin id="676" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln40_15_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_15/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln40_12_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_12/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln40_16_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_16/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mul_ln48_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="2"/>
<pin id="695" dir="0" index="1" bw="5" slack="3"/>
<pin id="696" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp11_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="2"/>
<pin id="699" dir="0" index="1" bw="7" slack="0"/>
<pin id="700" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln23_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="11" slack="2"/>
<pin id="705" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln24_11_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="1"/>
<pin id="711" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_11/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln24_12_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_12/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln24_12_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="6" slack="1"/>
<pin id="721" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_12/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln24_13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_13/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp10_2_0_mid2_v_v_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="0" index="1" bw="7" slack="2"/>
<pin id="731" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp10_2_0_mid2_v_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="7" slack="0"/>
<pin id="735" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp10_2_0_mid2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="3"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln40_13_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="0" index="1" bw="4" slack="2"/>
<pin id="745" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_13/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln40_17_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_17/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln40_14_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="1"/>
<pin id="753" dir="0" index="1" bw="4" slack="0"/>
<pin id="754" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_14/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln40_18_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_18/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln40_15_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="0" index="1" bw="11" slack="1"/>
<pin id="764" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_15/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln40_19_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_19/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sext_ln24_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="2"/>
<pin id="772" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln24_9_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_9/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln24_13_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="0" index="1" bw="6" slack="2"/>
<pin id="781" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_13/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln24_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_14/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln24_14_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="6" slack="2"/>
<pin id="791" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_14/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln24_15_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="7" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_15/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="mul_ln48_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="3"/>
<pin id="800" dir="0" index="1" bw="5" slack="4"/>
<pin id="801" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_2/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln24_11_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="3"/>
<pin id="804" dir="0" index="1" bw="7" slack="0"/>
<pin id="805" dir="0" index="2" bw="7" slack="1"/>
<pin id="806" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_11/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln24_13_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="3"/>
<pin id="810" dir="0" index="1" bw="7" slack="0"/>
<pin id="811" dir="0" index="2" bw="7" slack="1"/>
<pin id="812" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_13/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp11_mid1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="4" slack="3"/>
<pin id="816" dir="0" index="1" bw="7" slack="0"/>
<pin id="817" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp12_mid2_v_v_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="3"/>
<pin id="821" dir="0" index="1" bw="7" slack="0"/>
<pin id="822" dir="0" index="2" bw="7" slack="0"/>
<pin id="823" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sext_ln40_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="0" index="1" bw="29" slack="0"/>
<pin id="833" dir="0" index="2" bw="5" slack="0"/>
<pin id="834" dir="0" index="3" bw="6" slack="0"/>
<pin id="835" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln40_9_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_9/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln48_9_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="29" slack="0"/>
<pin id="846" dir="0" index="2" bw="5" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_9/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln40_16_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="2"/>
<pin id="854" dir="0" index="1" bw="4" slack="2"/>
<pin id="855" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_16/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln40_20_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="11" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_20/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln40_17_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="2"/>
<pin id="863" dir="0" index="1" bw="4" slack="1"/>
<pin id="864" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_17/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln40_21_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_21/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln24_10_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="2"/>
<pin id="872" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_10/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln24_11_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_11/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln24_15_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="0"/>
<pin id="880" dir="0" index="1" bw="6" slack="3"/>
<pin id="881" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_15/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln24_16_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_16/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln24_16_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="0"/>
<pin id="890" dir="0" index="1" bw="6" slack="3"/>
<pin id="891" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_16/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln24_17_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_17/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln24_9_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="4"/>
<pin id="900" dir="0" index="1" bw="4" slack="4"/>
<pin id="901" dir="0" index="2" bw="4" slack="4"/>
<pin id="902" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_9/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="select_ln32_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="4"/>
<pin id="906" dir="0" index="1" bw="4" slack="4"/>
<pin id="907" dir="0" index="2" bw="4" slack="4"/>
<pin id="908" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln40_10_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_10/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln48_s_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="0" index="1" bw="29" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="6" slack="0"/>
<pin id="918" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_s/6 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln40_11_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_11/6 "/>
</bind>
</comp>

<comp id="926" class="1004" name="trunc_ln48_8_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="29" slack="0"/>
<pin id="929" dir="0" index="2" bw="5" slack="0"/>
<pin id="930" dir="0" index="3" bw="6" slack="0"/>
<pin id="931" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_8/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln40_18_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="4" slack="3"/>
<pin id="937" dir="0" index="1" bw="11" slack="2"/>
<pin id="938" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_18/6 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln40_22_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="11" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_22/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln40_19_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="2"/>
<pin id="946" dir="0" index="1" bw="4" slack="3"/>
<pin id="947" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_19/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln40_23_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="11" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_23/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln40_20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="11" slack="2"/>
<pin id="955" dir="0" index="1" bw="4" slack="2"/>
<pin id="956" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_20/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln32_14_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="4"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="0" index="2" bw="8" slack="4"/>
<pin id="961" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_14/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln24_12_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="2"/>
<pin id="965" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_12/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln24_13_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="1"/>
<pin id="969" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_13/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln24_18_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_18/7 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln40_12_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="1"/>
<pin id="977" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_12/7 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln48_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="0"/>
<pin id="981" dir="0" index="1" bw="29" slack="0"/>
<pin id="982" dir="0" index="2" bw="5" slack="0"/>
<pin id="983" dir="0" index="3" bw="6" slack="0"/>
<pin id="984" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sext_ln40_13_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_13/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="trunc_ln48_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="0"/>
<pin id="994" dir="0" index="1" bw="29" slack="0"/>
<pin id="995" dir="0" index="2" bw="5" slack="0"/>
<pin id="996" dir="0" index="3" bw="6" slack="0"/>
<pin id="997" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/7 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln40_24_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="1"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_24/7 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln48_10_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="1"/>
<pin id="1007" dir="0" index="1" bw="16" slack="1"/>
<pin id="1008" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_10/7 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln24_14_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="16" slack="2"/>
<pin id="1011" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_14/8 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sext_ln24_15_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="1"/>
<pin id="1015" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_15/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sext_ln40_14_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_14/8 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="trunc_ln48_3_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="0"/>
<pin id="1023" dir="0" index="1" bw="29" slack="0"/>
<pin id="1024" dir="0" index="2" bw="5" slack="0"/>
<pin id="1025" dir="0" index="3" bw="6" slack="0"/>
<pin id="1026" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln40_15_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="16" slack="1"/>
<pin id="1032" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_15/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="trunc_ln48_4_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="0" index="1" bw="29" slack="0"/>
<pin id="1037" dir="0" index="2" bw="5" slack="0"/>
<pin id="1038" dir="0" index="3" bw="6" slack="0"/>
<pin id="1039" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/8 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln48_9_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="3"/>
<pin id="1045" dir="0" index="1" bw="16" slack="0"/>
<pin id="1046" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/8 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln48_11_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="3"/>
<pin id="1050" dir="0" index="1" bw="16" slack="1"/>
<pin id="1051" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_11/8 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="add_ln48_12_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="0"/>
<pin id="1054" dir="0" index="1" bw="16" slack="0"/>
<pin id="1055" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_12/8 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln48_13_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="0" index="1" bw="16" slack="1"/>
<pin id="1061" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_13/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln24_16_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="2"/>
<pin id="1064" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_16/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp12_mid2_v_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="4"/>
<pin id="1068" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln40_16_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_16/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="trunc_ln48_5_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="0"/>
<pin id="1075" dir="0" index="1" bw="29" slack="0"/>
<pin id="1076" dir="0" index="2" bw="5" slack="0"/>
<pin id="1077" dir="0" index="3" bw="6" slack="0"/>
<pin id="1078" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/9 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add_ln48_14_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="0" index="1" bw="16" slack="2"/>
<pin id="1085" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_14/10 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln48_15_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="2"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_15/10 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln48_16_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="2"/>
<pin id="1093" dir="0" index="1" bw="16" slack="0"/>
<pin id="1094" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_16/10 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln48_17_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="2"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_17/10 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln48_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="2"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/11 "/>
</bind>
</comp>

<comp id="1105" class="1007" name="mul_ln40_9_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="0"/>
<pin id="1107" dir="0" index="1" bw="16" slack="0"/>
<pin id="1108" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_9/5 "/>
</bind>
</comp>

<comp id="1112" class="1007" name="mul_ln40_10_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="0"/>
<pin id="1115" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_10/5 "/>
</bind>
</comp>

<comp id="1119" class="1007" name="mul_ln40_11_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="0"/>
<pin id="1121" dir="0" index="1" bw="16" slack="0"/>
<pin id="1122" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_11/6 "/>
</bind>
</comp>

<comp id="1126" class="1007" name="mul_ln40_12_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="0"/>
<pin id="1128" dir="0" index="1" bw="16" slack="0"/>
<pin id="1129" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_12/6 "/>
</bind>
</comp>

<comp id="1133" class="1007" name="mul_ln40_13_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="0"/>
<pin id="1135" dir="0" index="1" bw="16" slack="0"/>
<pin id="1136" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_13/7 "/>
</bind>
</comp>

<comp id="1140" class="1007" name="mul_ln40_14_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="0"/>
<pin id="1142" dir="0" index="1" bw="16" slack="0"/>
<pin id="1143" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_14/7 "/>
</bind>
</comp>

<comp id="1147" class="1007" name="mul_ln40_15_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="0" index="1" bw="16" slack="0"/>
<pin id="1150" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_15/8 "/>
</bind>
</comp>

<comp id="1154" class="1007" name="mul_ln40_16_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="0"/>
<pin id="1156" dir="0" index="1" bw="16" slack="0"/>
<pin id="1157" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_16/8 "/>
</bind>
</comp>

<comp id="1161" class="1007" name="grp_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="5" slack="6"/>
<pin id="1163" dir="0" index="1" bw="7" slack="0"/>
<pin id="1164" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="1165" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/9 add_ln48/9 "/>
</bind>
</comp>

<comp id="1167" class="1007" name="mul_ln40_17_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="0"/>
<pin id="1169" dir="0" index="1" bw="16" slack="0"/>
<pin id="1170" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_17/9 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="zext_ln40_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="7" slack="1"/>
<pin id="1176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="zext_ln40_1_cast14_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="11" slack="2"/>
<pin id="1182" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast14 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="zext_ln48_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="7" slack="3"/>
<pin id="1189" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="zext_ln48_1_cast_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="11" slack="8"/>
<pin id="1195" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln48_1_cast "/>
</bind>
</comp>

<comp id="1198" class="1005" name="empty_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="4" slack="1"/>
<pin id="1200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1203" class="1005" name="mul_ln4_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="1"/>
<pin id="1205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="11" slack="1"/>
<pin id="1210" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="icmp_ln33_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="1"/>
<pin id="1215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="zext_ln48_2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="2"/>
<pin id="1220" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="zext_ln40_2_cast_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="7" slack="2"/>
<pin id="1225" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_2_cast "/>
</bind>
</comp>

<comp id="1228" class="1005" name="icmp_ln23_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="out_d_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="4" slack="4"/>
<pin id="1234" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1237" class="1005" name="icmp_ln32_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="2"/>
<pin id="1239" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="select_ln24_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="4"/>
<pin id="1247" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="zext_ln48_4_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="7" slack="3"/>
<pin id="1252" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln48_4 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="select_ln24_8_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="6" slack="1"/>
<pin id="1257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_8 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="kernel_addr_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="1"/>
<pin id="1262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1265" class="1005" name="select_ln24_14_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="2"/>
<pin id="1267" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24_14 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="out_h_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="4"/>
<pin id="1273" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1276" class="1005" name="out_w_0_mid2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="4" slack="1"/>
<pin id="1278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="zext_ln40_2_cast_mid_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="7" slack="3"/>
<pin id="1285" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln40_2_cast_mid "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp10_0_0_mid2_v_v_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="7" slack="1"/>
<pin id="1290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1295" class="1005" name="add_ln32_2_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="4"/>
<pin id="1297" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="zext_ln24_19_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="7" slack="1"/>
<pin id="1302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_19 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="kernel_addr_9_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="7" slack="1"/>
<pin id="1312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_9 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="kernel_addr_10_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="7" slack="1"/>
<pin id="1317" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_10 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp10_0_0_mid2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="1"/>
<pin id="1322" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp10_1_0_mid2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="11" slack="1"/>
<pin id="1327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="zext_ln40_13_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="11" slack="1"/>
<pin id="1334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_13 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="input_addr_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="14" slack="1"/>
<pin id="1341" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1344" class="1005" name="out_w_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="4" slack="1"/>
<pin id="1346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1349" class="1005" name="zext_ln40_15_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="11" slack="2"/>
<pin id="1351" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_15 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="input_addr_15_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="14" slack="1"/>
<pin id="1357" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="mul_ln48_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="7" slack="1"/>
<pin id="1362" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="tmp11_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="7" slack="1"/>
<pin id="1367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="add_ln23_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="11" slack="1"/>
<pin id="1372" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="kernel_addr_11_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="7" slack="1"/>
<pin id="1377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_11 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="kernel_addr_12_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="7" slack="1"/>
<pin id="1382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_12 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="tmp10_2_0_mid2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="11" slack="2"/>
<pin id="1387" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="zext_ln40_17_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="11" slack="1"/>
<pin id="1394" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_17 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="input_addr_16_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="14" slack="1"/>
<pin id="1400" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="input_addr_17_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="14" slack="1"/>
<pin id="1405" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_17 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="kernel_addr_13_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="7" slack="1"/>
<pin id="1410" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_13 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="kernel_addr_14_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="7" slack="1"/>
<pin id="1415" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_14 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp12_mid2_v_v_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="7" slack="4"/>
<pin id="1420" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1423" class="1005" name="trunc_ln_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="16" slack="3"/>
<pin id="1425" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1428" class="1005" name="trunc_ln48_9_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="16" slack="3"/>
<pin id="1430" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln48_9 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="input_addr_18_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="1"/>
<pin id="1435" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_18 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="input_addr_19_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="14" slack="1"/>
<pin id="1440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_19 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="kernel_addr_15_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="7" slack="1"/>
<pin id="1445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_15 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="kernel_addr_16_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="7" slack="1"/>
<pin id="1450" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_16 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="select_ln24_9_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="1"/>
<pin id="1455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_9 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="select_ln32_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="4" slack="1"/>
<pin id="1461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="trunc_ln48_s_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="16" slack="1"/>
<pin id="1466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_s "/>
</bind>
</comp>

<comp id="1469" class="1005" name="trunc_ln48_8_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="16" slack="1"/>
<pin id="1471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_8 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="input_addr_20_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="14" slack="1"/>
<pin id="1476" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_20 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="input_addr_21_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="14" slack="1"/>
<pin id="1481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_21 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="add_ln40_20_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="11" slack="1"/>
<pin id="1486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_20 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="select_ln32_14_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="8" slack="1"/>
<pin id="1491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_14 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="bias_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="3" slack="1"/>
<pin id="1496" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="trunc_ln48_1_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="1"/>
<pin id="1501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="trunc_ln48_2_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="1"/>
<pin id="1506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_2 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="input_addr_22_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="14" slack="1"/>
<pin id="1511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_22 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="add_ln48_10_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="1"/>
<pin id="1516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_10 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="trunc_ln48_3_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="16" slack="2"/>
<pin id="1521" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="trunc_ln48_4_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="2"/>
<pin id="1526" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="add_ln48_12_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="16" slack="2"/>
<pin id="1531" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_12 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="add_ln48_13_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="16" slack="2"/>
<pin id="1536" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_13 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="trunc_ln48_5_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="1"/>
<pin id="1541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="add_ln48_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="11" slack="2"/>
<pin id="1546" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="add_ln48_17_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="117" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="117" pin="7"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="117" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="117" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="117" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="150" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="150" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="150" pin="7"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="150" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="104" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="98" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="92" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="86" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="86" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="92" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="395" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="403" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="22" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="395" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="314" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="314" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="314" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="435" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="431" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="337" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="457" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="302" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="314" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="326" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="337" pin="4"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="477" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="477" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="22" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="500" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="508" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="483" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="451" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="539"><net_src comp="496" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="483" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="457" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="483" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="535" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="466" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="348" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="483" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="32" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="488" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="561" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="483" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="24" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="348" pin="4"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="568" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="540" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="561" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="548" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="36" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="326" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="619"><net_src comp="38" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="630"><net_src comp="40" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="612" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="38" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="640" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="677"><net_src comp="32" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="640" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="52" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="298" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="54" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="722"><net_src comp="56" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="732"><net_src comp="40" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="58" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="768"><net_src comp="761" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="773"><net_src comp="355" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="360" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="60" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="792"><net_src comp="62" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="798" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="802" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="825"><net_src comp="808" pin="3"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="369" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="836"><net_src comp="64" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="66" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="838"><net_src comp="68" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="842"><net_src comp="374" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="64" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="66" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="68" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="859"><net_src comp="852" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="868"><net_src comp="861" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="873"><net_src comp="364" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="355" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="70" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="892"><net_src comp="72" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="903"><net_src comp="310" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="912"><net_src comp="369" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="919"><net_src comp="64" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="66" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="921"><net_src comp="68" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="925"><net_src comp="374" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="932"><net_src comp="64" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="66" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="934"><net_src comp="68" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="942"><net_src comp="935" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="951"><net_src comp="944" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="962"><net_src comp="36" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="360" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="355" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="971" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="978"><net_src comp="369" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="985"><net_src comp="64" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="987"><net_src comp="68" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="991"><net_src comp="374" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="998"><net_src comp="64" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="66" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1000"><net_src comp="68" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1004"><net_src comp="1001" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1012"><net_src comp="364" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="355" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="369" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1027"><net_src comp="64" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="66" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1029"><net_src comp="68" pin="0"/><net_sink comp="1021" pin=3"/></net>

<net id="1033"><net_src comp="374" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="64" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="66" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1042"><net_src comp="68" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1047"><net_src comp="271" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1056"><net_src comp="1043" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1048" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1065"><net_src comp="360" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1072"><net_src comp="369" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1079"><net_src comp="64" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="66" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1081"><net_src comp="68" pin="0"/><net_sink comp="1073" pin=3"/></net>

<net id="1090"><net_src comp="1082" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="1101" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1109"><net_src comp="826" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="770" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1111"><net_src comp="1105" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="1116"><net_src comp="839" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="774" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1118"><net_src comp="1112" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="1123"><net_src comp="909" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="870" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1125"><net_src comp="1119" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="1130"><net_src comp="922" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="874" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="1137"><net_src comp="975" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="963" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1139"><net_src comp="1133" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="1144"><net_src comp="988" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="967" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="1140" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1151"><net_src comp="1017" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1009" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="1147" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1158"><net_src comp="1030" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1013" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1160"><net_src comp="1154" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1166"><net_src comp="1066" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1069" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1062" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1173"><net_src comp="1167" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1177"><net_src comp="379" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1183"><net_src comp="383" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1190"><net_src comp="387" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1196"><net_src comp="391" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1201"><net_src comp="395" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1206"><net_src comp="411" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1211"><net_src comp="417" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1216"><net_src comp="425" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1221"><net_src comp="431" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1226"><net_src comp="462" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1231"><net_src comp="472" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="477" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1240"><net_src comp="483" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1243"><net_src comp="1237" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1244"><net_src comp="1237" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1248"><net_src comp="488" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="1253"><net_src comp="496" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1258"><net_src comp="522" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1263"><net_src comp="110" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1268"><net_src comp="561" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1274"><net_src comp="568" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1279"><net_src comp="580" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1286"><net_src comp="588" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1291"><net_src comp="598" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1298"><net_src comp="606" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="1303"><net_src comp="612" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1306"><net_src comp="1300" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1307"><net_src comp="1300" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1308"><net_src comp="1300" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1309"><net_src comp="1300" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1313"><net_src comp="123" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1318"><net_src comp="131" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1323"><net_src comp="640" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1328"><net_src comp="654" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1335"><net_src comp="659" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1342"><net_src comp="143" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1347"><net_src comp="673" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1352"><net_src comp="678" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1358"><net_src comp="156" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1363"><net_src comp="693" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1368"><net_src comp="697" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="1373"><net_src comp="702" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1378"><net_src comp="168" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1383"><net_src comp="176" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1388"><net_src comp="737" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1391"><net_src comp="1385" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1395"><net_src comp="747" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1401"><net_src comp="184" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1406"><net_src comp="192" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1411"><net_src comp="200" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1416"><net_src comp="208" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1421"><net_src comp="819" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1426"><net_src comp="830" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1431"><net_src comp="843" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1436"><net_src comp="216" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1441"><net_src comp="224" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1446"><net_src comp="232" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1451"><net_src comp="240" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1456"><net_src comp="898" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1462"><net_src comp="904" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1467"><net_src comp="913" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1472"><net_src comp="926" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1477"><net_src comp="248" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1482"><net_src comp="256" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1487"><net_src comp="953" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1492"><net_src comp="957" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1497"><net_src comp="264" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1502"><net_src comp="979" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1507"><net_src comp="992" pin="4"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1512"><net_src comp="277" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1517"><net_src comp="1005" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1522"><net_src comp="1021" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1527"><net_src comp="1034" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1532"><net_src comp="1052" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1537"><net_src comp="1058" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1542"><net_src comp="1073" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1547"><net_src comp="1161" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1552"><net_src comp="1096" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="292" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {3 4 5 6 7 8 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {7 8 }
	Port: depthwise_conv2d_fix.1 : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		zext_ln4 : 1
		zext_ln4_2 : 1
		mul_ln4 : 2
		tmp_2 : 3
		icmp_ln33 : 1
	State 2
		zext_ln48_2 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		add_ln27 : 3
		mul_ln40 : 2
		zext_ln40_2_cast : 1
		tmp_0_0 : 3
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		select_ln24 : 2
		zext_ln48_4 : 2
		zext_ln27_4 : 2
		trunc_ln27_2 : 2
		shl_ln27_mid1 : 3
		add_ln27_5 : 4
		select_ln24_8 : 5
		zext_ln24 : 6
		kernel_addr : 7
		kernel_load : 8
		mul_ln40_18 : 3
		select_ln24_10 : 4
		select_ln24_12 : 4
		icmp_ln33_2 : 1
		select_ln24_14 : 2
		out_h : 3
		empty_60 : 3
		out_w_0_mid2 : 3
		zext_ln40_2_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp10_0_0_mid2_v_v : 6
		add_ln32_2 : 1
	State 3
		add_ln24 : 1
		zext_ln24_10 : 2
		kernel_addr_9 : 3
		kernel_load_9 : 4
		add_ln24_10 : 1
		zext_ln24_11 : 2
		kernel_addr_10 : 3
		kernel_load_10 : 4
		tmp10_0_0_mid2 : 1
		tmp10_1_0_mid2_v : 1
		tmp10_1_0_mid2 : 2
		add_ln40 : 2
		zext_ln40_14 : 3
		input_addr : 4
		input_load : 5
		zext_ln40_15 : 1
		add_ln40_12 : 2
		zext_ln40_16 : 3
		input_addr_15 : 4
		input_load_15 : 5
	State 4
		tmp11 : 1
		zext_ln24_12 : 1
		kernel_addr_11 : 2
		kernel_load_11 : 3
		zext_ln24_13 : 1
		kernel_addr_12 : 2
		kernel_load_12 : 3
		tmp10_2_0_mid2_v : 1
		tmp10_2_0_mid2 : 2
		zext_ln40_17 : 1
		add_ln40_14 : 2
		zext_ln40_18 : 3
		input_addr_16 : 4
		input_load_16 : 5
		zext_ln40_19 : 1
		input_addr_17 : 2
		input_load_17 : 3
	State 5
		zext_ln24_14 : 1
		kernel_addr_13 : 2
		kernel_load_13 : 3
		zext_ln24_15 : 1
		kernel_addr_14 : 2
		kernel_load_14 : 3
		select_ln24_11 : 1
		select_ln24_13 : 1
		tmp11_mid1 : 2
		tmp12_mid2_v_v : 3
		mul_ln40_9 : 1
		trunc_ln : 2
		mul_ln40_10 : 1
		trunc_ln48_9 : 2
		zext_ln40_20 : 1
		input_addr_18 : 2
		input_load_18 : 3
		zext_ln40_21 : 1
		input_addr_19 : 2
		input_load_19 : 3
	State 6
		zext_ln24_16 : 1
		kernel_addr_15 : 2
		kernel_load_15 : 3
		zext_ln24_17 : 1
		kernel_addr_16 : 2
		kernel_load_16 : 3
		mul_ln40_11 : 1
		trunc_ln48_s : 2
		mul_ln40_12 : 1
		trunc_ln48_8 : 2
		zext_ln40_22 : 1
		input_addr_20 : 2
		input_load_20 : 3
		zext_ln40_23 : 1
		input_addr_21 : 2
		input_load_21 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln40_13 : 1
		trunc_ln48_1 : 2
		mul_ln40_14 : 1
		trunc_ln48_2 : 2
		input_addr_22 : 1
		input_load_22 : 2
	State 8
		mul_ln40_15 : 1
		trunc_ln48_3 : 2
		mul_ln40_16 : 1
		trunc_ln48_4 : 2
		add_ln48_9 : 1
		add_ln48_12 : 2
	State 9
		tmp12_mid2 : 1
		mul_ln40_17 : 1
		trunc_ln48_5 : 2
		add_ln48 : 2
	State 10
		add_ln48_15 : 1
		add_ln48_16 : 2
		add_ln48_17 : 3
	State 11
		output_addr : 1
		store_ln48 : 2
		empty_61 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_451        |    0    |    0    |    15   |
|          |         tmp_0_0_fu_466        |    0    |    0    |    15   |
|          |          out_d_fu_477         |    0    |    0    |    13   |
|          |       add_ln27_5_fu_516       |    0    |    0    |    15   |
|          |          out_h_fu_568         |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_592      |    0    |    0    |    15   |
|          |       add_ln32_2_fu_606       |    0    |    0    |    15   |
|          |        add_ln24_fu_615        |    0    |    0    |    15   |
|          |       add_ln24_10_fu_626      |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_645   |    0    |    0    |    15   |
|          |        add_ln40_fu_662        |    0    |    0    |    13   |
|          |          out_w_fu_673         |    0    |    0    |    13   |
|          |       add_ln40_12_fu_682      |    0    |    0    |    13   |
|          |          tmp11_fu_697         |    0    |    0    |    15   |
|          |        add_ln23_fu_702        |    0    |    0    |    13   |
|          |       add_ln24_11_fu_708      |    0    |    0    |    15   |
|          |       add_ln24_12_fu_718      |    0    |    0    |    15   |
|          |   tmp10_2_0_mid2_v_v_fu_728   |    0    |    0    |    15   |
|          |       add_ln40_13_fu_742      |    0    |    0    |    13   |
|    add   |       add_ln40_14_fu_751      |    0    |    0    |    13   |
|          |       add_ln40_15_fu_761      |    0    |    0    |    13   |
|          |       add_ln24_13_fu_778      |    0    |    0    |    15   |
|          |       add_ln24_14_fu_788      |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_814       |    0    |    0    |    15   |
|          |       add_ln40_16_fu_852      |    0    |    0    |    13   |
|          |       add_ln40_17_fu_861      |    0    |    0    |    13   |
|          |       add_ln24_15_fu_878      |    0    |    0    |    15   |
|          |       add_ln24_16_fu_888      |    0    |    0    |    15   |
|          |       add_ln40_18_fu_935      |    0    |    0    |    13   |
|          |       add_ln40_19_fu_944      |    0    |    0    |    13   |
|          |       add_ln40_20_fu_953      |    0    |    0    |    13   |
|          |      add_ln48_10_fu_1005      |    0    |    0    |    23   |
|          |       add_ln48_9_fu_1043      |    0    |    0    |    23   |
|          |      add_ln48_11_fu_1048      |    0    |    0    |    16   |
|          |      add_ln48_12_fu_1052      |    0    |    0    |    16   |
|          |      add_ln48_13_fu_1058      |    0    |    0    |    23   |
|          |      add_ln48_14_fu_1082      |    0    |    0    |    16   |
|          |      add_ln48_15_fu_1086      |    0    |    0    |    16   |
|          |      add_ln48_16_fu_1091      |    0    |    0    |    16   |
|          |      add_ln48_17_fu_1096      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_411        |    0    |    0    |    13   |
|          |        mul_ln40_fu_457        |    0    |    0    |    26   |
|          |       mul_ln40_18_fu_535      |    0    |    0    |    26   |
|          |     tmp10_0_0_mid2_fu_640     |    0    |    0    |    33   |
|          |     tmp10_1_0_mid2_fu_654     |    0    |    0    |    33   |
|          |        mul_ln48_fu_693        |    0    |    0    |    17   |
|          |     tmp10_2_0_mid2_fu_737     |    0    |    0    |    33   |
|          |       mul_ln48_2_fu_798       |    0    |    0    |    17   |
|    mul   |       mul_ln40_9_fu_1105      |    1    |    0    |    0    |
|          |      mul_ln40_10_fu_1112      |    1    |    0    |    0    |
|          |      mul_ln40_11_fu_1119      |    1    |    0    |    0    |
|          |      mul_ln40_12_fu_1126      |    1    |    0    |    0    |
|          |      mul_ln40_13_fu_1133      |    1    |    0    |    0    |
|          |      mul_ln40_14_fu_1140      |    1    |    0    |    0    |
|          |      mul_ln40_15_fu_1147      |    1    |    0    |    0    |
|          |      mul_ln40_16_fu_1154      |    1    |    0    |    0    |
|          |      mul_ln40_17_fu_1167      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_488      |    0    |    0    |    4    |
|          |      select_ln24_8_fu_522     |    0    |    0    |    6    |
|          |     select_ln24_10_fu_540     |    0    |    0    |    7    |
|          |     select_ln24_12_fu_548     |    0    |    0    |    7    |
|          |     select_ln24_14_fu_561     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_580      |    0    |    0    |    4    |
|  select  |   tmp10_0_0_mid2_v_v_fu_598   |    0    |    0    |    7    |
|          |     select_ln24_11_fu_802     |    0    |    0    |    7    |
|          |     select_ln24_13_fu_808     |    0    |    0    |    7    |
|          |     tmp12_mid2_v_v_fu_819     |    0    |    0    |    7    |
|          |      select_ln24_9_fu_898     |    0    |    0    |    4    |
|          |       select_ln32_fu_904      |    0    |    0    |    4    |
|          |     select_ln32_14_fu_957     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_425       |    0    |    0    |    9    |
|   icmp   |        icmp_ln23_fu_472       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_483       |    0    |    0    |    11   |
|          |       icmp_ln33_2_fu_556      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_60_fu_574        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1161          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_86 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_92 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_98  |    0    |    0    |    0    |
|          | input_height_read_read_fu_104 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln40_fu_379       |    0    |    0    |    0    |
|          |   zext_ln40_1_cast14_fu_383   |    0    |    0    |    0    |
|          |        zext_ln48_fu_387       |    0    |    0    |    0    |
|          |    zext_ln48_1_cast_fu_391    |    0    |    0    |    0    |
|          |        zext_ln4_fu_403        |    0    |    0    |    0    |
|          |       zext_ln4_2_fu_407       |    0    |    0    |    0    |
|          |       zext_ln48_2_fu_431      |    0    |    0    |    0    |
|          |        zext_ln27_fu_435       |    0    |    0    |    0    |
|          |    zext_ln40_2_cast_fu_462    |    0    |    0    |    0    |
|          |       zext_ln48_4_fu_496      |    0    |    0    |    0    |
|          |       zext_ln27_4_fu_500      |    0    |    0    |    0    |
|          |        zext_ln24_fu_530       |    0    |    0    |    0    |
|          |  zext_ln40_2_cast_mid_fu_588  |    0    |    0    |    0    |
|          |      zext_ln24_19_fu_612      |    0    |    0    |    0    |
|          |      zext_ln24_10_fu_621      |    0    |    0    |    0    |
|          |      zext_ln24_11_fu_632      |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_637    |    0    |    0    |    0    |
|          |    tmp10_1_0_mid2_v_fu_650    |    0    |    0    |    0    |
|          |      zext_ln40_13_fu_659      |    0    |    0    |    0    |
|   zext   |      zext_ln40_14_fu_668      |    0    |    0    |    0    |
|          |      zext_ln40_15_fu_678      |    0    |    0    |    0    |
|          |      zext_ln40_16_fu_688      |    0    |    0    |    0    |
|          |      zext_ln24_12_fu_713      |    0    |    0    |    0    |
|          |      zext_ln24_13_fu_723      |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_733    |    0    |    0    |    0    |
|          |      zext_ln40_17_fu_747      |    0    |    0    |    0    |
|          |      zext_ln40_18_fu_756      |    0    |    0    |    0    |
|          |      zext_ln40_19_fu_765      |    0    |    0    |    0    |
|          |      zext_ln24_14_fu_783      |    0    |    0    |    0    |
|          |      zext_ln24_15_fu_793      |    0    |    0    |    0    |
|          |      zext_ln40_20_fu_856      |    0    |    0    |    0    |
|          |      zext_ln40_21_fu_865      |    0    |    0    |    0    |
|          |      zext_ln24_16_fu_883      |    0    |    0    |    0    |
|          |      zext_ln24_17_fu_893      |    0    |    0    |    0    |
|          |      zext_ln40_22_fu_939      |    0    |    0    |    0    |
|          |      zext_ln40_23_fu_948      |    0    |    0    |    0    |
|          |      zext_ln24_18_fu_971      |    0    |    0    |    0    |
|          |      zext_ln40_24_fu_1001     |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_1066     |    0    |    0    |    0    |
|          |      zext_ln48_3_fu_1101      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_395         |    0    |    0    |    0    |
|   trunc  |        empty_58_fu_399        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_439       |    0    |    0    |    0    |
|          |      trunc_ln27_2_fu_504      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_417         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_443         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_508     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln24_fu_770       |    0    |    0    |    0    |
|          |       sext_ln24_9_fu_774      |    0    |    0    |    0    |
|          |        sext_ln40_fu_826       |    0    |    0    |    0    |
|          |       sext_ln40_9_fu_839      |    0    |    0    |    0    |
|          |      sext_ln24_10_fu_870      |    0    |    0    |    0    |
|          |      sext_ln24_11_fu_874      |    0    |    0    |    0    |
|          |      sext_ln40_10_fu_909      |    0    |    0    |    0    |
|          |      sext_ln40_11_fu_922      |    0    |    0    |    0    |
|   sext   |      sext_ln24_12_fu_963      |    0    |    0    |    0    |
|          |      sext_ln24_13_fu_967      |    0    |    0    |    0    |
|          |      sext_ln40_12_fu_975      |    0    |    0    |    0    |
|          |      sext_ln40_13_fu_988      |    0    |    0    |    0    |
|          |      sext_ln24_14_fu_1009     |    0    |    0    |    0    |
|          |      sext_ln24_15_fu_1013     |    0    |    0    |    0    |
|          |      sext_ln40_14_fu_1017     |    0    |    0    |    0    |
|          |      sext_ln40_15_fu_1030     |    0    |    0    |    0    |
|          |      sext_ln24_16_fu_1062     |    0    |    0    |    0    |
|          |      sext_ln40_16_fu_1069     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_830        |    0    |    0    |    0    |
|          |      trunc_ln48_9_fu_843      |    0    |    0    |    0    |
|          |      trunc_ln48_s_fu_913      |    0    |    0    |    0    |
|          |      trunc_ln48_8_fu_926      |    0    |    0    |    0    |
|partselect|      trunc_ln48_1_fu_979      |    0    |    0    |    0    |
|          |      trunc_ln48_2_fu_992      |    0    |    0    |    0    |
|          |      trunc_ln48_3_fu_1021     |    0    |    0    |    0    |
|          |      trunc_ln48_4_fu_1034     |    0    |    0    |    0    |
|          |      trunc_ln48_5_fu_1073     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   918   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln23_reg_1370      |   11   |
|     add_ln32_2_reg_1295     |    8   |
|     add_ln40_20_reg_1484    |   11   |
|     add_ln48_10_reg_1514    |   16   |
|     add_ln48_12_reg_1529    |   16   |
|     add_ln48_13_reg_1534    |   16   |
|     add_ln48_17_reg_1549    |   16   |
|      add_ln48_reg_1544      |   11   |
|      bias_addr_reg_1494     |    3   |
|        empty_reg_1198       |    4   |
|      icmp_ln23_reg_1228     |    1   |
|      icmp_ln32_reg_1237     |    1   |
|      icmp_ln33_reg_1213     |    1   |
|   indvar_flatten48_reg_298  |   11   |
|    indvar_flatten_reg_322   |    8   |
|    input_addr_15_reg_1355   |   14   |
|    input_addr_16_reg_1398   |   14   |
|    input_addr_17_reg_1403   |   14   |
|    input_addr_18_reg_1433   |   14   |
|    input_addr_19_reg_1438   |   14   |
|    input_addr_20_reg_1474   |   14   |
|    input_addr_21_reg_1479   |   14   |
|    input_addr_22_reg_1509   |   14   |
|     input_addr_reg_1339     |   14   |
|   kernel_addr_10_reg_1315   |    7   |
|   kernel_addr_11_reg_1375   |    7   |
|   kernel_addr_12_reg_1380   |    7   |
|   kernel_addr_13_reg_1408   |    7   |
|   kernel_addr_14_reg_1413   |    7   |
|   kernel_addr_15_reg_1443   |    7   |
|   kernel_addr_16_reg_1448   |    7   |
|    kernel_addr_9_reg_1310   |    7   |
|     kernel_addr_reg_1260    |    7   |
|      mul_ln48_reg_1360      |    7   |
|       mul_ln4_reg_1203      |    8   |
|       out_d_0_reg_310       |    4   |
|        out_d_reg_1232       |    4   |
|       out_h_0_reg_333       |    4   |
|        out_h_reg_1271       |    4   |
|    out_w_0_mid2_reg_1276    |    4   |
|       out_w_0_reg_344       |    4   |
|        out_w_reg_1344       |    4   |
|           reg_355           |   16   |
|           reg_360           |   16   |
|           reg_364           |   16   |
|           reg_369           |   16   |
|           reg_374           |   16   |
|   select_ln24_14_reg_1265   |    1   |
|    select_ln24_8_reg_1255   |    6   |
|    select_ln24_9_reg_1453   |    4   |
|     select_ln24_reg_1245    |    4   |
|   select_ln32_14_reg_1489   |    8   |
|     select_ln32_reg_1459    |    4   |
|   tmp10_0_0_mid2_reg_1320   |   11   |
| tmp10_0_0_mid2_v_v_reg_1288 |    7   |
|   tmp10_1_0_mid2_reg_1325   |   11   |
|   tmp10_2_0_mid2_reg_1385   |   11   |
|        tmp11_reg_1365       |    7   |
|   tmp12_mid2_v_v_reg_1418   |    7   |
|        tmp_2_reg_1208       |   11   |
|    trunc_ln48_1_reg_1499    |   16   |
|    trunc_ln48_2_reg_1504    |   16   |
|    trunc_ln48_3_reg_1519    |   16   |
|    trunc_ln48_4_reg_1524    |   16   |
|    trunc_ln48_5_reg_1539    |   16   |
|    trunc_ln48_8_reg_1469    |   16   |
|    trunc_ln48_9_reg_1428    |   16   |
|    trunc_ln48_s_reg_1464    |   16   |
|      trunc_ln_reg_1423      |   16   |
|    zext_ln24_19_reg_1300    |    7   |
|    zext_ln40_13_reg_1332    |   11   |
|    zext_ln40_15_reg_1349    |   11   |
|    zext_ln40_17_reg_1392    |   11   |
| zext_ln40_1_cast14_reg_1180 |   11   |
|zext_ln40_2_cast_mid_reg_1283|    7   |
|  zext_ln40_2_cast_reg_1223  |    7   |
|      zext_ln40_reg_1174     |    7   |
|  zext_ln48_1_cast_reg_1193  |   11   |
|     zext_ln48_2_reg_1218    |    7   |
|     zext_ln48_4_reg_1250    |    7   |
|      zext_ln48_reg_1187     |    7   |
+-----------------------------+--------+
|            Total            |   786  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117    |  p0  |  10  |   7  |   70   ||    47   |
|     grp_access_fu_117    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_150    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_150    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_271    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten48_reg_298 |  p0  |   2  |  11  |   22   ||    9    |
|      out_d_0_reg_310     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_355         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_364         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_369         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_374         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1161       |  p0  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   384  || 22.2564 ||   248   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   918  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   248  |
|  Register |    -   |    -   |   786  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   22   |   786  |  1166  |
+-----------+--------+--------+--------+--------+
