2024-05-06 11:26:48.178035 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.198372 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.218742 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.239147 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.259425 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.279718 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:26:48.279784 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:26:48.279900 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:26:48.280019 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:26:49.280239 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:26:49.280344 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:49.280840 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:49.280875 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:49.280895 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:50.281023 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:50.284918 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:50.296317 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:50.296342 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:50.296959 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:50.296976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:50.451333 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c021
2024-05-06 11:26:50.451375 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:50.451426 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:50.451445 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c021
2024-05-06 11:26:50.451862 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:50.462403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:50.473697 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:50.484628 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:50.495561 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:50.506209 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:50.506243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:50.507888 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:50.519595 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:50.520121 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:50.520150 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:50.520172 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:50.520399 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:51.020317 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:51.020402 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:51.020420 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:51.020867 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:51.020900 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:51.020915 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:52.021147 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:52.025113 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:52.036770 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:52.036797 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:52.037419 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:52.037436 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:52.191752 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c021
2024-05-06 11:26:52.191823 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:52.191848 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:52.191870 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c021
2024-05-06 11:26:52.192311 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:52.203207 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:52.214192 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:52.225472 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:52.236768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:52.247479 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:52.247524 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:52.249203 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:52.260595 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:52.261147 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:52.261174 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:52.261210 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:52.261451 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:52.779435 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:52.779488 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:52.779504 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:52.779932 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:52.779961 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:52.779973 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:53.780181 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:53.784029 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:53.795742 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:53.795761 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:53.796366 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:53.796389 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:53.951067 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c021
2024-05-06 11:26:53.951122 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:53.951139 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:53.951154 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c021
2024-05-06 11:26:53.951580 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:53.962498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:53.973493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:53.984447 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:53.995762 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:54.006407 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:54.006447 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:54.008035 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:54.019745 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:54.020272 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:54.020294 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:54.020317 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:54.020545 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:54.538126 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:54.538178 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:54.538195 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:54.538630 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:54.538660 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:54.538674 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:55.538852 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:55.542779 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:55.554500 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:55.554520 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:55.555121 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:55.555137 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:55.709322 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c1a1
2024-05-06 11:26:55.709372 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:55.709410 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:55.709432 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c1a1
2024-05-06 11:26:55.709846 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:55.720402 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:55.731340 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:55.742630 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:55.753612 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:55.764620 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:55.764648 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:55.766217 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:55.777596 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:55.778136 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:55.778161 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:55.778188 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:55.778410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:56.296657 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:56.296734 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:56.296773 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:56.297201 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:56.297225 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:56.297238 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:57.297358 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:57.301159 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:57.312869 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:57.312898 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:57.313523 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:57.313544 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:57.468263 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c1a1
2024-05-06 11:26:57.468320 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:57.468344 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:57.468358 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c1a1
2024-05-06 11:26:57.468776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:57.479349 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:57.490333 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:57.501304 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:57.512613 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:57.523253 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:57.523284 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:57.524877 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:57.536599 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:57.537132 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:57.537161 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:57.537183 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:57.537404 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:58.055873 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:58.055948 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:58.055964 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:58.056435 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:58.056467 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:58.056483 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:26:59.056638 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:26:59.060544 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:26:59.071910 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:26:59.071932 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:26:59.072536 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:26:59.072553 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:26:59.227069 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c381
2024-05-06 11:26:59.227136 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:26:59.227150 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:26:59.227165 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c381
2024-05-06 11:26:59.227602 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:26:59.238545 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:26:59.249548 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:26:59.260827 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:26:59.271766 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:26:59.282745 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:26:59.282768 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:26:59.284412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:26:59.295800 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:26:59.296337 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:26:59.296361 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:59.296394 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:26:59.296616 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:26:59.814708 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:26:59.814768 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:26:59.814785 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:26:59.815212 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:26:59.815241 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:26:59.815254 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:00.815395 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:00.819267 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:00.830678 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:00.830706 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:00.831326 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:00.831346 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:00.985924 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b0_c021
2024-05-06 11:27:00.985987 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:00.986004 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:00.986018 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b0_c021
2024-05-06 11:27:00.986463 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:00.997337 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:01.008612 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:01.019894 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:01.030843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:01.041493 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:01.041516 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:01.043155 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:01.054526 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:01.055056 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:01.055080 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:01.055103 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:01.055324 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:01.573972 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:01.574053 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:01.574072 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:01.574511 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:01.574537 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:01.574550 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:02.574687 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:02.578603 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:02.590283 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:02.590310 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:02.590917 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:02.590937 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:02.745340 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c021
2024-05-06 11:27:02.745400 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:02.745427 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:02.745450 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c021
2024-05-06 11:27:02.745870 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:02.756402 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:02.767693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:02.778637 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:02.789595 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:02.800262 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:02.800287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:02.801886 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:02.813594 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:02.814123 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:02.814145 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:02.814173 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:02.814395 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:02.864865 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.885203 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.905554 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.925889 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.946193 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.966510 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:02.986842 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:03.007216 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:03.027544 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:03.047871 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:03.047899 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:27:03.048034 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:27:03.048155 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:27:04.048261 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:27:04.048341 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:04.048786 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:04.048815 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:04.048829 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:05.048993 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:05.052900 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:05.064241 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:05.064262 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:05.064873 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:05.064889 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:05.219596 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c381
2024-05-06 11:27:05.219657 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:05.219682 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:05.219696 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c381
2024-05-06 11:27:05.220112 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:05.230649 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:05.241930 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:05.253184 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:05.264133 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:05.274768 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:05.274796 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:05.276392 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:05.288109 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:05.288644 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:05.288674 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:05.288697 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:05.288916 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:05.806864 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:05.806941 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:05.806960 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:05.807401 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:05.807428 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:05.807448 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:06.807741 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:06.811647 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:06.823339 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:06.823365 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:06.823966 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:06.823980 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:06.978565 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c081
2024-05-06 11:27:06.978639 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:06.978656 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:06.978672 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c081
2024-05-06 11:27:06.979089 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:06.989668 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:07.000641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:07.011608 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:07.022549 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:07.033194 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:07.033217 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:07.034822 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:07.046542 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:07.047074 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:07.047098 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:07.047121 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:07.047340 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:07.565426 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:07.565478 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:07.565495 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:07.565924 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:07.565957 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:07.565975 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:08.566017 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:08.569877 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:08.581573 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:08.581598 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:08.582215 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:08.582233 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:08.736534 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c241
2024-05-06 11:27:08.736563 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:08.736578 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:08.736592 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c241
2024-05-06 11:27:08.737012 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:08.747557 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:08.758832 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:08.769773 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:08.781050 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:08.792021 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:08.792044 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:08.793651 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:08.805023 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:08.805556 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:08.805581 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:08.805621 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:08.805846 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:09.323576 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:09.323650 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:09.323668 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:09.324100 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:09.324120 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:09.324132 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:10.324359 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:10.328239 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:10.339931 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:10.339953 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:10.340555 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:10.340573 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:10.494919 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c001
2024-05-06 11:27:10.494958 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:10.494978 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:10.495006 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c001
2024-05-06 11:27:10.495423 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:10.505974 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:10.517251 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:10.528560 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:10.539844 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:10.550816 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:10.550839 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:10.552497 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:10.563875 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:10.564404 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:10.564429 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:10.564455 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:10.564677 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:11.082812 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:11.082891 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:11.082910 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:11.083338 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:11.083362 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:11.083375 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:12.083453 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:12.087250 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:12.098647 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:12.098675 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:12.099297 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:12.099315 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:12.325873 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c301
2024-05-06 11:27:12.325913 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:12.325936 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:12.325949 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c301
2024-05-06 11:27:12.326366 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:12.336920 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:12.348207 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:12.359198 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:12.370491 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:12.381141 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:12.381169 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:12.382712 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:12.394100 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:12.394630 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:12.394660 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:12.394682 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:12.394909 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:12.912830 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:12.912892 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:12.912906 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:12.913331 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:12.913355 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:12.913374 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:13.913634 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:13.917561 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:13.929249 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:13.929275 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:13.929879 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:13.929894 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:14.084644 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c381
2024-05-06 11:27:14.084716 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:14.084734 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:14.084749 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c381
2024-05-06 11:27:14.085164 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:14.095723 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:14.106692 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:14.117641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:14.128926 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:14.139892 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:14.139915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:14.141559 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:14.152958 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:14.153500 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:14.153543 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:14.153568 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:14.153786 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:14.672286 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:14.672343 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:14.672360 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:14.672802 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:14.672835 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:14.672847 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:15.672958 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:15.676819 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:15.688511 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:15.688528 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:15.689134 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:15.689150 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:15.843547 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c381
2024-05-06 11:27:15.843603 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:15.843619 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:15.843633 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c381
2024-05-06 11:27:15.844055 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:15.854605 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:15.865548 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:15.876473 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:15.887410 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:15.898043 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:15.898065 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:15.899722 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:15.911105 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:15.911641 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:15.911665 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:15.911688 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:15.911912 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:16.429453 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:16.429518 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:16.429534 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:16.429964 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:16.429984 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:16.429996 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:17.430250 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:17.434141 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:17.445513 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:17.445541 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:17.446159 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:17.446198 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:17.600606 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c3e1
2024-05-06 11:27:17.600655 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:17.600671 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:17.600693 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c3e1
2024-05-06 11:27:17.601183 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:17.612042 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:17.623323 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:17.634303 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:17.645282 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:17.656279 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:17.656313 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:17.658021 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:17.669728 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:17.670258 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:17.670279 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:17.670306 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:17.670527 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:18.188866 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:18.188933 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:18.188957 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:18.189392 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:18.189412 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:18.189425 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:19.189688 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:19.193666 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:19.205035 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:19.205055 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:19.205661 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:19.205676 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:19.360393 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c021
2024-05-06 11:27:19.360443 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:19.360465 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:19.360478 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c021
2024-05-06 11:27:19.360894 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:19.371444 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:19.382447 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:19.393399 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:19.404687 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:19.415323 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:19.415349 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:19.416983 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:19.428385 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:19.428937 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:19.428965 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:19.428988 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:19.429207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:19.947412 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:19.947453 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:19.947459 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:19.947859 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:19.947868 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:19.947875 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:20.947903 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:20.951829 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:20.963210 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:20.963236 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:20.963838 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:20.963853 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:21.190108 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c141
2024-05-06 11:27:21.190185 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:21.190204 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:21.190224 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c141
2024-05-06 11:27:21.190648 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:21.201217 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:21.212196 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:21.223489 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:21.234764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:21.245755 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:21.245781 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:21.247476 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:21.258881 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:21.259419 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:21.259444 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:21.259468 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:21.259694 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:21.777893 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:21.777942 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:21.777958 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:21.778398 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:21.778427 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:21.778439 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:22.778604 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:22.782515 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:22.794211 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:22.794229 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:22.794843 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:22.794858 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:22.949518 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c021
2024-05-06 11:27:22.949569 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:22.949586 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:22.949600 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c021
2024-05-06 11:27:22.950023 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:22.960568 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:22.971571 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:22.982504 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:22.993498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:23.004129 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:23.004168 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:23.005829 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:23.017231 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:23.017767 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:23.017793 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:23.017816 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:23.018037 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:23.535673 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:23.535736 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:23.535753 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:23.536183 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:23.536206 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:23.536219 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:24.536564 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:24.540465 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:24.551849 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:24.551869 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:24.552472 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:24.552491 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:24.707194 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c001
2024-05-06 11:27:24.707236 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:24.707251 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:24.707273 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c001
2024-05-06 11:27:24.707702 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:24.718255 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:24.729555 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:24.740894 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:24.752201 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:24.762883 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:24.762914 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:24.764565 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:24.775971 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:24.776507 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:24.776534 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:24.776563 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:24.776785 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:24.827278 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.847620 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.867960 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.888329 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.908635 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.928950 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.949274 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.969596 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:24.989900 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:25.010180 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:27:25.010232 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:27:25.010352 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:27:25.010471 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:27:26.010596 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:27:26.010658 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:26.011094 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:26.011120 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:26.011133 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:27.011297 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:27.015137 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:27.026494 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:27.026519 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:27.027127 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:27.027141 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:27.181491 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c1a1
2024-05-06 11:27:27.181526 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:27.181556 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:27.181574 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c1a1
2024-05-06 11:27:27.181990 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:27.192569 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:27.203531 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:27.214515 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:27.225473 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:27.236459 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:27.236496 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:27.238134 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:27.249516 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:27.250049 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:27.250076 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:27.250099 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:27.250318 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:27.768461 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:27.768529 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:27.768544 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:27.768972 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:27.768996 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:27.769015 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:28.769327 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:28.773228 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:28.784936 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:28.784969 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:28.785589 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:28.785606 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:28.940008 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c1a1
2024-05-06 11:27:28.940067 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:28.940081 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:28.940095 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c1a1
2024-05-06 11:27:28.940515 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:28.951410 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:28.962688 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:28.973964 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:28.984912 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:28.995896 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:28.995918 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:28.997508 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:29.008880 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:29.009427 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:29.009453 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:29.009477 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:29.009697 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:29.527479 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:29.527531 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:29.527547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:29.527972 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:29.527993 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:29.528005 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:30.528069 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:30.531919 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:30.543293 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:30.543311 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:30.543912 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:30.543925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:30.698319 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c2e1
2024-05-06 11:27:30.698397 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:30.698417 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:30.698432 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c2e1
2024-05-06 11:27:30.698857 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:30.709496 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:30.720510 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:30.731574 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:30.742599 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:30.753298 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:30.753361 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:30.755031 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:30.766756 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:30.767300 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:30.767326 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:30.767349 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:30.767576 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:31.285714 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:31.285791 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:31.285808 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:31.286242 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:31.286264 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:31.286281 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:32.286574 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:32.290464 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:32.301881 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:32.301911 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:32.302541 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:32.302568 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:32.457154 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c021
2024-05-06 11:27:32.457208 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:32.457226 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:32.457247 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c021
2024-05-06 11:27:32.457665 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:32.468218 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:32.479202 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:32.490499 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:32.501496 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:32.512466 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:32.512496 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:32.514108 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:32.525805 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:32.526336 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:32.526360 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:32.526396 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:32.526618 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:33.044873 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:33.044947 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:33.044966 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:33.045401 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:33.045430 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:33.045443 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:34.045599 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:34.049545 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:34.060938 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:34.060958 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:34.061563 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:34.061578 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:34.216090 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c2e1
2024-05-06 11:27:34.216145 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:34.216170 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:34.216183 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c2e1
2024-05-06 11:27:34.216604 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:34.227488 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:34.238770 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:34.249811 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:34.261114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:34.271811 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:34.271877 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:34.273570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:34.284952 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:34.285499 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:34.285534 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:34.285571 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:34.285807 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:34.803445 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:34.803517 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:34.803538 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:34.803987 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:34.804014 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:34.804061 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:35.804333 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:35.808250 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:35.819899 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:35.819925 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:35.820535 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:35.820550 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:35.975084 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c021
2024-05-06 11:27:35.975152 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:35.975166 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:35.975181 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c021
2024-05-06 11:27:35.975598 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:35.986495 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:35.997754 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:36.008690 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:36.019968 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:36.030949 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:36.030971 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:36.032607 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:36.044310 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:36.044845 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:36.044869 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:36.044892 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:36.045111 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:36.563143 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:36.563195 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:36.563212 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:36.563645 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:36.563676 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:36.563688 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:37.563752 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:37.567597 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:37.578977 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:37.579003 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:37.579629 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:37.579651 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:37.734047 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c241
2024-05-06 11:27:37.734092 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:37.734116 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:37.734131 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c241
2024-05-06 11:27:37.734555 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:37.745120 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:37.756401 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:37.767694 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:37.778974 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:37.789952 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:37.789974 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:37.791511 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:37.803226 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:37.803754 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:37.803780 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:37.803803 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:37.804026 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:38.322547 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:38.322620 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:38.322638 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:38.323070 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:38.323091 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:38.323104 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:39.323429 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:39.327292 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:39.338975 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:39.339005 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:39.339622 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:39.339647 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:39.494060 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:27:39.494113 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:39.494130 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:39.494151 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:27:39.494570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:39.505123 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:39.516073 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:39.527085 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:39.538072 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:39.548748 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:39.548772 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:39.550418 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:39.561804 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:39.562332 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:39.562354 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:39.562393 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:39.562629 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:40.081368 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:40.081456 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:40.081476 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:40.081925 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:40.081950 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:40.081963 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:41.082368 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:41.086274 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:41.097676 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:41.097700 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:41.098311 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:41.098325 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:41.252854 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c241
2024-05-06 11:27:41.252911 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:41.252936 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:41.252950 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c241
2024-05-06 11:27:41.253363 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:41.263915 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:41.274848 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:41.286118 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:41.297061 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:41.308045 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:41.308073 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:41.309674 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:41.321390 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:41.321917 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:41.321945 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:41.321967 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:41.322185 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:41.839883 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:41.839954 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:41.839968 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:41.840395 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:41.840421 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:41.840439 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:42.840778 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:42.844571 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:42.855950 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:42.855988 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:42.856607 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:42.856627 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:43.011142 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c3e1
2024-05-06 11:27:43.011205 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:43.011221 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:43.011235 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c3e1
2024-05-06 11:27:43.011651 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:43.022192 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:43.033502 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:43.044754 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:43.055691 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:43.066342 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:43.066365 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:43.068067 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:43.079440 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:43.079972 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:43.079994 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:43.080019 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:43.080243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:43.598558 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:43.598605 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:43.598621 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:43.599043 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:43.599069 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:43.599081 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:44.599376 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:44.603234 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:44.614909 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:44.614929 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:44.615540 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:44.615556 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:44.770527 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c021
2024-05-06 11:27:44.770576 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:44.770591 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:44.770604 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c021
2024-05-06 11:27:44.771021 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:44.781613 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:44.792911 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:44.804191 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:44.815494 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:44.826456 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:44.826478 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:44.828065 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:44.839501 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:44.840035 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:44.840058 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:44.840082 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:44.840306 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:45.358224 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:45.358303 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:45.358320 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:45.358775 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:45.358803 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:45.358816 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:46.359157 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:46.363060 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:46.374461 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:46.374487 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:46.375103 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:46.375125 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:46.601134 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c081
2024-05-06 11:27:46.601177 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:46.601193 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:46.601214 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c081
2024-05-06 11:27:46.601643 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:46.612199 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:46.623495 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:46.634798 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:46.645766 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:46.656405 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:46.656427 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:46.658069 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:46.669461 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:46.669989 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:46.670011 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:46.670040 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:46.670259 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:47.187859 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:47.187916 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:47.187941 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:47.188367 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:47.188403 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:47.188418 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:48.188622 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:48.192495 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:48.203834 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:48.203856 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:48.204470 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:48.204560 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:48.359175 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c021
2024-05-06 11:27:48.359238 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:48.359264 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:48.359277 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c021
2024-05-06 11:27:48.359708 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:48.370274 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:48.381566 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:48.392498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:48.403791 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:48.414460 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:48.414489 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:48.416126 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:48.427518 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:48.428046 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:48.428073 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:48.428095 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:48.428314 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:48.947062 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:48.947129 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:48.947143 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:48.947567 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:48.947587 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:48.947606 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:49.947882 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:49.951797 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:49.963166 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:49.963199 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:49.963816 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:49.963836 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:50.118276 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:27:50.118350 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:50.118365 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:50.118392 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:27:50.118811 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:50.129700 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:50.140967 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:50.152253 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:50.163195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:50.174170 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:50.174191 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:50.175776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:50.187150 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:50.187680 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:50.187703 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:50.187726 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:50.187945 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:50.705590 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:50.705640 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:50.705673 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:50.706096 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:50.706122 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:50.706135 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:51.706366 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:51.710234 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:51.721945 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:51.721963 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:51.722567 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:51.722582 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:51.876952 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c381
2024-05-06 11:27:51.876998 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:51.877015 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:51.877032 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c381
2024-05-06 11:27:51.877464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:51.888339 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:51.899274 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:51.910232 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:51.921205 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:51.931904 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:51.931927 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:51.933517 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:51.944878 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:51.945405 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:51.945431 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:51.945455 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:51.945678 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:52.464145 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:52.464205 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:52.464220 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:52.464660 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:52.464684 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:52.464697 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:53.464843 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:53.468770 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:53.480151 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:53.480173 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:53.480780 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:53.480799 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:53.635075 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:27:53.635135 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:53.635153 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:53.635174 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:27:53.635606 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:53.646498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:53.657762 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:53.668717 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:53.679695 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:53.690334 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:53.690357 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:53.692023 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:53.703392 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:53.703923 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:53.703946 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:53.703978 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:53.704207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:54.222155 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:54.222221 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:54.222244 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:54.222671 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:54.222696 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:54.222709 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:55.222821 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:55.226661 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:55.238373 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:55.238402 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:55.239021 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:55.239035 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:55.393596 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c2e1
2024-05-06 11:27:55.393650 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:55.393674 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:55.393687 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c2e1
2024-05-06 11:27:55.394103 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:55.404652 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:55.415662 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:55.426650 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:55.437931 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:55.448633 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:55.448663 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:55.450310 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:55.462023 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:55.462555 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:55.462587 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:55.462609 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:55.462830 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:55.980309 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:55.980407 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:55.980423 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:55.980847 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:55.980865 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:55.980884 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:56.981219 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:56.985181 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:56.996542 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:56.996568 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:56.997169 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:56.997181 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:57.151509 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c381
2024-05-06 11:27:57.151599 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:57.151615 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:57.151629 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c381
2024-05-06 11:27:57.152047 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:57.162936 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:57.173932 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:57.184926 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:57.195874 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:57.206566 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:57.206596 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:57.208240 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:57.219955 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:57.220503 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:57.220528 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:57.220551 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:57.220772 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:57.738912 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:57.738959 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:57.738976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:57.739401 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:57.739433 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:57.739446 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:27:58.739668 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:27:58.743611 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:27:58.755274 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:27:58.755291 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:27:58.755895 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:27:58.755911 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:27:58.910506 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c001
2024-05-06 11:27:58.910556 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:27:58.910573 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:27:58.910604 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c001
2024-05-06 11:27:58.911027 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:27:58.921559 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:27:58.932841 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:27:58.944105 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:27:58.955048 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:27:58.965691 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:27:58.965713 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:27:58.967352 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:27:58.978745 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:27:58.979270 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:27:58.979292 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:58.979315 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:27:58.979555 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:27:59.497556 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:27:59.497634 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:27:59.497654 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:27:59.498086 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:27:59.498109 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:27:59.498122 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:00.498399 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:00.502297 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:00.513653 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:00.513678 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:00.514291 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:00.514313 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:00.668599 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c081
2024-05-06 11:28:00.668654 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:00.668681 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:00.668713 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c081
2024-05-06 11:28:00.669151 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:00.679695 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:00.690984 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:00.702276 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:00.713260 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:00.723924 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:00.723951 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:00.725631 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:00.737030 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:00.737574 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:00.737604 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:00.737647 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:00.737884 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:01.255717 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:01.255800 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:01.255832 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:01.256283 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:01.256311 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:01.256330 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:02.256721 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:02.260544 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:02.271954 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:02.271984 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:02.272611 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:02.272632 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:02.427005 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:28:02.427059 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:02.427083 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:02.427097 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:28:02.427517 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:02.438403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:02.449702 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:02.460982 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:02.471938 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:02.482598 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:02.482627 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:02.484269 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:02.495762 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:02.496318 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:02.496349 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:02.496371 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:02.496619 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:03.014693 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:03.014769 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:03.014786 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:03.015211 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:03.015236 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:03.015251 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:04.015504 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:04.019375 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:04.030761 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:04.030783 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:04.031391 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:04.031407 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:04.185904 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c081
2024-05-06 11:28:04.185948 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:04.185989 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:04.186004 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c081
2024-05-06 11:28:04.186423 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:04.197014 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:04.207966 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:04.218914 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:04.230195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:04.241183 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:04.241206 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:04.242798 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:04.254215 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:04.254783 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:04.254809 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:04.254833 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:04.255053 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:04.773098 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:04.773157 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:04.773174 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:04.773600 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:04.773619 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:04.773628 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:05.773862 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:05.777729 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:05.789119 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:05.789136 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:05.789739 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:05.789754 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:05.944139 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:28:05.944180 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:05.944198 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:05.944215 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:28:05.944659 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:05.955226 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:05.966217 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:05.977201 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:05.988193 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:05.998848 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:05.998872 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:06.000528 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:06.012240 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:06.012799 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:06.012829 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:06.012866 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:06.013105 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:06.531110 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:06.531174 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:06.531192 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:06.531626 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:06.531661 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:06.531675 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:07.531722 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:07.535563 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:07.546925 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:07.546955 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:07.547599 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:07.547627 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:07.701871 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c081
2024-05-06 11:28:07.701915 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:07.701939 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:07.701967 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c081
2024-05-06 11:28:07.702404 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:07.712977 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:07.723961 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:07.735259 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:07.746550 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:07.757541 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:07.757569 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:07.759189 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:07.770576 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:07.771123 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:07.771150 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:07.771192 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:07.771429 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:08.289521 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:08.289589 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:08.289618 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:08.290066 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:08.290093 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:08.290113 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:09.290248 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:09.294175 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:09.305878 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:09.305907 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:09.306537 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:09.306558 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:09.460835 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c381
2024-05-06 11:28:09.460916 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:09.460947 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:09.460969 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c381
2024-05-06 11:28:09.461410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:09.471972 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:09.483260 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:09.494544 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:09.505827 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:09.516810 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:09.516844 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:09.518515 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:09.530242 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:09.530802 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:09.530840 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:09.530876 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:09.531112 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:10.049089 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:10.049181 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:10.049198 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:10.049629 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:10.049652 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:10.049667 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:11.049867 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:11.053776 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:11.065175 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:11.065207 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:11.065828 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:11.065850 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:11.220220 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b7_c081
2024-05-06 11:28:11.220295 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:11.220310 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:11.220324 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b7_c081
2024-05-06 11:28:11.220752 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:11.231350 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:11.242322 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:11.253273 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:11.264549 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:11.275530 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:11.275551 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:11.277187 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:11.288876 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:11.289408 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:11.289432 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:11.289474 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:11.289694 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:11.807203 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:11.807244 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:11.807259 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:11.807697 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:11.807726 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:11.807738 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:12.807901 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:12.811777 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:12.823167 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:12.823192 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:12.823812 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:12.823832 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:13.050313 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b7_c301
2024-05-06 11:28:13.050370 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:13.050419 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:13.050441 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b7_c301
2024-05-06 11:28:13.050863 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:13.061410 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:13.072367 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:13.083369 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:13.094364 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:13.105069 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:13.105093 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:13.106700 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:13.118106 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:13.118641 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:13.118667 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:13.118690 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:13.118915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:13.638506 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:13.638557 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:13.638574 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:13.639004 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:13.639030 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:13.639050 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:14.639136 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:14.643064 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:14.654458 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:14.654477 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:14.655078 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:14.655094 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:14.809852 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c021
2024-05-06 11:28:14.809911 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:14.809929 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:14.809949 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c021
2024-05-06 11:28:14.810367 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:14.820922 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:14.831862 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:14.842854 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:14.854140 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:14.864804 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:14.864828 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:14.866446 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:14.878157 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:14.878734 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:14.878768 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:14.878813 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:14.879050 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:15.396774 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:15.396850 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:15.396875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:15.397298 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:15.397319 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:15.397332 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:16.397511 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:16.401390 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:16.413033 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:16.413053 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:16.413660 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:16.413673 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:16.567927 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c241
2024-05-06 11:28:16.567988 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:16.568014 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:16.568027 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c241
2024-05-06 11:28:16.568452 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:16.579024 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:16.590049 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:16.600986 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:16.611922 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:16.622899 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:16.622927 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:16.624572 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:16.635974 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:16.636510 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:16.636561 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:16.636584 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:16.636805 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:17.154750 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:17.154831 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:17.154845 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:17.155269 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:17.155290 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:17.155309 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:18.155375 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:18.159284 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:18.170642 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:18.170669 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:18.171273 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:18.171287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:18.325821 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c2e1
2024-05-06 11:28:18.325892 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:18.325906 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:18.325921 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c2e1
2024-05-06 11:28:18.326335 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:18.337222 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:18.348270 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:18.359551 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:18.370824 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:18.381469 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:18.381492 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:18.383177 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:18.394888 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:18.395422 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:18.395445 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:18.395468 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:18.395687 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:18.914458 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:18.914531 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:18.914549 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:18.914991 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:18.915019 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:18.915031 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:19.915350 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:19.919275 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:19.930657 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:19.930681 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:19.931293 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:19.931325 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:20.085896 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c381
2024-05-06 11:28:20.085957 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:20.085975 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:20.085990 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c381
2024-05-06 11:28:20.086408 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:20.096963 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:20.107905 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:20.118844 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:20.130125 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:20.140767 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:20.140790 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:20.142389 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:20.154099 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:20.154630 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:20.154655 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:20.154679 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:20.154902 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:20.205322 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.225593 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.245853 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.266174 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.286472 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.306802 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.327108 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.347406 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.367724 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.387996 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.408309 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.428602 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.448878 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:20.448903 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:28:20.449020 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:28:20.449144 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:28:21.449185 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:28:21.449263 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:21.449748 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:21.449777 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:21.449789 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:22.449860 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:22.453808 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:22.465519 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:22.465537 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:22.466140 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:22.466153 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:22.620359 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c241
2024-05-06 11:28:22.620420 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:22.620438 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:22.620452 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c241
2024-05-06 11:28:22.620874 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:22.631409 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:22.642689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:22.653966 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:22.665258 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:22.676260 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:22.676292 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:22.677928 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:22.689324 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:22.689852 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:22.689876 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:22.689899 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:22.690123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:23.207634 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:23.207699 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:23.207721 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:23.208155 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:23.208176 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:23.208188 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:24.208342 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:24.212275 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:24.223652 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:24.223672 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:24.224277 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:24.224293 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:24.379223 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c3e1
2024-05-06 11:28:24.379289 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:24.379308 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:24.379331 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c3e1
2024-05-06 11:28:24.379752 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:24.390356 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:24.401414 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:24.412709 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:24.423695 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:24.434673 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:24.434697 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:24.436315 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:24.448054 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:24.448595 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:24.448621 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:24.448650 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:24.448871 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:24.967040 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:24.967106 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:24.967129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:24.967556 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:24.967578 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:24.967591 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:25.967948 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:25.971797 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:25.983519 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:25.983548 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:25.984175 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:25.984201 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:26.138401 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c021
2024-05-06 11:28:26.138443 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:26.138471 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:26.138484 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c021
2024-05-06 11:28:26.138906 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:26.149457 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:26.160400 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:26.171693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:26.182964 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:26.193609 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:26.193642 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:26.195277 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:26.206669 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:26.207197 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:26.207225 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:26.207248 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:26.207468 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:26.257888 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.278222 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.298597 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.318907 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.339228 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.359550 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.379882 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.400180 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.420452 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.440786 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.461118 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.481440 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.501715 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:26.501746 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:28:26.501862 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:28:26.501981 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:28:27.502197 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:28:27.502257 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:27.502699 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:27.502720 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:27.502733 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:28.502914 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:28.506770 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:28.518141 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:28.518160 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:28.518770 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:28.518784 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:28.673475 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c021
2024-05-06 11:28:28.673507 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:28.673529 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:28.673542 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c021
2024-05-06 11:28:28.673960 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:28.684847 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:28.696129 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:28.707403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:28.718688 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:28.729337 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:28.729366 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:28.731017 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:28.742376 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:28.742928 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:28.742955 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:28.742977 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:28.743197 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:29.261584 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:29.261615 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:29.261621 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:29.262020 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:29.262028 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:29.262035 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:30.262050 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:30.265964 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:30.277392 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:30.277428 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:30.278046 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:30.278064 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:30.432632 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c081
2024-05-06 11:28:30.432694 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:30.432709 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:30.432723 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c081
2024-05-06 11:28:30.433138 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:30.443712 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:30.454994 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:30.465923 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:30.476858 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:30.487829 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:30.487852 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:30.489492 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:30.500867 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:30.501398 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:30.501422 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:30.501445 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:30.501664 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:31.019655 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:31.019718 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:31.019735 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:31.020159 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:31.020184 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:31.020197 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:32.020512 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:32.024354 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:32.036065 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:32.036100 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:32.036708 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:32.036724 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:32.191223 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c241
2024-05-06 11:28:32.191263 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:32.191278 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:32.191293 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c241
2024-05-06 11:28:32.191717 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:32.202282 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:32.213561 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:32.224841 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:32.236136 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:32.247102 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:32.247125 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:32.248763 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:32.260165 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:32.260697 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:32.260722 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:32.260745 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:32.260970 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:32.311393 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.331650 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.351958 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.372272 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.392598 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.412875 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.433185 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.453505 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.473768 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.494106 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.514445 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.534718 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.555050 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:32.555076 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:28:32.555193 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:28:32.555318 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:28:33.555406 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:28:33.555493 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:33.555940 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:33.555981 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:33.555994 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:34.556284 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:34.560228 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:34.571956 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:34.571983 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:34.572602 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:34.572622 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:34.727316 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c001
2024-05-06 11:28:34.727367 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:34.727398 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:34.727414 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c001
2024-05-06 11:28:34.727838 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:34.738409 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:34.749702 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:34.760977 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:34.771933 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:34.782920 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:34.782943 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:34.784546 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:34.795983 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:34.796513 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:34.796539 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:34.796563 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:34.796788 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:35.314866 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:35.314938 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:35.314954 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:35.315404 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:35.315427 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:35.315441 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:36.315500 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:36.319451 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:36.330821 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:36.330841 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:36.331442 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:36.331459 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:36.486199 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c241
2024-05-06 11:28:36.486248 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:36.486264 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:36.486286 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c241
2024-05-06 11:28:36.486721 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:36.497252 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:36.508556 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:36.519858 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:36.531139 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:36.542094 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:36.542117 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:36.543715 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:36.555130 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:36.555660 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:36.555685 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:36.555713 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:36.555931 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:37.074826 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:37.074894 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:37.074913 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:37.075335 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:37.075355 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:37.075368 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:38.075608 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:38.079518 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:38.091211 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:38.091236 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:38.091853 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:38.091869 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:38.318249 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c0a1
2024-05-06 11:28:38.318304 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:38.318340 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:38.318361 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c0a1
2024-05-06 11:28:38.318817 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:38.329711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:38.340699 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:38.351964 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:38.363252 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:38.374245 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:38.374284 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:38.375950 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:38.387661 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:38.388206 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:38.388240 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:38.388276 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:38.388514 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:38.906574 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:38.906656 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:38.906679 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:38.907128 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:38.907155 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:38.907182 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:39.907480 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:39.911394 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:39.922752 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:39.922782 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:39.923397 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:39.923412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:40.077659 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c241
2024-05-06 11:28:40.077718 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:40.077740 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:40.077762 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c241
2024-05-06 11:28:40.078201 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:40.088797 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:40.099792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:40.110794 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:40.121766 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:40.132751 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:40.132779 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:40.134451 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:40.146149 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:40.146708 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:40.146736 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:40.146772 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:40.147009 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:40.665171 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:40.665223 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:40.665239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:40.665666 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:40.665695 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:40.665707 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:41.666090 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:41.670007 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:41.681402 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:41.681421 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:41.682021 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:41.682033 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:41.836402 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c2e1
2024-05-06 11:28:41.836440 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:41.836455 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:41.836487 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c2e1
2024-05-06 11:28:41.836908 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:41.847764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:41.859051 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:41.869995 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:41.881294 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:41.892254 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:41.892276 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:41.893961 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:41.905663 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:41.906190 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:41.906213 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:41.906236 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:41.906460 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:42.424056 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:42.424130 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:42.424147 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:42.424578 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:42.424597 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:42.424609 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:43.424658 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:43.428565 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:43.439932 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:43.439952 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:43.440555 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:43.440573 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:43.594765 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c021
2024-05-06 11:28:43.594822 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:43.594839 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:43.594858 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c021
2024-05-06 11:28:43.595272 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:43.605842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:43.616790 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:43.628072 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:43.639344 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:43.650320 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:43.650342 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:43.651983 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:43.663363 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:43.663900 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:43.663924 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:43.663951 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:43.664169 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:44.182173 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:44.182262 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:44.182287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:44.182711 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:44.182736 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:44.182749 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:45.182864 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:45.186707 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:45.198442 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:45.198472 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:45.199105 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:45.199123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:45.353949 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c241
2024-05-06 11:28:45.354007 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:45.354033 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:45.354047 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c241
2024-05-06 11:28:45.354473 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:45.365107 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:45.376169 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:45.387496 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:45.398470 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:45.409462 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:45.409492 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:45.411135 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:45.422513 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:45.423044 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:45.423073 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:45.423102 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:45.423328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:45.940966 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:45.941042 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:45.941056 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:45.941496 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:45.941521 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:45.941540 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:46.941908 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:46.945747 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:46.957428 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:46.957453 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:46.958055 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:46.958067 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:47.112342 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c2e1
2024-05-06 11:28:47.112443 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:47.112475 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:47.112490 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c2e1
2024-05-06 11:28:47.112915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:47.123504 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:47.134763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:47.145700 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:47.156644 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:47.167620 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:47.167642 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:47.169279 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:47.180666 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:47.181199 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:47.181221 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:47.181244 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:47.181464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:47.231887 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.252168 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.272502 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.292832 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.313227 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.333521 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.353793 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.374041 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.394307 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.414718 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:28:47.414749 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:28:47.414866 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:28:47.414990 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:28:48.415139 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:28:48.415206 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:48.415655 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:48.415687 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:48.415699 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:49.416012 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:49.419862 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:49.431590 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:49.431608 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:49.432217 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:49.432230 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:49.586447 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c021
2024-05-06 11:28:49.586497 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:49.586515 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:49.586530 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c021
2024-05-06 11:28:49.586951 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:49.597505 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:49.608493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:49.619425 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:49.630713 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:49.641669 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:49.641692 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:49.643330 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:49.655024 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:49.655552 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:49.655578 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:49.655601 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:49.655825 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:50.173897 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:50.173975 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:50.173997 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:50.174430 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:50.174450 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:50.174462 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:51.174651 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:51.178621 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:51.189998 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:51.190020 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:51.190624 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:51.190643 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:51.344903 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c2c1
2024-05-06 11:28:51.344950 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:51.344966 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:51.344987 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c2c1
2024-05-06 11:28:51.345409 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:51.355979 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:51.366915 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:51.377864 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:51.388823 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:51.399494 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:51.399517 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:51.401163 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:51.412521 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:51.413068 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:51.413092 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:51.413120 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:51.413337 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:51.931749 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:51.931802 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:51.931825 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:51.932247 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:51.932269 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:51.932301 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:52.932373 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:52.936300 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:52.948014 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:52.948041 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:52.948666 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:52.948686 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:53.103300 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c381
2024-05-06 11:28:53.103366 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:53.103410 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:53.103425 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c381
2024-05-06 11:28:53.103841 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:53.114410 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:53.125694 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:53.136961 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:53.147916 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:53.158887 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:53.158916 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:53.160556 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:53.171941 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:53.172466 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:53.172494 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:53.172516 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:53.172734 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:53.690749 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:53.690811 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:53.690826 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:53.691247 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:53.691269 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:53.691288 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:54.691634 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:54.695545 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:54.707024 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:54.707097 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:54.707724 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:54.707765 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:54.862393 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c1a1
2024-05-06 11:28:54.862467 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:54.862481 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:54.862496 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c1a1
2024-05-06 11:28:54.862915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:54.873500 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:54.884493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:54.895763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:54.906711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:54.917396 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:54.917418 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:54.919014 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:54.930390 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:54.930924 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:54.930947 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:54.930979 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:54.931201 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:55.448837 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:55.448894 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:55.448911 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:55.449336 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:55.449363 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:55.449375 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:56.449504 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:56.453474 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:56.464882 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:56.464914 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:56.465540 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:56.465562 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:56.619828 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c021
2024-05-06 11:28:56.619876 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:56.619893 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:56.619907 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c021
2024-05-06 11:28:56.620330 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:56.630864 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:56.641843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:56.652794 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:56.663781 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:56.674758 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:56.674784 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:56.676392 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:56.688111 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:56.688667 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:56.688695 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:56.688718 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:56.688945 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:57.207008 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:57.207075 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:57.207091 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:57.207524 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:57.207554 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:57.207567 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:58.207811 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:58.211667 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:58.223323 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:58.223343 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:58.223948 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:58.223967 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:28:58.378476 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c1a1
2024-05-06 11:28:58.378531 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:28:58.378549 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:28:58.378572 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c1a1
2024-05-06 11:28:58.378991 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:28:58.389577 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:28:58.400569 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:28:58.411519 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:28:58.422492 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:28:58.433133 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:28:58.433156 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:28:58.434806 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:28:58.446185 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:28:58.446719 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:28:58.446744 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:58.446772 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:28:58.446992 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:28:58.965408 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:28:58.965457 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:28:58.965479 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:28:58.965903 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:28:58.965925 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:28:58.965938 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:28:59.966227 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:28:59.970102 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:28:59.981514 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:28:59.981548 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:28:59.982159 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:28:59.982173 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:00.136563 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:29:00.136607 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:00.136629 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:00.136643 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:29:00.137061 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:00.147612 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:00.158907 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:00.169862 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:00.180840 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:00.191824 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:00.191855 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:00.193513 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:00.205226 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:00.205760 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:00.205792 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:00.205815 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:00.206036 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:00.723868 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:00.723932 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:00.723946 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:00.724369 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:00.724408 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:00.724429 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:01.724588 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:01.728449 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:01.739822 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:01.739849 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:01.740454 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:01.740470 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:01.895052 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c021
2024-05-06 11:29:01.895103 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:01.895117 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:01.895132 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c021
2024-05-06 11:29:01.895547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:01.906406 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:01.917347 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:01.928607 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:01.939548 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:01.950185 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:01.950206 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:01.951848 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:01.963234 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:01.963765 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:01.963789 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:01.963813 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:01.964031 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:02.481620 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:02.481659 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:02.481674 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:02.482094 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:02.482119 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:02.482132 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:03.482424 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:03.486315 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:03.498007 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:03.498025 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:03.498633 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:03.498646 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:03.652981 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c241
2024-05-06 11:29:03.653021 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:03.653037 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:03.653052 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c241
2024-05-06 11:29:03.653471 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:03.664337 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:03.675274 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:03.686223 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:03.697203 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:03.707845 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:03.707867 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:03.709459 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:03.721169 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:03.721695 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:03.721719 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:03.721742 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:03.721965 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:04.239963 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:04.240015 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:04.240029 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:04.240454 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:04.240472 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:04.240485 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:05.240525 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:05.244435 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:05.256155 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:05.256185 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:05.256810 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:05.256837 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:05.411600 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c381
2024-05-06 11:29:05.411637 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:05.411652 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:05.411672 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c381
2024-05-06 11:29:05.412086 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:05.422641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:05.433907 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:05.445204 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:05.456476 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:05.467469 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:05.467492 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:05.469083 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:05.480428 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:05.480954 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:05.480976 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:05.481005 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:05.481224 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:05.999477 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:05.999542 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:05.999566 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:05.999991 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:06.000011 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:06.000041 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:07.000208 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:07.004077 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:07.015443 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:07.015465 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:07.016071 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:07.016085 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:07.170503 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c381
2024-05-06 11:29:07.170567 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:07.170600 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:07.170615 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c381
2024-05-06 11:29:07.171034 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:07.181908 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:07.193202 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:07.204202 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:07.215192 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:07.226181 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:07.226211 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:07.227927 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:07.239327 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:07.239863 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:07.239901 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:07.239924 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:07.240143 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:07.758211 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:07.758277 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:07.758292 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:07.758718 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:07.758746 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:07.758765 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:08.758845 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:08.762736 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:08.774396 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:08.774422 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:08.775022 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:08.775034 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:08.929358 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c2e1
2024-05-06 11:29:08.929434 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:08.929449 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:08.929464 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c2e1
2024-05-06 11:29:08.929879 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:08.940786 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:08.951801 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:08.962803 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:08.973792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:08.984468 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:08.984490 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:08.986130 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:08.997527 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:08.998064 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:08.998087 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:08.998110 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:08.998331 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:09.516408 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:09.516464 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:09.516480 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:09.516905 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:09.516933 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:09.516945 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:10.517308 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:10.521259 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:10.532645 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:10.532665 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:10.533274 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:10.533290 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:10.688033 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c021
2024-05-06 11:29:10.688073 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:10.688089 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:10.688104 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c021
2024-05-06 11:29:10.688527 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:10.699414 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:10.710692 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:10.721642 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:10.732902 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:10.743541 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:10.743564 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:10.745156 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:10.756563 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:10.757117 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:10.757142 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:10.757165 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:10.757398 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:11.275227 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:11.275303 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:11.275320 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:11.275761 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:11.275782 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:11.275795 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:12.276100 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:12.280045 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:12.291689 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:12.291709 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:12.292311 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:12.292329 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:12.446985 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c021
2024-05-06 11:29:12.447036 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:12.447055 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:12.447077 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c021
2024-05-06 11:29:12.447498 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:12.458052 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:12.469066 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:12.480069 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:12.491049 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:12.502026 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:12.502068 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:12.503668 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:12.515046 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:12.515587 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:12.515612 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:12.515641 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:12.515861 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:13.034796 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:13.034873 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:13.034900 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:13.035351 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:13.035401 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:13.035425 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:14.035602 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:14.039502 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:14.051206 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:14.051234 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:14.051870 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:14.051891 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:14.206814 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c021
2024-05-06 11:29:14.206864 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:14.206897 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:14.206918 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c021
2024-05-06 11:29:14.207356 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:14.218265 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:14.229578 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:14.240559 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:14.251850 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:14.262525 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:14.262558 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:14.264121 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:14.275524 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:14.276082 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:14.276114 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:14.276150 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:14.276405 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:14.795101 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:14.795174 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:14.795194 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:14.795667 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:14.795699 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:14.795728 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:15.795903 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:15.799826 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:15.811225 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:15.811262 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:15.811892 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:15.811912 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:15.966567 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c2e1
2024-05-06 11:29:15.966632 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:15.966647 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:15.966662 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c2e1
2024-05-06 11:29:15.967079 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:15.977672 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:15.988643 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:15.999930 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:16.010916 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:16.021616 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:16.021639 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:16.023279 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:16.034664 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:16.035196 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:16.035219 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:16.035242 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:16.035462 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:16.553476 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:16.553534 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:16.553551 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:16.553979 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:16.554005 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:16.554023 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:17.554117 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:17.558025 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:17.569693 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:17.569712 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:17.570319 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:17.570332 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:17.724652 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:29:17.724687 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:17.724702 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:17.724717 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:29:17.725143 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:17.735709 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:17.746702 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:17.757675 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:17.768647 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:17.779322 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:17.779348 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:17.780903 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:17.792291 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:17.792820 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:17.792845 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:17.792868 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:17.793094 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:17.843533 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.863908 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.884217 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.904536 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.924931 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.945264 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.965609 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:17.985901 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.006257 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.026595 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.046834 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.067192 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.087516 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:29:18.087542 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:29:18.087661 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:29:18.087781 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:29:19.087926 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:29:19.087992 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:19.088451 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:19.088486 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:19.088506 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:20.088573 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:20.092510 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:20.103887 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:20.103905 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:20.104507 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:20.104521 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:20.259073 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c021
2024-05-06 11:29:20.259135 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:20.259152 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:20.259166 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c021
2024-05-06 11:29:20.259606 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:20.270500 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:20.281495 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:20.292493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:20.303765 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:20.314756 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:20.314780 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:20.316425 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:20.327813 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:20.328347 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:20.328372 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:20.328402 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:20.328633 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:20.847267 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:20.847327 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:20.847341 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:20.847768 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:20.847784 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:20.847796 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:21.847848 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:21.851753 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:21.863171 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:21.863200 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:21.863822 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:21.863849 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:22.018259 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c381
2024-05-06 11:29:22.018332 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:22.018350 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:22.018367 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c381
2024-05-06 11:29:22.018799 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:22.029345 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:22.040330 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:22.051618 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:22.062571 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:22.073255 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:22.073289 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:22.074889 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:22.086623 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:22.087161 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:22.087186 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:22.087211 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:22.087452 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:22.606346 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:22.606417 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:22.606444 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:22.606885 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:22.606911 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:22.606924 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:23.606989 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:23.610807 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:23.622499 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:23.622519 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:23.623126 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:23.623138 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:23.777449 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c021
2024-05-06 11:29:23.777505 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:23.777530 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:23.777544 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c021
2024-05-06 11:29:23.777959 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:23.788524 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:23.799847 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:23.811126 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:23.822398 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:23.833043 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:23.833071 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:23.834715 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:23.846101 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:23.846629 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:23.846659 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:23.846681 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:23.846900 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:24.364684 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:24.364767 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:24.364782 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:24.365208 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:24.365231 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:24.365249 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:25.365552 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:25.369493 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:25.380882 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:25.380930 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:25.381570 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:25.381594 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:25.535920 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c2e1
2024-05-06 11:29:25.535990 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:25.536005 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:25.536019 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c2e1
2024-05-06 11:29:25.536454 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:25.547352 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:25.558323 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:25.569606 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:25.580551 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:25.591549 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:25.591572 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:25.593161 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:25.604871 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:25.605407 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:25.605432 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:25.605456 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:25.605675 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:26.123850 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:26.123908 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:26.123925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:26.124371 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:26.124423 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:26.124435 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:27.124674 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:27.128569 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:27.139915 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:27.139933 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:27.140542 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:27.140558 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:27.294904 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c001
2024-05-06 11:29:27.294942 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:27.294957 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:27.294971 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c001
2024-05-06 11:29:27.295408 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:27.305974 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:27.317254 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:27.328198 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:27.339154 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:27.349857 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:27.349891 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:27.351533 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:27.363235 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:27.363765 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:27.363811 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:27.363836 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:27.364061 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:27.883160 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:27.883231 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:27.883248 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:27.883683 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:27.883704 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:27.883723 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:28.883979 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:28.887935 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:28.899290 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:28.899310 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:28.899917 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:28.899937 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:29.054696 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c081
2024-05-06 11:29:29.054759 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:29.054776 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:29.054792 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c081
2024-05-06 11:29:29.055210 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:29.065777 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:29.076814 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:29.087795 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:29.098758 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:29.109463 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:29.109499 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:29.111122 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:29.122613 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:29.123164 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:29.123188 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:29.123217 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:29.123444 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:29.642168 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:29.642218 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:29.642240 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:29.642665 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:29.642700 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:29.642713 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:30.642913 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:30.646858 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:30.658373 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:30.658410 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:30.659028 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:30.659065 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:30.813804 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c081
2024-05-06 11:29:30.813863 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:30.813885 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:30.813897 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c081
2024-05-06 11:29:30.814311 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:30.824861 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:30.835850 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:30.846787 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:30.857758 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:30.868392 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:30.868421 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:30.870062 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:30.881472 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:30.882021 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:30.882051 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:30.882074 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:30.882292 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:31.400315 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:31.400403 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:31.400436 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:31.400862 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:31.400886 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:31.400899 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:32.401287 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:32.405159 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:32.416896 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:32.416936 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:32.417565 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:32.417586 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:32.571897 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c3e1
2024-05-06 11:29:32.571950 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:32.571974 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:32.571987 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c3e1
2024-05-06 11:29:32.572407 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:32.582975 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:32.593925 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:32.605212 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:32.616478 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:32.627454 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:32.627491 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:32.629080 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:32.640448 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:32.641002 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:32.641032 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:32.641055 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:32.641281 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:33.159239 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:33.159323 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:33.159337 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:33.159766 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:33.159792 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:33.159810 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:34.159932 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:34.163858 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:34.175205 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:34.175232 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:34.175833 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:34.175847 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:34.330133 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c021
2024-05-06 11:29:34.330193 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:34.330207 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:34.330221 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c021
2024-05-06 11:29:34.330644 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:34.341196 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:34.352127 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:34.363062 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:34.374345 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:34.384982 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:34.385003 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:34.386645 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:34.398006 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:34.398545 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:34.398568 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:34.398592 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:34.398810 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:34.916959 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:34.917018 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:34.917034 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:34.917452 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:34.917468 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:34.917475 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:35.917495 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:35.921349 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:35.933064 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:35.933082 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:35.933698 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:35.933712 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:36.088239 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c021
2024-05-06 11:29:36.088291 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:36.088308 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:36.088322 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c021
2024-05-06 11:29:36.088744 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:36.099627 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:36.110906 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:36.122188 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:36.133131 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:36.144095 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:36.144117 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:36.145705 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:36.157082 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:36.157608 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:36.157631 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:36.157654 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:36.157879 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:36.675679 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:36.675733 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:36.675750 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:36.676179 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:36.676198 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:36.676211 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:37.676336 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:37.680299 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:37.691995 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:37.692020 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:37.692625 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:37.692644 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:37.846896 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c3e1
2024-05-06 11:29:37.846950 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:37.846968 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:37.846990 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c3e1
2024-05-06 11:29:37.847406 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:37.857953 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:37.868895 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:37.879840 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:37.891120 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:37.901763 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:37.901784 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:37.903422 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:37.914801 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:37.915328 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:37.915349 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:37.915373 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:37.915609 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:38.433266 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:38.433339 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:38.433357 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:38.433812 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:38.433845 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:38.433858 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:39.433902 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:39.437765 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:39.449152 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:39.449182 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:39.449806 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:39.449835 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:39.604168 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c381
2024-05-06 11:29:39.604223 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:39.604248 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:39.604273 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c381
2024-05-06 11:29:39.604700 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:39.615257 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:39.626221 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:39.637216 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:39.648195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:39.659186 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:39.659215 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:39.660825 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:39.672515 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:39.673046 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:39.673068 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:39.673095 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:39.673314 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:40.191397 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:40.191480 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:40.191504 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:40.191928 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:40.191945 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:40.191958 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:41.192167 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:41.196048 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:41.207440 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:41.207486 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:41.208112 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:41.208132 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:41.362553 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c241
2024-05-06 11:29:41.362611 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:41.362635 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:41.362649 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c241
2024-05-06 11:29:41.363065 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:41.373608 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:41.384558 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:41.395841 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:41.407128 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:41.418105 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:41.418133 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:41.419772 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:41.431150 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:41.431694 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:41.431723 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:41.431745 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:41.431964 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:41.949895 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:41.949965 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:41.949988 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:41.950460 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:41.950494 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:41.950523 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:42.950552 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:42.954462 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:42.965836 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:42.965864 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:42.966488 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:42.966505 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:43.120903 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c1a1
2024-05-06 11:29:43.120978 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:43.121001 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:43.121023 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c1a1
2024-05-06 11:29:43.121464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:43.132348 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:43.143343 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:43.154628 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:43.165565 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:43.176546 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:43.176570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:43.178158 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:43.189528 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:43.190061 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:43.190082 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:43.190105 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:43.190324 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:43.707941 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:43.707997 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:43.708021 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:43.708473 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:43.708514 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:43.708534 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:44.708912 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:44.712847 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:44.724479 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:44.724504 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:44.725122 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:44.725142 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:44.879888 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c1a1
2024-05-06 11:29:44.879946 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:44.879971 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:44.879993 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c1a1
2024-05-06 11:29:44.880455 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:44.891077 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:44.902052 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:44.913048 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:44.924055 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:44.934754 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:44.934781 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:44.936504 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:44.947886 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:44.948428 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:44.948458 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:44.948495 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:44.948742 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:45.467040 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:45.467138 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:45.467164 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:45.467658 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:45.467690 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:45.467710 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:46.467849 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:46.471728 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:46.483178 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:46.483209 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:46.483831 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:46.483860 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:46.638226 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:29:46.638255 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:46.638270 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:46.638291 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:29:46.638715 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:46.649279 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:46.660554 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:46.671851 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:46.682797 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:46.693470 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:46.693493 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:46.695145 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:46.706518 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:46.707047 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:46.707070 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:46.707097 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:46.707317 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:47.225611 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:47.225667 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:47.225687 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:47.226110 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:47.226133 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:47.226146 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:48.226356 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:48.230288 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:48.242029 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:48.242060 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:48.242701 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:48.242721 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:48.397003 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:29:48.397058 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:48.397083 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:48.397097 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:29:48.397514 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:48.408043 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:48.419001 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:48.429967 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:48.441247 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:48.451896 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:48.451923 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:48.453583 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:48.465308 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:48.465927 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:48.465967 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:48.465991 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:48.466211 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:48.983974 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:48.984036 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:48.984050 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:48.984474 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:48.984499 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:48.984518 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:49.984732 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:49.988626 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:50.000283 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:50.000312 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:50.000921 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:50.000939 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:50.155450 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c381
2024-05-06 11:29:50.155506 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:50.155520 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:50.155534 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c381
2024-05-06 11:29:50.155954 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:50.166499 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:50.177753 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:50.188692 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:50.199976 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:50.210954 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:50.210976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:50.212566 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:50.223955 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:50.224493 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:50.224518 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:50.224541 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:50.224761 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:50.742956 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:50.742998 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:50.743013 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:50.743447 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:50.743485 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:50.743499 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:51.743538 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:51.747456 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:51.758847 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:51.758869 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:51.759486 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:51.759503 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:51.913725 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c3e1
2024-05-06 11:29:51.913771 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:51.913787 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:51.913802 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c3e1
2024-05-06 11:29:51.914223 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:51.924791 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:51.935762 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:51.946701 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:51.957971 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:51.968619 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:51.968641 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:51.970277 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:51.981668 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:51.982192 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:51.982214 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:51.982237 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:51.982461 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:52.500256 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:52.500324 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:52.500341 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:52.500774 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:52.500797 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:52.500810 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:53.501108 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:53.505008 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:53.516371 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:53.516399 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:53.517006 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:53.517024 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:53.671403 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c381
2024-05-06 11:29:53.671445 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:53.671462 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:53.671482 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c381
2024-05-06 11:29:53.671897 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:53.682441 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:53.693413 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:53.704360 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:53.715329 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:53.725990 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:53.726039 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:53.727631 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:53.739007 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:53.739540 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:53.739564 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:53.739592 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:53.739811 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:54.257400 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:54.257471 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:54.257494 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:54.257917 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:54.257938 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:54.257958 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:55.258051 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:55.261936 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:55.273423 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:55.273478 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:55.274109 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:55.274127 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:55.428415 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c081
2024-05-06 11:29:55.428464 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:55.428488 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:55.428501 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c081
2024-05-06 11:29:55.428920 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:55.439491 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:55.450763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:55.462046 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:55.472992 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:55.483968 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:55.483997 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:55.485648 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:55.497011 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:55.497545 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:55.497577 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:55.497600 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:55.497819 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:56.015967 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:56.016056 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:56.016074 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:56.016504 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:56.016527 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:56.016542 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:57.016677 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:57.020542 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:57.031933 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:57.031959 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:57.032590 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:57.032607 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:57.186958 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c381
2024-05-06 11:29:57.187021 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:57.187045 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:57.187067 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c381
2024-05-06 11:29:57.187507 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:57.198055 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:57.209350 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:57.220359 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:57.231346 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:57.242065 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:57.242091 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:57.243754 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:57.255159 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:57.255712 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:57.255741 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:57.255777 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:57.256014 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:57.773744 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:57.773793 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:57.773815 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:57.774264 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:57.774299 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:57.774318 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:29:58.774627 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:29:58.778600 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:29:58.789997 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:29:58.790018 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:29:58.790637 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:29:58.790653 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:29:58.945135 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c021
2024-05-06 11:29:58.945192 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:29:58.945211 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:29:58.945226 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c021
2024-05-06 11:29:58.945663 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:29:58.956552 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:29:58.967840 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:29:58.978801 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:29:58.990134 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:29:59.001102 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:29:59.001140 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:29:59.002723 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:29:59.014092 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:29:59.014619 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:29:59.014642 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:59.014665 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:29:59.014885 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:29:59.532674 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:29:59.532726 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:29:59.532743 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:29:59.533171 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:29:59.533192 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:29:59.533204 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:00.533275 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:00.537174 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:00.548516 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:00.548538 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:00.549145 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:00.549161 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:00.703601 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c241
2024-05-06 11:30:00.703656 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:00.703679 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:00.703707 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c241
2024-05-06 11:30:00.704123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:00.714693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:00.725995 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:00.737015 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:00.747967 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:00.758960 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:00.758988 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:00.760586 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:00.772322 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:00.772855 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:00.772881 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:00.772910 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:00.773129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:01.291139 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:01.291219 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:01.291243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:01.291671 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:01.291706 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:01.291737 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:02.291829 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:02.295729 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:02.307174 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:02.307206 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:02.307837 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:02.307858 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:02.462253 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c081
2024-05-06 11:30:02.462311 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:02.462335 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:02.462349 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c081
2024-05-06 11:30:02.462765 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:02.473311 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:02.484262 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:02.495221 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:02.506217 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:02.516918 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:02.516965 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:02.518568 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:02.529974 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:02.530517 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:02.530562 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:02.530594 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:02.530815 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:03.048796 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:03.048870 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:03.048887 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:03.049311 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:03.049332 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:03.049347 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:04.049438 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:04.053278 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:04.064644 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:04.064665 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:04.065274 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:04.065288 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:04.219853 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c021
2024-05-06 11:30:04.219924 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:04.219947 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:04.219965 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c021
2024-05-06 11:30:04.220394 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:04.231009 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:04.242039 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:04.253144 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:04.264117 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:04.274833 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:04.274882 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:04.276525 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:04.288223 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:04.288755 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:04.288778 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:04.288802 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:04.289020 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:04.807252 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:04.807312 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:04.807328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:04.807756 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:04.807799 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:04.807812 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:05.808120 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:05.812087 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:05.823486 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:05.823505 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:05.824108 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:05.824122 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:05.978527 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c381
2024-05-06 11:30:05.978579 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:05.978595 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:05.978610 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c381
2024-05-06 11:30:05.979031 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:05.989567 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:06.000842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:06.011843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:06.023119 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:06.034103 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:06.034126 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:06.035776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:06.047189 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:06.047718 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:06.047742 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:06.047765 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:06.047986 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:06.565563 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:06.565615 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:06.565635 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:06.566070 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:06.566108 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:06.566122 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:07.566376 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:07.570282 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:07.581646 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:07.581669 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:07.582281 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:07.582301 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:07.736721 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c1a1
2024-05-06 11:30:07.736782 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:07.736802 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:07.736824 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c1a1
2024-05-06 11:30:07.737247 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:07.748122 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:07.759416 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:07.770701 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:07.781974 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:07.792951 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:07.792976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:07.794685 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:07.806392 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:07.806927 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:07.806957 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:07.806987 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:07.807207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:08.325330 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:08.325410 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:08.325437 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:08.325862 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:08.325884 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:08.325897 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:09.326150 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:09.330083 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:09.341757 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:09.341778 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:09.342388 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:09.342401 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:09.497249 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c381
2024-05-06 11:30:09.497303 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:09.497326 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:09.497340 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c381
2024-05-06 11:30:09.497758 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:09.508333 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:09.519331 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:09.530613 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:09.541551 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:09.552204 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:09.552233 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:09.553874 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:09.565237 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:09.565775 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:09.565808 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:09.565830 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:09.566049 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:10.083810 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:10.083893 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:10.083909 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:10.084335 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:10.084355 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:10.084376 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:11.084479 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:11.088333 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:11.099695 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:11.099717 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:11.100320 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:11.100334 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:11.254793 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c3e1
2024-05-06 11:30:11.254856 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:11.254870 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:11.254884 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c3e1
2024-05-06 11:30:11.255300 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:11.265848 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:11.276807 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:11.287742 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:11.298696 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:11.309686 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:11.309709 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:11.311302 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:11.322668 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:11.323204 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:11.323227 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:11.323250 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:11.323471 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:11.841240 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:11.841287 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:11.841303 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:11.841745 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:11.841769 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:11.841781 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:12.842119 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:12.846014 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:12.857430 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:12.857482 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:12.858105 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:12.858124 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:13.012466 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c241
2024-05-06 11:30:13.012519 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:13.012536 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:13.012551 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c241
2024-05-06 11:30:13.012970 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:13.023872 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:13.035207 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:13.046219 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:13.057253 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:13.067925 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:13.067949 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:13.069623 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:13.081086 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:13.081618 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:13.081643 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:13.081666 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:13.081895 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:13.600216 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:13.600271 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:13.600287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:13.600719 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:13.600748 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:13.600761 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:14.601114 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:14.605024 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:14.616710 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:14.616736 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:14.617349 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:14.617370 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:14.772432 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c021
2024-05-06 11:30:14.772499 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:14.772516 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:14.772537 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c021
2024-05-06 11:30:14.772951 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:14.783499 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:14.794792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:14.805768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:14.816705 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:14.827674 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:14.827696 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:14.829293 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:14.840663 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:14.841189 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:14.841211 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:14.841240 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:14.841458 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:15.359463 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:15.359527 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:15.359549 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:15.359980 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:15.360007 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:15.360020 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:16.360258 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:16.364128 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:16.375541 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:16.375570 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:16.376194 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:16.376211 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:16.530454 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c081
2024-05-06 11:30:16.530502 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:16.530526 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:16.530540 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c081
2024-05-06 11:30:16.530960 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:16.541520 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:16.552510 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:16.563519 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:16.574497 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:16.585468 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:16.585497 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:16.587105 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:16.598825 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:16.599355 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:16.599395 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:16.599420 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:16.599640 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:17.117809 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:17.117901 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:17.117934 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:17.118364 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:17.118406 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:17.118428 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:18.118721 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:18.122594 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:18.134281 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:18.134306 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:18.134909 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:18.134924 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:18.289453 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c381
2024-05-06 11:30:18.289511 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:18.289526 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:18.289541 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c381
2024-05-06 11:30:18.289962 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:18.300853 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:18.311841 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:18.323115 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:18.334407 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:18.345398 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:18.345422 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:18.347010 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:18.358398 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:18.358932 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:18.358953 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:18.358977 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:18.359195 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:18.877559 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:18.877612 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:18.877629 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:18.878142 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:18.878175 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:18.878187 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:19.878376 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:19.882301 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:19.893988 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:19.894008 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:19.894612 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:19.894627 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:20.049224 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c081
2024-05-06 11:30:20.049296 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:20.049324 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:20.049347 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c081
2024-05-06 11:30:20.049835 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:20.060406 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:20.071397 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:20.082687 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:20.093971 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:20.104947 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:20.104977 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:20.106547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:20.117949 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:20.118492 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:20.118523 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:20.118560 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:20.118806 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:20.636478 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:20.636533 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:20.636558 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:20.637014 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:20.637041 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:20.637061 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:21.637152 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:21.641029 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:21.652372 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:21.652399 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:21.653003 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:21.653020 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:21.889509 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c281
2024-05-06 11:30:21.889549 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:21.889565 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:21.889585 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c281
2024-05-06 11:30:21.890002 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:21.900567 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:21.911856 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:21.923150 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:21.934125 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:21.944779 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:21.944802 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:21.946445 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:21.957817 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:21.958347 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:21.958370 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:21.958411 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:21.958631 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:22.476290 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:22.476366 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:22.476407 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:22.476832 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:22.476855 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:22.476868 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:23.476996 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:23.480905 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:23.492277 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:23.492296 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:23.492911 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:23.492930 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:23.647201 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c2e1
2024-05-06 11:30:23.647242 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:23.647265 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:23.647279 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c2e1
2024-05-06 11:30:23.647699 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:23.658252 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:23.669212 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:23.680176 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:23.691136 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:23.701799 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:23.701856 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:23.703466 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:23.715149 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:23.715686 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:23.715715 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:23.715737 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:23.715956 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:24.233560 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:24.233628 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:24.233642 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:24.234066 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:24.234087 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:24.234106 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:25.234422 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:25.238330 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:25.249723 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:25.249759 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:25.250390 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:25.250410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:25.404983 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c381
2024-05-06 11:30:25.405032 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:25.405046 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:25.405077 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c381
2024-05-06 11:30:25.405498 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:25.416044 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:25.427321 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:25.438607 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:25.449547 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:25.460195 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:25.460221 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:25.461867 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:25.473235 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:25.473781 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:25.473807 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:25.473830 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:25.474052 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:25.524524 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.544855 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.565192 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.585555 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.605889 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.626165 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.646466 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.666731 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.687037 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.707287 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.727607 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.747876 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.768191 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:30:25.768219 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:30:25.768324 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:30:25.768435 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:30:26.768682 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:30:26.768755 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:26.769342 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:26.769372 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:26.769427 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:27.769473 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:27.773390 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:27.784775 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:27.784814 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:27.785455 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:27.785478 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:27.939755 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c021
2024-05-06 11:30:27.939820 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:27.939845 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:27.939866 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c021
2024-05-06 11:30:27.940306 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:27.951200 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:27.962194 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:27.973192 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:27.984137 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:27.994843 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:27.994868 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:27.996528 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:28.008259 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:28.008831 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:28.008862 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:28.008899 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:28.009136 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:28.527292 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:28.527347 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:28.527363 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:28.527806 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:28.527832 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:28.527845 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:29.528132 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:29.532038 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:29.543412 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:29.543437 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:29.544056 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:29.544075 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:29.698285 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c241
2024-05-06 11:30:29.698327 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:29.698342 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:29.698356 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c241
2024-05-06 11:30:29.698781 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:29.709356 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:29.720700 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:29.731974 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:29.743268 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:29.754268 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:29.754299 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:29.756018 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:29.767401 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:29.767933 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:29.767957 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:29.767980 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:29.768205 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:30.286190 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:30.286264 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:30.286281 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:30.286716 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:30.286742 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:30.286755 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:31.286924 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:31.290829 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:31.302251 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:31.302280 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:31.302903 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:31.302931 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:31.457220 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c381
2024-05-06 11:30:31.457253 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:31.457268 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:31.457290 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c381
2024-05-06 11:30:31.457706 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:31.468269 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:31.479546 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:31.490844 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:31.502121 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:31.512773 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:31.512798 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:31.514396 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:31.526100 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:31.526627 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:31.526652 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:31.526680 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:31.526897 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:32.044431 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:32.044517 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:32.044633 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:32.045060 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:32.045082 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:32.045095 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:33.045294 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:33.049267 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:33.060665 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:33.060695 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:33.061315 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:33.061334 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:33.215876 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c021
2024-05-06 11:30:33.215936 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:33.215960 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:33.215973 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c021
2024-05-06 11:30:33.216402 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:33.226981 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:33.237944 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:33.248924 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:33.259859 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:33.270842 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:33.270870 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:33.272464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:33.284164 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:33.284697 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:33.284727 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:33.284750 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:33.284968 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:33.802800 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:33.802865 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:33.802879 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:33.803305 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:33.803337 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:33.803358 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:34.803690 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:34.807595 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:34.819282 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:34.819308 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:34.819907 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:34.819921 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:34.974130 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c1a1
2024-05-06 11:30:34.974196 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:34.974211 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:34.974225 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c1a1
2024-05-06 11:30:34.974641 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:34.985195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:34.996144 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:35.007420 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:35.018407 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:35.029410 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:35.029433 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:35.031117 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:35.042511 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:35.043045 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:35.043069 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:35.043092 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:35.043312 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:35.561313 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:35.561361 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:35.561425 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:35.561857 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:35.561885 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:35.561897 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:36.562242 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:36.566135 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:36.577497 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:36.577522 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:36.578136 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:36.578153 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:36.732556 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c081
2024-05-06 11:30:36.732599 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:36.732614 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:36.732629 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c081
2024-05-06 11:30:36.733049 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:36.743905 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:36.755187 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:36.766125 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:36.777067 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:36.788050 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:36.788072 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:36.789660 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:36.801018 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:36.801544 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:36.801568 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:36.801591 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:36.801816 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:37.319612 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:37.319683 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:37.319700 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:37.320128 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:37.320150 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:37.320163 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:38.320218 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:38.324129 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:38.335499 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:38.335519 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:38.336121 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:38.336137 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:38.490428 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c081
2024-05-06 11:30:38.490491 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:38.490509 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:38.490529 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c081
2024-05-06 11:30:38.490944 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:38.501502 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:38.512466 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:38.523421 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:38.534698 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:38.545333 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:38.545357 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:38.547005 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:38.558369 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:38.558906 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:38.558930 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:38.558959 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:38.559178 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:39.076923 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:39.076992 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:39.077011 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:39.077444 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:39.077467 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:39.077480 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:40.077698 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:40.081644 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:40.093019 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:40.093039 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:40.093642 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:40.093661 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:40.247849 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c021
2024-05-06 11:30:40.247879 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:40.247901 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:40.247914 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c021
2024-05-06 11:30:40.248328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:40.259191 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:40.270479 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:40.281768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:40.292757 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:40.303750 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:40.303778 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:40.305415 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:40.316793 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:40.317319 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:40.317347 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:40.317369 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:40.317602 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:40.835615 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:40.835687 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:40.835701 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:40.836126 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:40.836148 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:40.836167 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:41.836209 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:41.840112 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:41.851489 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:41.851521 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:41.852141 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:41.852157 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:42.006542 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c241
2024-05-06 11:30:42.006595 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:42.006619 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:42.006640 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c241
2024-05-06 11:30:42.007079 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:42.017970 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:42.028921 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:42.039920 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:42.050923 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:42.061619 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:42.061646 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:42.063259 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:42.074664 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:42.075218 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:42.075246 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:42.075283 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:42.075522 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:42.594076 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:42.594129 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:42.594145 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:42.594572 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:42.594603 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:42.594633 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:43.594920 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:43.598880 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:43.610603 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:43.610630 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:43.611251 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:43.611273 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:43.765588 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c021
2024-05-06 11:30:43.765646 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:43.765664 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:43.765678 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c021
2024-05-06 11:30:43.766108 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:43.776661 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:43.787651 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:43.798670 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:43.809980 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:43.820958 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:43.820982 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:43.822579 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:43.833963 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:43.834499 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:43.834532 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:43.834556 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:43.834783 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:44.353097 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:44.353153 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:44.353168 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:44.353603 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:44.353628 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:44.353640 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:45.354000 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:45.357907 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:45.369270 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:45.369296 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:45.369911 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:45.369936 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:45.524331 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c241
2024-05-06 11:30:45.524399 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:45.524418 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:45.524439 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c241
2024-05-06 11:30:45.524858 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:45.535445 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:45.546425 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:45.557418 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:45.568352 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:45.579045 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:45.579068 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:45.580620 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:45.592018 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:45.592546 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:45.592572 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:45.592599 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:45.592819 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:46.111319 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:46.111415 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:46.111439 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:46.111863 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:46.111888 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:46.111901 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:47.112256 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:47.116154 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:47.127526 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:47.127554 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:47.128174 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:47.128190 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:47.282806 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c001
2024-05-06 11:30:47.282869 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:47.282894 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:47.282908 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c001
2024-05-06 11:30:47.283323 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:47.294186 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:47.305126 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:47.316403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:47.327687 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:47.338662 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:47.338688 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:47.340272 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:47.351662 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:47.352186 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:47.352215 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:47.352237 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:47.352455 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:47.869894 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:47.869961 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:47.869975 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:47.870399 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:47.870441 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:47.870461 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:48.870721 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:48.874631 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:48.886017 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:48.886041 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:48.886647 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:48.886662 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:49.041789 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:30:49.041857 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:49.041874 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:49.041888 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:30:49.042314 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:49.052857 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:49.064129 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:49.075124 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:49.086069 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:49.096753 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:49.096776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:49.098426 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:49.109898 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:49.110461 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:49.110491 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:49.110530 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:49.110756 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:49.629652 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:49.629699 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:49.629714 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:49.630138 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:49.630166 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:49.630178 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:50.630414 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:50.634329 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:50.645694 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:50.645714 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:50.646317 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:50.646330 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:50.800615 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c021
2024-05-06 11:30:50.800674 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:50.800692 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:50.800707 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c021
2024-05-06 11:30:50.801128 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:50.811712 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:50.822712 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:50.833975 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:50.844918 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:50.855894 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:50.855917 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:50.857560 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:50.868952 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:50.869494 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:50.869520 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:50.869543 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:50.869767 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:51.387712 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:51.387789 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:51.387806 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:51.388236 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:51.388256 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:51.388268 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:52.388629 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:52.392554 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:52.403935 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:52.403959 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:52.404570 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:52.404591 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:52.558943 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c381
2024-05-06 11:30:52.558998 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:52.559015 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:52.559037 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c381
2024-05-06 11:30:52.559453 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:52.570325 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:52.581604 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:52.592552 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:52.603828 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:52.614812 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:52.614833 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:52.616422 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:52.627796 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:52.628321 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:52.628343 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:52.628371 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:52.628597 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:53.146822 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:53.146891 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:53.146914 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:53.147354 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:53.147375 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:53.147404 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:54.147780 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:54.151656 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:54.163053 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:54.163073 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:54.163692 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:54.163709 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:54.318174 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c381
2024-05-06 11:30:54.318229 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:54.318254 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:54.318267 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c381
2024-05-06 11:30:54.318702 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:54.329255 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:54.340565 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:54.351842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:54.363130 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:54.374099 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:54.374130 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:54.375818 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:54.387519 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:54.388055 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:54.388085 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:54.388107 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:54.388326 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:54.906210 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:54.906293 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:54.906309 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:54.906738 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:54.906764 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:54.906783 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:55.907035 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:55.910955 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:55.922653 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:55.922690 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:55.923309 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:55.923327 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:56.077795 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c241
2024-05-06 11:30:56.077862 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:56.077878 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:56.077892 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c241
2024-05-06 11:30:56.078308 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:56.088862 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:56.099843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:56.111112 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:56.122400 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:56.133397 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:56.133421 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:56.135068 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:56.146443 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:56.146977 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:56.147000 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:56.147023 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:56.147243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:56.664944 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:56.664990 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:56.665006 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:56.665430 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:56.665461 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:56.665473 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:57.665763 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:57.669709 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:57.681417 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:57.681439 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:57.682057 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:57.682071 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:57.836192 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c081
2024-05-06 11:30:57.836229 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:57.836252 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:57.836275 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c081
2024-05-06 11:30:57.836726 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:57.847621 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:57.858897 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:57.870186 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:57.881500 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:57.892182 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:57.892209 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:57.893932 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:57.905311 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:57.905858 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:57.905888 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:57.905925 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:57.906170 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:30:58.424352 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:30:58.424425 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:30:58.424473 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:30:58.424933 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:58.424960 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:30:58.424980 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:30:59.425245 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:30:59.429171 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:30:59.440858 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:30:59.440881 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:30:59.441502 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:30:59.441524 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:30:59.596041 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c1a1
2024-05-06 11:30:59.596089 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:30:59.596113 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:30:59.596141 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c1a1
2024-05-06 11:30:59.596579 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:30:59.607116 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:30:59.618416 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:30:59.629405 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:30:59.640344 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:30:59.651031 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:30:59.651056 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:30:59.652726 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:30:59.664094 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:30:59.664623 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:30:59.664647 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:30:59.664675 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:30:59.664894 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:00.182925 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:00.183007 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:00.183031 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:00.183457 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:00.183478 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:00.183491 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:01.183755 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:01.187696 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:01.199044 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:01.199064 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:01.199671 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:01.199685 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:01.354516 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c021
2024-05-06 11:31:01.354586 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:01.354610 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:01.354623 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c021
2024-05-06 11:31:01.355055 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:01.365663 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:01.376979 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:01.387986 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:01.398966 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:01.409611 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:01.409639 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:01.411272 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:01.422659 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:01.423186 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:01.423214 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:01.423236 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:01.423455 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:01.941576 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:01.941640 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:01.941654 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:01.942084 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:01.942107 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:01.942126 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:02.942255 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:02.946219 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:02.957602 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:02.957638 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:02.958264 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:02.958283 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:03.112639 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c021
2024-05-06 11:31:03.112744 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:03.112767 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:03.112789 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c021
2024-05-06 11:31:03.113225 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:03.123802 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:03.134763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:03.146034 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:03.156961 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:03.167957 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:03.167979 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:03.169516 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:03.181220 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:03.181752 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:03.181776 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:03.181799 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:03.182018 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:03.700078 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:03.700145 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:03.700161 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:03.700600 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:03.700625 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:03.700637 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:04.700783 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:04.704646 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:04.715993 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:04.716012 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:04.716614 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:04.716629 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:04.871248 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c021
2024-05-06 11:31:04.871309 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:04.871326 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:04.871340 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c021
2024-05-06 11:31:04.871764 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:04.882325 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:04.893606 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:04.904540 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:04.915494 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:04.926492 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:04.926514 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:04.928161 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:04.939882 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:04.940410 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:04.940434 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:04.940457 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:04.940682 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:05.458398 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:05.458471 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:05.458488 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:05.458921 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:05.458942 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:05.458955 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:06.459085 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:06.463012 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:06.474370 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:06.474396 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:06.474999 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:06.475016 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:06.629283 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c021
2024-05-06 11:31:06.629333 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:06.629350 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:06.629408 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c021
2024-05-06 11:31:06.629828 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:06.640695 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:06.651724 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:06.663055 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:06.674038 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:06.684693 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:06.684718 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:06.686320 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:06.698049 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:06.698595 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:06.698621 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:06.698650 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:06.698872 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:07.217311 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:07.217397 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:07.217427 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:07.217855 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:07.217878 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:07.217891 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:08.218276 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:08.222136 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:08.233581 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:08.233641 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:08.234272 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:08.234291 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:08.460462 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c201
2024-05-06 11:31:08.460514 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:08.460540 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:08.460553 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c201
2024-05-06 11:31:08.460972 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:08.471503 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:08.482472 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:08.493754 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:08.504693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:08.515331 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:08.515358 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:08.517004 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:08.528392 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:08.528920 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:08.528948 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:08.528971 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:08.529189 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:09.046671 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:09.046761 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:09.046778 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:09.047202 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:09.047223 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:09.047237 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:10.047320 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:10.051273 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:10.062664 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:10.062693 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:10.063311 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:10.063330 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:10.217843 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c1a1
2024-05-06 11:31:10.217896 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:10.217910 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:10.217924 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c1a1
2024-05-06 11:31:10.218338 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:10.229201 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:10.240198 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:10.251501 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:10.262493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:10.273193 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:10.273217 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:10.274865 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:10.286232 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:10.286773 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:10.286799 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:10.286822 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:10.287044 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:10.804700 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:10.804757 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:10.804774 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:10.805198 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:10.805232 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:10.805251 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:11.805500 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:11.809329 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:11.820695 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:11.820713 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:11.821316 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:11.821328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:11.975570 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c081
2024-05-06 11:31:11.975595 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:11.975627 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:11.975642 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c081
2024-05-06 11:31:11.976063 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:11.986642 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:11.997923 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:12.008859 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:12.019845 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:12.030817 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:12.030840 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:12.032473 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:12.044157 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:12.044698 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:12.044723 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:12.044747 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:12.044966 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:12.562791 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:12.562850 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:12.562875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:12.563311 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:12.563332 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:12.563345 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:13.563578 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:13.567503 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:13.578940 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:13.578964 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:13.579586 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:13.579606 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:13.733848 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c241
2024-05-06 11:31:13.733905 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:13.733923 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:13.733944 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c241
2024-05-06 11:31:13.734360 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:13.744910 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:13.755846 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:13.767130 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:13.778399 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:13.789388 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:13.789409 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:13.791056 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:13.802730 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:13.803266 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:13.803288 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:13.803317 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:13.803545 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:14.322047 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:14.322120 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:14.322145 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:14.322571 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:14.322598 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:14.322611 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:15.322817 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:15.326697 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:15.338059 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:15.338079 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:15.338695 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:15.338714 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:15.492970 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c081
2024-05-06 11:31:15.493003 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:15.493026 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:15.493047 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c081
2024-05-06 11:31:15.493468 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:15.504346 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:15.515292 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:15.526268 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:15.537225 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:15.547889 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:15.547917 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:15.549556 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:15.560942 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:15.561488 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:15.561519 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:15.561542 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:15.561760 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:16.079639 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:16.079713 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:16.079734 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:16.080165 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:16.080195 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:16.080210 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:17.080247 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:17.084139 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:17.095490 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:17.095512 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:17.096115 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:17.096129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:17.250389 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c021
2024-05-06 11:31:17.250471 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:17.250488 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:17.250502 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c021
2024-05-06 11:31:17.250919 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:17.261500 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:17.272793 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:17.283758 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:17.294698 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:17.305699 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:17.305722 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:17.307361 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:17.318751 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:17.319284 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:17.319306 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:17.319329 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:17.319550 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:17.838053 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:17.838103 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:17.838124 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:17.838556 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:17.838588 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:17.838600 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:18.838821 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:18.842708 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:18.854065 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:18.854084 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:18.854690 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:18.854709 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:19.008992 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c1a1
2024-05-06 11:31:19.009051 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:19.009069 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:19.009083 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c1a1
2024-05-06 11:31:19.009504 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:19.020046 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:19.030984 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:19.041920 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:19.052859 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:19.063524 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:19.063546 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:19.065183 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:19.076897 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:19.077444 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:19.077469 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:19.077492 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:19.077731 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:19.595910 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:19.595965 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:19.596065 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:19.596506 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:19.596531 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:19.596544 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:20.596860 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:20.600774 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:20.612126 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:20.612145 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:20.612750 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:20.612770 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:20.767061 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c241
2024-05-06 11:31:20.767125 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:20.767143 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:20.767166 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c241
2024-05-06 11:31:20.767599 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:20.778475 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:20.789757 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:20.801047 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:20.812323 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:20.822954 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:20.822976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:20.824570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:20.835943 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:20.836470 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:20.836495 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:20.836523 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:20.836740 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:21.354428 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:21.354502 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:21.354525 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:21.354947 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:21.354968 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:21.354981 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:22.355206 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:22.359090 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:22.370773 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:22.370793 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:22.371405 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:22.371420 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:22.525806 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c3e1
2024-05-06 11:31:22.525854 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:22.525877 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:22.525890 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c3e1
2024-05-06 11:31:22.526308 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:22.536848 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:22.548144 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:22.559114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:22.570077 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:22.580741 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:22.580779 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:22.582425 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:22.593797 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:22.594328 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:22.594357 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:22.594387 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:22.594613 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:23.112367 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:23.112453 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:23.112467 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:23.112897 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:23.112920 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:23.112938 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:24.113177 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:24.117076 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:24.128754 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:24.128780 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:24.129388 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:24.129402 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:24.283677 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c081
2024-05-06 11:31:24.283719 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:24.283733 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:24.283747 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c081
2024-05-06 11:31:24.284164 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:24.295060 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:24.306328 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:24.317268 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:24.328201 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:24.338864 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:24.338887 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:24.340527 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:24.352234 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:24.352770 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:24.352812 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:24.352836 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:24.353057 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:24.871413 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:24.871472 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:24.871489 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:24.871916 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:24.871939 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:24.871951 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:25.872196 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:25.876053 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:25.887735 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:25.887762 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:25.888395 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:25.888415 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:26.043162 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c081
2024-05-06 11:31:26.043206 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:26.043222 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:26.043236 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c081
2024-05-06 11:31:26.043658 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:26.054200 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:26.065488 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:26.076764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:26.088058 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:26.099031 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:26.099054 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:26.100664 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:26.112036 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:26.112568 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:26.112598 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:26.112622 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:26.112844 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:26.630899 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:26.630956 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:26.630973 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:26.631402 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:26.631425 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:26.631438 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:27.631753 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:27.635656 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:27.646991 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:27.647011 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:27.647627 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:27.647665 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:27.802313 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c241
2024-05-06 11:31:27.802355 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:27.802370 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:27.802409 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c241
2024-05-06 11:31:27.802826 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:27.813412 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:27.824393 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:27.835350 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:27.846290 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:27.856994 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:27.857017 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:27.858719 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:27.870079 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:27.870609 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:27.870636 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:27.870671 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:27.870892 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:28.390246 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:28.390305 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:28.390328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:28.390761 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:28.390793 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:28.390807 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:29.391105 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:29.394985 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:29.406416 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:29.406467 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:29.407093 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:29.407109 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:29.561625 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c021
2024-05-06 11:31:29.561677 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:29.561701 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:29.561715 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c021
2024-05-06 11:31:29.562131 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:29.572697 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:29.584001 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:29.594969 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:29.605911 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:29.616550 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:29.616578 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:29.618216 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:29.629589 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:29.630140 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:29.630169 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:29.630191 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:29.630412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:30.148702 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:30.148790 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:30.148811 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:30.149305 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:30.149333 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:30.149363 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:31.149619 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:31.153503 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:31.165233 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:31.165276 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:31.165929 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:31.165954 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:31.320613 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c021
2024-05-06 11:31:31.320685 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:31.320701 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:31.320715 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c021
2024-05-06 11:31:31.321131 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:31.331704 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:31.342640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:31.353921 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:31.364856 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:31.375848 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:31.375870 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:31.377459 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:31.389165 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:31.389701 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:31.389726 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:31.389749 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:31.389970 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:31.907784 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:31.907834 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:31.907850 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:31.908274 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:31.908300 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:31.908312 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:32.908541 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:32.912528 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:32.923958 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:32.923986 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:32.924624 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:32.924645 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:33.078949 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c081
2024-05-06 11:31:33.079005 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:33.079023 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:33.079038 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c081
2024-05-06 11:31:33.079461 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:33.090333 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:33.101618 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:33.112597 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:33.123936 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:33.134607 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:33.134631 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:33.136222 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:33.147650 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:33.148180 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:33.148203 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:33.148226 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:33.148456 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:33.666730 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:33.666783 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:33.666799 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:33.667230 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:33.667252 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:33.667265 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:34.667434 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:34.671401 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:34.682797 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:34.682823 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:34.683439 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:34.683461 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:34.838077 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c021
2024-05-06 11:31:34.838146 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:34.838171 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:34.838199 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c021
2024-05-06 11:31:34.838662 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:34.849548 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:34.860842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:34.872134 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:34.883122 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:34.894102 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:34.894131 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:34.895807 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:34.907216 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:34.907764 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:34.907794 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:34.907834 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:34.908070 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:35.425942 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:35.426010 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:35.426043 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:35.426509 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:35.426542 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:35.426562 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:36.426940 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:36.430825 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:36.442511 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:36.442531 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:36.443156 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:36.443173 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:36.597375 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b0_c081
2024-05-06 11:31:36.597439 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:36.597462 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:36.597476 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b0_c081
2024-05-06 11:31:36.597891 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:36.608426 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:36.619715 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:36.630970 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:36.641923 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:36.652558 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:36.652586 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:36.654172 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:36.665878 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:36.666406 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:36.666436 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:36.666458 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:36.666677 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:37.184835 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:37.184910 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:37.184925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:37.185348 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:37.185371 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:37.185408 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:38.185710 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:38.189668 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:38.201391 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:38.201446 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:38.202068 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:38.202088 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:38.356365 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c3e1
2024-05-06 11:31:38.356437 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:38.356452 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:38.356466 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c3e1
2024-05-06 11:31:38.356885 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:38.367764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:38.379037 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:38.390319 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:38.401609 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:38.412250 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:38.412271 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:38.413909 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:38.425303 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:38.425844 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:38.425867 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:38.425890 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:38.426108 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:38.943735 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:38.943788 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:38.943804 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:38.944228 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:38.944256 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:38.944269 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:39.944311 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:39.948291 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:39.959665 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:39.959683 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:39.960285 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:39.960297 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:40.114609 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c081
2024-05-06 11:31:40.114673 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:40.114689 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:40.114704 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c081
2024-05-06 11:31:40.115129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:40.125702 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:40.136701 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:40.147995 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:40.158985 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:40.169665 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:40.169690 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:40.171287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:40.182704 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:40.183239 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:40.183271 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:40.183296 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:40.183522 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:40.702185 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:40.702236 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:40.702259 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:40.702706 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:40.702732 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:40.702745 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:41.703086 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:41.707027 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:41.718404 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:41.718433 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:41.719056 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:41.719085 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:41.873442 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c021
2024-05-06 11:31:41.873483 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:41.873499 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:41.873518 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c021
2024-05-06 11:31:41.873934 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:41.884503 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:41.895469 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:41.906510 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:41.917515 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:41.928199 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:41.928223 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:41.929827 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:41.941543 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:41.942074 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:41.942098 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:41.942127 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:41.942346 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:42.460389 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:42.460463 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:42.460487 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:42.460914 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:42.460936 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:42.460948 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:43.461194 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:43.465127 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:43.476512 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:43.476532 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:43.477135 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:43.477147 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:43.631498 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:31:43.631546 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:43.631569 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:43.631582 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:31:43.631997 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:43.642567 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:43.653846 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:43.665125 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:43.676075 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:43.686753 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:43.686782 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:43.688368 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:43.700074 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:43.700602 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:43.700631 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:43.700653 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:43.700871 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:44.219241 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:44.219307 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:44.219320 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:44.219755 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:44.219783 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:44.219802 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:45.220000 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:45.223877 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:45.235596 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:45.235632 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:45.236255 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:45.236281 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:45.462551 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c2e1
2024-05-06 11:31:45.462609 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:45.462624 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:45.462639 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c2e1
2024-05-06 11:31:45.463055 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:45.473905 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:45.484852 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:45.496133 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:45.507138 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:45.517835 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:45.517861 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:45.519469 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:45.530883 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:45.531426 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:45.531449 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:45.531473 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:45.531693 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:46.049403 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:46.049471 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:46.049487 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:46.049915 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:46.049948 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:46.049962 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:47.050005 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:47.053885 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:47.065576 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:47.065599 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:47.066207 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:47.066221 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:47.220581 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c1a1
2024-05-06 11:31:47.220638 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:47.220660 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:47.220675 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c1a1
2024-05-06 11:31:47.221098 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:47.231648 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:47.242924 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:47.254187 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:47.265480 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:47.276470 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:47.276493 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:47.278136 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:47.289527 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:47.290054 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:47.290078 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:47.290101 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:47.290325 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:47.808494 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:47.808555 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:47.808572 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:47.809001 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:47.809021 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:47.809034 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:48.809340 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:48.813271 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:48.824697 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:48.824728 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:48.825354 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:48.825393 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:48.979777 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c1a1
2024-05-06 11:31:48.979817 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:48.979839 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:48.979864 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c1a1
2024-05-06 11:31:48.980278 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:48.990892 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:49.001846 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:49.012845 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:49.024114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:49.035105 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:49.035128 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:49.036682 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:49.048390 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:49.048922 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:49.048946 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:49.048971 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:49.049194 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:49.567682 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:49.567734 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:49.567757 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:49.568185 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:49.568207 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:49.568220 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:50.568503 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:50.572366 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:50.584047 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:50.584136 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:50.584749 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:50.584763 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:50.739174 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c021
2024-05-06 11:31:50.739212 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:50.739234 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:50.739247 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c021
2024-05-06 11:31:50.739667 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:50.750205 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:50.761508 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:50.772526 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:50.783493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:50.794471 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:50.794524 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:50.796222 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:50.807613 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:50.808144 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:50.808173 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:50.808196 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:50.808417 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:51.326168 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:51.326246 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:51.326260 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:51.326704 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:51.326729 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:51.326748 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:52.327044 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:52.330909 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:52.342331 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:52.342367 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:52.342999 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:52.343019 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:52.497280 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c081
2024-05-06 11:31:52.497347 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:52.497362 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:52.497376 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c081
2024-05-06 11:31:52.497805 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:52.508416 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:52.519418 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:52.530414 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:52.541421 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:52.552128 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:52.552157 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:52.553876 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:52.565630 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:52.566180 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:52.566210 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:52.566242 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:52.566464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:53.084635 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:53.084688 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:53.084705 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:53.085128 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:53.085156 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:53.085169 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:54.085344 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:54.089275 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:54.100674 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:54.100698 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:54.101312 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:54.101329 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:54.255949 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c3e1
2024-05-06 11:31:54.255987 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:54.256002 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:54.256016 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c3e1
2024-05-06 11:31:54.256448 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:54.266995 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:54.278260 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:54.289550 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:54.300849 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:54.311809 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:54.311831 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:54.313419 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:54.324801 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:54.325327 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:54.325348 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:54.325372 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:54.325609 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:54.843499 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:54.843568 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:54.843585 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:54.844022 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:54.844044 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:54.844057 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:55.844211 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:55.848134 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:55.859495 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:55.859515 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:55.860124 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:55.860145 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:56.086465 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c081
2024-05-06 11:31:56.086527 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:56.086543 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:56.086559 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c081
2024-05-06 11:31:56.086977 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:56.097513 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:56.108488 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:56.119763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:56.130725 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:56.141389 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:56.141412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:56.143060 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:56.154442 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:56.154972 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:56.154995 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:56.155024 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:56.155243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:56.673006 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:56.673067 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:56.673091 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:56.673515 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:56.673535 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:56.673548 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:57.673791 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:57.677672 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:57.689117 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:57.689175 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:57.689811 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:57.689833 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:57.844513 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c081
2024-05-06 11:31:57.844573 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:57.844599 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:57.844612 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c081
2024-05-06 11:31:57.845028 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:57.855553 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:57.866833 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:57.878113 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:57.889401 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:57.900394 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:57.900421 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:57.902059 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:57.913450 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:57.913989 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:57.914017 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:57.914039 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:57.914257 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:31:58.432288 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:31:58.432376 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:31:58.432426 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:31:58.432878 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:58.432906 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:31:58.432955 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:31:59.433167 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:31:59.437074 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:31:59.448806 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:31:59.448841 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:31:59.449459 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:31:59.449479 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:31:59.603708 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b7_c381
2024-05-06 11:31:59.603770 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:31:59.603786 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:31:59.603801 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b7_c381
2024-05-06 11:31:59.604217 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:31:59.614799 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:31:59.625756 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:31:59.637037 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:31:59.648324 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:31:59.658985 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:31:59.659008 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:31:59.660713 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:31:59.672075 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:31:59.672613 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:31:59.672639 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:31:59.672663 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:31:59.672882 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:00.191083 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:00.191142 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:00.191160 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:00.191624 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:00.191657 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:00.191671 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:01.191760 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:01.195646 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:01.207089 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:01.207108 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:01.207723 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:01.207739 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:01.434392 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c2a1
2024-05-06 11:32:01.434430 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:01.434446 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:01.434462 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c2a1
2024-05-06 11:32:01.434886 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:01.445428 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:01.456442 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:01.467402 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:01.478698 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:01.489690 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:01.489714 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:01.491356 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:01.503087 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:01.503620 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:01.503645 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:01.503669 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:01.503894 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:02.022327 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:02.022399 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:02.022420 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:02.022855 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:02.022878 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:02.022890 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:03.023140 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:03.027001 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:03.038384 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:03.038405 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:03.039014 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:03.039029 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:03.193446 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c021
2024-05-06 11:32:03.193502 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:03.193520 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:03.193542 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c021
2024-05-06 11:32:03.193957 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:03.204845 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:03.216118 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:03.227412 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:03.238689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:03.249668 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:03.249691 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:03.251340 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:03.262732 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:03.263272 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:03.263295 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:03.263322 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:03.263541 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:03.782238 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:03.782280 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:03.782301 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:03.782723 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:03.782776 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:03.782791 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:04.783202 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:04.787084 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:04.798790 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:04.798815 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:04.799445 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:04.799462 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:04.954248 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b2_c081
2024-05-06 11:32:04.954274 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:04.954295 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:04.954308 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b2_c081
2024-05-06 11:32:04.954723 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:04.965278 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:04.976561 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:04.987842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:04.999116 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:05.009773 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:05.009809 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:05.011406 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:05.022794 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:05.023319 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:05.023343 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:05.023366 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:05.023597 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:05.542151 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:05.542194 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:05.542207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:05.542628 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:05.542651 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:05.542670 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:06.542867 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:06.546704 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:06.558079 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:06.558115 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:06.558744 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:06.558764 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:06.713616 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c381
2024-05-06 11:32:06.713676 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:06.713691 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:06.713706 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c381
2024-05-06 11:32:06.714123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:06.724703 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:06.735710 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:06.746705 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:06.757972 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:06.768626 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:06.768649 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:06.770213 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:06.781625 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:06.782163 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:06.782186 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:06.782209 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:06.782446 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:07.300146 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:07.300199 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:07.300215 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:07.300643 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:07.300671 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:07.300684 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:08.300874 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:08.304722 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:08.316414 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:08.316433 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:08.317039 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:08.317053 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:08.471454 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c021
2024-05-06 11:32:08.471496 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:08.471512 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:08.471526 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c021
2024-05-06 11:32:08.471949 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:08.482843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:08.494125 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:08.505082 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:08.516070 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:08.527051 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:08.527074 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:08.528673 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:08.540388 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:08.540919 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:08.540942 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:08.540965 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:08.541191 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:09.059941 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:09.060017 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:09.060042 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:09.060520 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:09.060554 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:09.060574 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:10.060750 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:10.064622 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:10.075967 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:10.075988 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:10.076591 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:10.076607 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:10.230798 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c381
2024-05-06 11:32:10.230852 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:10.230869 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:10.230891 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c381
2024-05-06 11:32:10.231306 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:10.241840 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:10.253114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:10.264399 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:10.275689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:10.286663 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:10.286685 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:10.288328 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:10.300017 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:10.300546 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:10.300570 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:10.300598 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:10.300816 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:10.818834 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:10.818896 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:10.818918 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:10.819340 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:10.819374 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:10.819411 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:11.819822 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:11.823697 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:11.835084 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:11.835105 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:11.835714 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:11.835729 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:11.990214 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c021
2024-05-06 11:32:11.990265 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:11.990289 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:11.990303 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c021
2024-05-06 11:32:11.990722 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:12.001276 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:12.012226 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:12.023208 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:12.034492 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:12.045465 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:12.045491 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:12.047084 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:12.058470 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:12.058999 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:12.059023 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:12.059047 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:12.059265 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:12.577494 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:12.577555 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:12.577569 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:12.577991 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:12.578008 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:12.578026 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:13.578356 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:13.582216 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:13.593642 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:13.593679 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:13.594298 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:13.594316 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:13.748926 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c381
2024-05-06 11:32:13.748999 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:13.749013 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:13.749028 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c381
2024-05-06 11:32:13.749448 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:13.760331 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:13.771610 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:13.782559 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:13.793498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:13.804195 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:13.804229 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:13.805877 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:13.817593 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:13.818123 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:13.818144 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:13.818167 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:13.818393 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:13.868867 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.889189 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.909524 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.929854 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.950206 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.970568 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:13.990905 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.011221 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.031557 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.051912 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.072256 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.092494 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.112825 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:32:14.112854 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:32:14.112972 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:32:14.113090 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:32:15.113467 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:32:15.113535 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:15.113980 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:15.113998 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:15.114017 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:16.114170 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:16.118109 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:16.129507 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:16.129550 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:16.130189 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:16.130208 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:16.284300 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c021
2024-05-06 11:32:16.284367 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:16.284412 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:16.284435 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c021
2024-05-06 11:32:16.284876 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:16.295770 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:16.306745 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:16.318056 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:16.329028 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:16.340029 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:16.340054 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:16.341721 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:16.353449 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:16.354000 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:16.354027 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:16.354064 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:16.354301 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:16.872419 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:16.872467 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:16.872483 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:16.872911 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:16.872945 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:16.872957 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:17.873293 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:17.877212 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:17.888605 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:17.888624 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:17.889231 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:17.889246 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:18.043574 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b7_c381
2024-05-06 11:32:18.043642 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:18.043660 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:18.043675 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b7_c381
2024-05-06 11:32:18.044093 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:18.054651 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:18.065653 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:18.076640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:18.087931 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:18.098577 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:18.098599 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:18.100154 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:18.111549 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:18.112078 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:18.112101 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:18.112124 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:18.112350 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:18.630982 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:18.631039 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:18.631056 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:18.631501 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:18.631534 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:18.631554 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:19.631781 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:19.635660 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:19.647359 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:19.647408 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:19.648018 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:19.648036 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:19.802903 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c3e1
2024-05-06 11:32:19.802959 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:19.802976 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:19.802999 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c3e1
2024-05-06 11:32:19.803418 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:19.813978 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:19.825256 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:19.836567 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:19.847851 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:19.858827 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:19.858852 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:19.860517 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:19.871903 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:19.872445 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:19.872470 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:19.872499 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:19.872720 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:20.390353 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:20.390531 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:20.390561 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:20.390990 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:20.391012 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:20.391025 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:21.391352 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:21.395215 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:21.406586 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:21.406606 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:21.407214 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:21.407226 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:21.561724 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c1a1
2024-05-06 11:32:21.561788 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:21.561814 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:21.561828 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c1a1
2024-05-06 11:32:21.562250 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:21.573120 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:21.584434 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:21.595405 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:21.606690 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:21.617327 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:21.617354 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:21.618980 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:21.630358 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:21.630895 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:21.630923 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:21.630946 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:21.631164 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:22.149227 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:22.149308 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:22.149323 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:22.149753 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:22.149780 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:22.149798 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:23.149962 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:23.153925 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:23.165302 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:23.165337 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:23.165950 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:23.165969 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:23.320617 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c021
2024-05-06 11:32:23.320681 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:23.320696 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:23.320710 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c021
2024-05-06 11:32:23.321126 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:23.331719 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:23.342699 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:23.353640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:23.365035 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:23.375678 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:23.375699 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:23.377336 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:23.389010 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:23.389545 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:23.389568 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:23.389592 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:23.389810 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:23.907505 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:23.907554 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:23.907570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:23.907992 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:23.908013 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:23.908025 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:24.908281 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:24.912265 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:24.924006 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:24.924025 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:24.924635 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:24.924650 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:25.079165 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c2e1
2024-05-06 11:32:25.079227 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:25.079245 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:25.079260 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c2e1
2024-05-06 11:32:25.079695 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:25.090554 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:25.101829 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:25.113114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:25.124404 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:25.135399 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:25.135433 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:25.137076 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:25.148444 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:25.148970 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:25.148994 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:25.149017 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:25.149242 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:25.667136 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:25.667196 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:25.667213 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:25.667660 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:25.667687 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:25.667700 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:26.667775 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:26.671685 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:26.683337 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:26.683359 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:26.683966 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:26.683985 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:26.838702 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c241
2024-05-06 11:32:26.838749 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:26.838765 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:26.838786 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c241
2024-05-06 11:32:26.839203 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:26.849796 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:26.860792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:26.871779 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:26.882764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:26.893755 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:26.893780 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:26.895409 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:26.906830 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:26.907359 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:26.907398 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:26.907431 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:26.907657 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:27.425906 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:27.425961 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:27.425976 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:27.426406 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:27.426427 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:27.426439 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:28.426514 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:28.430389 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:28.442098 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:28.442127 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:28.442752 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:28.442780 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:28.668863 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c141
2024-05-06 11:32:28.668922 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:28.668940 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:28.668963 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c141
2024-05-06 11:32:28.669377 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:28.680265 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:28.691544 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:28.702475 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:28.713404 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:28.724389 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:28.724410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:28.726058 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:28.737443 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:28.737972 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:28.737995 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:28.738023 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:28.738241 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:29.256127 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:29.256206 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:29.256239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:29.256703 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:29.256735 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:29.256755 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:30.256832 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:30.260714 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:30.272066 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:30.272090 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:30.272712 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:30.272728 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:30.427528 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c021
2024-05-06 11:32:30.427568 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:30.427593 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:30.427612 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c021
2024-05-06 11:32:30.428046 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:30.438693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:30.449664 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:30.460718 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:30.471720 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:30.482440 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:30.482470 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:30.484126 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:30.495510 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:30.496056 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:30.496088 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:30.496124 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:30.496360 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:31.015060 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:31.015145 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:31.015168 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:31.015619 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:31.015651 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:31.015674 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:32.015776 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:32.019666 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:32.031085 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:32.031116 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:32.031745 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:32.031768 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:32.186227 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c021
2024-05-06 11:32:32.186291 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:32.186307 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:32.186321 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c021
2024-05-06 11:32:32.186750 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:32.197334 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:32.208275 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:32.219553 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:32.230838 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:32.241547 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:32.241570 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:32.243161 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:32.254874 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:32.255413 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:32.255440 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:32.255463 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:32.255682 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:32.773559 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:32.773610 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:32.773626 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:32.774052 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:32.774084 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:32.774103 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:33.774264 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:33.778155 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:33.789499 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:33.789517 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:33.790122 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:33.790135 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:33.944921 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c1a1
2024-05-06 11:32:33.944974 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:33.944991 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:33.945006 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c1a1
2024-05-06 11:32:33.945429 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:33.955985 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:33.966920 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:33.977854 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:33.989147 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:33.999823 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:33.999846 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:34.001492 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:34.012874 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:34.013403 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:34.013427 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:34.013450 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:34.013671 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:34.531311 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:34.531363 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:34.531399 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:34.531835 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:34.531856 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:34.531869 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:35.532254 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:35.536119 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:35.547512 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:35.547541 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:35.548162 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:35.548187 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:35.702721 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c1a1
2024-05-06 11:32:35.702764 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:35.702781 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:35.702800 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c1a1
2024-05-06 11:32:35.703214 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:35.713791 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:35.724758 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:35.735698 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:35.746984 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:35.757649 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:35.757709 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:35.759264 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:35.770677 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:35.771211 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:35.771235 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:35.771262 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:35.771497 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:36.289547 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:36.289606 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:36.289628 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:36.290050 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:36.290068 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:36.290081 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:37.290291 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:37.294152 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:37.305854 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:37.305889 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:37.306497 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:37.306511 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:37.460983 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c001
2024-05-06 11:32:37.461045 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:37.461078 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:37.461097 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c001
2024-05-06 11:32:37.461516 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:37.472054 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:37.483338 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:37.494618 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:37.505899 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:37.516548 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:37.516585 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:37.518228 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:37.529596 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:37.530128 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:37.530161 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:37.530190 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:37.530411 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:38.048396 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:38.048469 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:38.048485 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:38.048909 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:38.048926 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:38.048940 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:39.049019 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:39.052959 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:39.064328 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:39.064360 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:39.064992 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:39.065014 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:39.219165 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c2e1
2024-05-06 11:32:39.219229 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:39.219243 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:39.219257 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c2e1
2024-05-06 11:32:39.219674 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:39.230554 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:39.241824 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:39.252755 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:39.263701 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:39.274678 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:39.274713 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:39.276304 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:39.288013 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:39.288549 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:39.288574 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:39.288598 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:39.288817 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:39.806413 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:39.806467 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:39.806483 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:39.806910 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:39.806945 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:39.806979 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:40.807232 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:40.811152 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:40.822840 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:40.822858 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:40.823460 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:40.823475 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:40.977811 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c381
2024-05-06 11:32:40.977852 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:40.977868 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:40.977882 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c381
2024-05-06 11:32:40.978303 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:40.988861 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:41.000141 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:41.011128 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:41.022070 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:41.032755 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:41.032778 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:41.034414 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:41.045800 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:41.046329 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:41.046351 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:41.046374 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:41.046608 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:41.564185 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:41.564236 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:41.564252 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:41.564683 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:41.564701 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:41.564714 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:42.564884 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:42.568825 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:42.580277 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:42.580322 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:42.580958 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:42.581000 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:42.735355 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c021
2024-05-06 11:32:42.735415 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:42.735433 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:42.735456 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c021
2024-05-06 11:32:42.735870 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:42.746443 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:42.757403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:42.768700 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:42.779963 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:42.790946 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:42.790968 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:42.792561 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:42.803941 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:42.804467 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:42.804493 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:42.804520 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:42.804739 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:43.322428 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:43.322504 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:43.322529 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:43.322970 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:43.322992 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:43.323005 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:44.323172 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:44.327083 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:44.338415 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:44.338435 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:44.339042 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:44.339054 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:44.493333 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c1a1
2024-05-06 11:32:44.493390 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:44.493415 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:44.493429 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c1a1
2024-05-06 11:32:44.493846 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:44.504403 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:44.515695 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:44.526971 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:44.538255 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:44.548897 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:44.548925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:44.550612 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:44.562306 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:44.562840 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:44.562877 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:44.562900 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:44.563119 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:45.081043 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:45.081126 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:45.081142 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:45.081568 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:45.081629 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:45.081645 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:46.081792 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:46.085704 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:46.097059 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:46.097088 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:46.097702 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:46.097721 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:46.251894 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c1a1
2024-05-06 11:32:46.251965 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:46.251980 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:46.251994 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c1a1
2024-05-06 11:32:46.252410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:46.262981 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:46.274262 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:46.285204 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:46.296465 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:46.307121 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:46.307143 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:46.308731 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:46.320104 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:46.320650 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:46.320675 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:46.320699 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:46.320917 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:46.838343 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:46.838399 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:46.838420 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:46.838843 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:46.838869 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:46.838881 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:47.838923 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:47.842768 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:47.854168 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:47.854194 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:47.854812 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:47.854833 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:48.009545 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c2e1
2024-05-06 11:32:48.009591 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:48.009607 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:48.009622 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c2e1
2024-05-06 11:32:48.010042 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:48.020936 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:48.031915 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:48.042853 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:48.054151 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:48.064848 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:48.064874 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:48.066511 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:48.077880 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:48.078416 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:48.078441 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:48.078464 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:48.078685 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:48.597039 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:48.597096 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:48.597113 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:48.597554 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:48.597579 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:48.597592 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:49.597967 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:49.601815 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:49.613505 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:49.613528 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:49.614135 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:49.614153 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:49.768713 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c3e1
2024-05-06 11:32:49.768751 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:49.768766 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:49.768786 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c3e1
2024-05-06 11:32:49.769203 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:49.779769 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:49.791052 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:49.802333 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:49.813611 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:49.824283 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:49.824306 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:49.825956 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:49.837670 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:49.838202 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:49.838225 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:49.838254 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:49.838494 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:50.356760 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:50.356837 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:50.356860 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:50.357303 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:50.357327 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:50.357340 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:51.357391 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:51.361220 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:51.373013 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:51.373045 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:51.373671 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:51.373690 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:51.528919 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bc_c021
2024-05-06 11:32:51.528986 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:51.529015 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:51.529028 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bc_c021
2024-05-06 11:32:51.529452 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:51.539991 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:51.551287 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:51.562229 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:51.573205 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:51.583890 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:51.583923 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:51.585565 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:51.596974 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:51.597509 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:51.597540 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:51.597562 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:51.597781 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:52.116089 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:52.116154 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:52.116168 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:52.116607 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:52.116632 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:52.116650 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:53.116696 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:53.120647 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:53.132018 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:53.132056 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:53.132679 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:53.132702 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:53.287335 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c021
2024-05-06 11:32:53.287403 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:53.287429 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:53.287447 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c021
2024-05-06 11:32:53.287862 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:53.298764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:53.310039 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:53.321329 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:53.332274 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:53.342931 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:53.342953 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:53.344566 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:53.355945 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:53.356478 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:53.356504 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:53.356527 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:53.356746 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:53.875131 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:53.875179 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:53.875194 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:53.875625 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:53.875656 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:53.875668 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:54.875744 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:54.879675 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:54.891427 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:54.891454 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:54.892080 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:54.892099 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:55.046676 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c381
2024-05-06 11:32:55.046738 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:55.046756 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:55.046771 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c381
2024-05-06 11:32:55.047189 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:55.058068 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:55.069350 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:55.080277 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:55.091547 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:55.102182 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:55.102207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:55.103850 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:55.115609 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:55.116166 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:55.116193 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:55.116222 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:55.116456 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:55.634948 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:55.634997 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:55.635032 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:55.635465 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:55.635491 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:55.635504 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:56.635587 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:56.639486 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:56.650854 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:56.650875 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:56.651484 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:56.651502 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:56.805940 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c1a1
2024-05-06 11:32:56.805992 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:56.806009 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:56.806028 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c1a1
2024-05-06 11:32:56.806446 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:56.816998 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:56.827964 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:56.838919 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:56.850206 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:56.861180 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:56.861204 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:56.862854 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:56.874229 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:56.874762 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:56.874788 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:56.874816 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:56.875036 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:57.393008 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:57.393075 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:57.393099 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:57.393521 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:57.393542 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:57.393555 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:32:58.393781 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:32:58.397661 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:32:58.409065 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:32:58.409123 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:32:58.409752 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:32:58.409772 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:32:58.563973 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c381
2024-05-06 11:32:58.564031 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:32:58.564056 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:32:58.564070 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c381
2024-05-06 11:32:58.564506 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:32:58.575053 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:32:58.586332 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:32:58.597609 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:32:58.608553 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:32:58.619547 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:32:58.619576 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:32:58.621165 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:32:58.632515 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:32:58.633042 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:32:58.633070 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:58.633092 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:32:58.633310 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:32:59.151658 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:32:59.151745 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:32:59.151768 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:32:59.152217 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:32:59.152245 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:32:59.152272 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:00.152357 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:00.156304 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:00.167979 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:00.168010 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:00.168636 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:00.168653 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:00.323265 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c241
2024-05-06 11:33:00.323324 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:00.323346 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:00.323368 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c241
2024-05-06 11:33:00.323835 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:00.334417 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:00.345390 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:00.356345 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:00.367328 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:00.377990 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:00.378015 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:00.379728 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:00.391441 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:00.391992 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:00.392018 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:00.392053 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:00.392290 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:00.910632 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:00.910709 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:00.910727 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:00.911155 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:00.911179 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:00.911191 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:01.911487 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:01.915334 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:01.926767 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:01.926787 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:01.927404 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:01.927421 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:02.081794 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c021
2024-05-06 11:33:02.081837 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:02.081860 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:02.081882 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c021
2024-05-06 11:33:02.082324 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:02.092883 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:02.103844 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:02.114824 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:02.126124 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:02.137109 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:02.137132 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:02.138671 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:02.150394 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:02.150924 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:02.150948 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:02.150971 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:02.151197 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:02.669545 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:02.669613 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:02.669633 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:02.670065 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:02.670087 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:02.670100 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:03.670144 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:03.674009 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:03.685494 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:03.685526 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:03.686179 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:03.686205 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:03.841499 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c021
2024-05-06 11:33:03.841541 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:03.841558 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:03.841598 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c021
2024-05-06 11:33:03.842034 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:03.852604 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:03.863576 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:03.874641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:03.885613 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:03.896326 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:03.896352 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:03.897915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:03.909416 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:03.909970 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:03.909998 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:03.910030 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:03.910249 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:04.428373 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:04.428482 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:04.428505 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:04.428933 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:04.428957 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:04.428970 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:05.429247 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:05.433127 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:05.444508 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:05.444534 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:05.445154 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:05.445170 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:05.599955 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c241
2024-05-06 11:33:05.600017 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:05.600050 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:05.600074 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c241
2024-05-06 11:33:05.600518 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:05.611409 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:05.622708 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:05.633700 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:05.644694 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:05.655697 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:05.655731 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:05.657309 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:05.669029 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:05.669592 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:05.669631 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:05.669669 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:05.669906 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:06.187936 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:06.188047 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:06.188061 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:06.188498 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:06.188525 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:06.188544 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:07.188734 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:07.192627 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:07.204013 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:07.204042 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:07.204649 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:07.204666 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:07.359087 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c081
2024-05-06 11:33:07.359156 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:07.359170 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:07.359184 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c081
2024-05-06 11:33:07.359610 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:07.370482 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:07.381779 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:07.392763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:07.403843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:07.414480 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:07.414502 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:07.416188 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:07.427913 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:07.428461 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:07.428493 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:07.428517 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:07.428736 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:07.946224 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:07.946276 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:07.946292 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:07.946716 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:07.946741 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:07.946753 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:08.946841 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:08.950749 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:08.962469 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:08.962495 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:08.963117 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:08.963137 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:09.117615 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c3e1
2024-05-06 11:33:09.117658 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:09.117692 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:09.117707 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c3e1
2024-05-06 11:33:09.118132 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:09.128723 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:09.139696 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:09.150973 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:09.162267 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:09.172908 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:09.172935 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:09.174580 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:09.186012 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:09.186566 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:09.186595 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:09.186619 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:09.186845 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:09.704715 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:09.704770 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:09.704786 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:09.705213 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:09.705234 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:09.705247 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:10.705600 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:10.709568 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:10.720934 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:10.720955 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:10.721560 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:10.721578 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:10.875944 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c381
2024-05-06 11:33:10.876005 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:10.876023 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:10.876045 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c381
2024-05-06 11:33:10.876464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:10.887330 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:10.898613 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:10.909563 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:10.920850 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:10.931499 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:10.931523 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:10.933170 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:10.944900 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:10.945444 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:10.945470 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:10.945498 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:10.945720 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:10.996237 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.016566 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.036926 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.057267 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.077642 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.097994 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.118360 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.138689 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.158982 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.179332 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.199654 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.219963 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.240283 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:11.240307 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:33:11.240429 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:33:11.240549 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:33:12.240587 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:33:12.240645 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:12.241092 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:12.241140 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:12.241163 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:13.241538 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:13.245472 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:13.256824 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:13.256844 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:13.257447 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:13.257465 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:13.412056 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c021
2024-05-06 11:33:13.412109 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:13.412126 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:13.412147 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c021
2024-05-06 11:33:13.412564 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:13.423116 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:13.434400 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:13.445699 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:13.456968 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:13.467946 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:13.467969 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:13.469665 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:13.481025 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:13.481558 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:13.481583 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:13.481611 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:13.481829 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:13.532297 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.552564 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.572860 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.593195 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.613569 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.633926 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.654286 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.674647 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.694962 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.715278 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.735641 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.755991 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.776333 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:13.776363 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:33:13.776522 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:33:13.776657 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:33:14.776806 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:33:14.776895 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:14.777342 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:14.777353 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:14.777362 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:15.777545 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:15.781431 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:15.792774 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:15.792803 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:15.793438 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:15.793464 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:15.947767 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c081
2024-05-06 11:33:15.947825 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:15.947875 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:15.947906 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c081
2024-05-06 11:33:15.948345 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:15.958898 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:15.970191 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:15.981476 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:15.992755 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:16.003746 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:16.003792 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:16.005409 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:16.016824 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:16.017375 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:16.017419 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:16.017458 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:16.017695 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:16.535926 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:16.535984 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:16.536007 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:16.536450 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:16.536475 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:16.536488 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:17.536822 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:17.540697 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:17.552127 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:17.552155 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:17.552781 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:17.552800 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:17.707356 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c381
2024-05-06 11:33:17.707419 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:17.707444 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:17.707458 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c381
2024-05-06 11:33:17.707877 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:17.718405 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:17.729703 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:17.740644 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:17.751925 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:17.762926 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:17.762988 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:17.764595 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:17.776306 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:17.776841 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:17.776870 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:17.776892 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:17.777129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:18.295173 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:18.295253 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:18.295268 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:18.295704 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:18.295730 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:18.295749 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:19.295984 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:19.299869 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:19.311241 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:19.311267 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:19.311869 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:19.311883 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:19.466201 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c081
2024-05-06 11:33:19.466251 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:19.466264 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:19.466278 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c081
2024-05-06 11:33:19.466702 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:19.477277 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:19.488565 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:19.499494 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:19.510768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:19.521758 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:19.521780 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:19.523419 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:19.534795 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:19.535329 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:19.535351 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:19.535374 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:19.535615 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:20.053936 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:20.054008 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:20.054024 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:20.054455 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:20.054483 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:20.054496 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:21.054587 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:21.058504 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:21.070208 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:21.070228 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:21.070832 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:21.070847 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:21.225252 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b4_c241
2024-05-06 11:33:21.225312 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:21.225425 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:21.225449 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b4_c241
2024-05-06 11:33:21.225873 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:21.236447 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:21.247757 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:21.258719 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:21.269709 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:21.280388 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:21.280413 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:21.282057 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:21.293449 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:21.293984 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:21.294008 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:21.294032 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:21.294257 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:21.812444 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:21.812495 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:21.812511 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:21.812948 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:21.812972 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:21.812985 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:22.813327 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:22.817185 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:22.828590 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:22.828610 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:22.829218 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:22.829240 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:22.983694 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c1a1
2024-05-06 11:33:22.983749 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:22.983765 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:22.983788 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c1a1
2024-05-06 11:33:22.984210 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:22.994770 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:23.006046 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:23.017050 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:23.028010 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:23.038716 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:23.038740 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:23.040399 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:23.051809 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:23.052338 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:23.052362 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:23.052416 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:23.052643 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:23.571103 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:23.571157 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:23.571181 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:23.571611 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:23.571637 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:23.571650 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:24.571754 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:24.575667 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:24.587338 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:24.587356 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:24.587961 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:24.587973 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:24.742430 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c2e1
2024-05-06 11:33:24.742492 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:24.742516 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:24.742530 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c2e1
2024-05-06 11:33:24.742947 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:24.753494 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:24.764777 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:24.775763 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:24.787050 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:24.798055 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:24.798085 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:24.799684 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:24.811394 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:24.811931 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:24.811961 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:24.811984 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:24.812204 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:25.330425 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:25.330489 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:25.330503 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:25.330931 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:25.330953 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:25.330972 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:26.331123 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:26.335101 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:26.346565 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:26.346628 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:26.347249 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:26.347270 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:26.501707 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c021
2024-05-06 11:33:26.501779 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:26.501794 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:26.501808 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c021
2024-05-06 11:33:26.502227 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:26.512769 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:26.524041 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:26.534992 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:26.545984 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:26.556652 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:26.556675 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:26.558316 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:26.570024 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:26.570561 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:26.570587 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:26.570613 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:26.570840 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:26.621366 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.641729 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.662073 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.682395 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.702717 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.723051 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.743319 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.763643 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.783937 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.804229 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:26.804257 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:33:26.804375 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:33:26.804515 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:33:27.804610 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:33:27.804677 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:27.805115 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:27.805144 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:27.805157 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:28.805231 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:28.809137 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:28.820500 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:28.820531 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:28.821138 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:28.821152 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:28.975638 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c2e1
2024-05-06 11:33:28.975690 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:28.975707 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:28.975722 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c2e1
2024-05-06 11:33:28.976145 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:28.986711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:28.997704 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:29.008641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:29.019645 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:29.030590 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:29.030614 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:29.032107 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:29.043808 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:29.044342 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:29.044364 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:29.044399 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:29.044624 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:29.562789 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:29.562841 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:29.562864 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:29.563294 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:29.563316 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:29.563329 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:30.563549 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:30.567410 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:30.578803 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:30.578826 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:30.579437 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:30.579458 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:30.733710 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c381
2024-05-06 11:33:30.733768 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:30.733786 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:30.733808 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c381
2024-05-06 11:33:30.734223 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:30.744792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:30.755795 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:30.766801 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:30.777760 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:30.788745 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:30.788767 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:30.790433 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:30.801805 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:30.802337 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:30.802361 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:30.802399 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:30.802623 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:31.320667 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:31.320750 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:31.320775 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:31.321202 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:31.321225 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:31.321238 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:32.321372 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:32.325287 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:32.336644 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:32.336665 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:32.337269 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:32.337281 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:32.492036 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c3e1
2024-05-06 11:33:32.492086 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:32.492109 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:32.492123 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c3e1
2024-05-06 11:33:32.492546 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:32.503144 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:32.514130 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:32.525126 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:32.536406 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:32.547063 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:32.547095 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:32.548703 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:32.560101 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:32.560646 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:32.560678 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:32.560700 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:32.560922 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:33.079153 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:33.079223 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:33.079239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:33.079665 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:33.079685 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:33.079699 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:34.079787 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:34.083696 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:34.095408 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:34.095429 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:34.096039 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:34.096056 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:34.250713 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c321
2024-05-06 11:33:34.250784 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:34.250809 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:34.250831 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c321
2024-05-06 11:33:34.251310 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:34.261902 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:34.272870 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:34.283922 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:34.294915 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:34.305890 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:34.305913 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:34.307558 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:34.318953 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:34.319498 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:34.319523 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:34.319547 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:34.319767 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:34.370279 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.390598 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.410931 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.431216 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.451564 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.471892 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.492170 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.512441 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.532753 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.553033 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:33:34.553057 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:33:34.553174 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:33:34.553298 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:33:35.553366 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:33:35.553450 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:35.553900 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:35.553925 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:35.553956 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:36.554333 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:36.558255 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:36.569659 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:36.569677 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:36.570283 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:36.570297 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:36.724543 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c021
2024-05-06 11:33:36.724594 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:36.724612 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:36.724627 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c021
2024-05-06 11:33:36.725053 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:36.735910 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:36.747188 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:36.758472 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:36.769760 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:36.780744 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:36.780768 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:36.782355 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:36.794082 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:36.794613 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:36.794640 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:36.794664 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:36.794889 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:37.312782 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:37.312857 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:37.312875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:37.313308 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:37.313332 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:37.313345 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:38.313536 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:38.317449 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:38.329127 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:38.329148 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:38.329756 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:38.329780 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:38.555720 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c201
2024-05-06 11:33:38.555777 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:38.555795 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:38.555818 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c201
2024-05-06 11:33:38.556233 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:38.567111 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:38.578396 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:38.589696 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:38.600967 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:38.611646 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:38.611702 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:38.613266 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:38.624673 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:38.625204 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:38.625227 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:38.625253 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:38.625474 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:39.143450 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:39.143523 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:39.143547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:39.143970 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:39.143991 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:39.144004 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:40.144098 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:40.147984 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:40.159389 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:40.159418 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:40.160044 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:40.160063 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:40.314742 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c021
2024-05-06 11:33:40.314786 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:40.314809 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:40.314823 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c021
2024-05-06 11:33:40.315239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:40.325792 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:40.336770 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:40.347711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:40.358640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:40.369617 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:40.369645 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:40.371285 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:40.382660 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:40.383195 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:40.383225 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:40.383247 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:40.383465 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:40.901470 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:40.901538 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:40.901554 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:40.901980 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:40.902015 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:40.902035 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:41.902145 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:41.906036 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:41.917473 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:41.917541 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:41.918171 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:41.918193 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:42.072903 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c1a1
2024-05-06 11:33:42.072974 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:42.072991 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:42.073006 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c1a1
2024-05-06 11:33:42.073429 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:42.083977 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:42.095257 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:42.106202 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:42.117161 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:42.127866 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:42.127890 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:42.129533 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:42.141229 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:42.141768 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:42.141793 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:42.141816 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:42.142037 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:42.659729 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:42.659774 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:42.659789 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:42.660211 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:42.660236 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:42.660249 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:43.660483 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:43.664373 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:43.676091 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:43.676110 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:43.676713 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:43.676727 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:43.903340 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c281
2024-05-06 11:33:43.903405 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:43.903423 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:43.903438 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c281
2024-05-06 11:33:43.903860 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:43.914458 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:43.925440 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:43.936406 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:43.947425 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:43.958113 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:43.958154 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:43.959799 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:43.971549 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:43.972093 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:43.972115 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:43.972138 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:43.972390 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:44.490311 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:44.490400 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:44.490420 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:44.490849 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:44.490870 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:44.490883 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:45.491122 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:45.495045 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:45.506748 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:45.506776 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:45.507391 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:45.507414 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:45.661702 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c081
2024-05-06 11:33:45.661759 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:45.661777 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:45.661798 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c081
2024-05-06 11:33:45.662212 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:45.672789 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:45.683755 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:45.694699 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:45.705625 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:45.716261 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:45.716284 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:45.717925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:45.729299 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:45.729825 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:45.729850 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:45.729879 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:45.730096 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:46.247530 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:46.247610 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:46.247634 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:46.248076 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:46.248099 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:46.248111 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:47.248300 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:47.252151 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:47.263556 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:47.263578 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:47.264190 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:47.264203 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:47.418831 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ac_c021
2024-05-06 11:33:47.418892 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:47.418918 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:47.418932 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ac_c021
2024-05-06 11:33:47.419347 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:47.429896 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:47.441196 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:47.452124 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:47.463065 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:47.473756 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:47.473785 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:47.475472 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:47.487178 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:47.487707 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:47.487737 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:47.487759 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:47.487978 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:48.006279 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:48.006358 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:48.006375 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:48.006815 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:48.006834 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:48.006855 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:49.007032 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:49.010966 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:49.022643 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:49.022665 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:49.023275 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:49.023295 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:49.178219 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a1_c381
2024-05-06 11:33:49.178297 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:49.178311 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:49.178326 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a1_c381
2024-05-06 11:33:49.178772 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:49.189370 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:49.200353 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:49.211415 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:49.222447 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:49.233130 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:49.233160 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:49.234753 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:49.246176 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:49.246728 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:49.246753 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:49.246777 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:49.247001 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:49.765158 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:49.765229 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:49.765249 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:49.765681 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:49.765712 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:49.765730 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:50.766032 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:50.769937 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:50.781312 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:50.781333 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:50.781936 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:50.781951 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:50.936309 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c021
2024-05-06 11:33:50.936362 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:50.936396 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:50.936413 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c021
2024-05-06 11:33:50.936835 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:50.947691 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:50.958972 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:50.969921 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:50.980863 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:50.991844 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:50.991866 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:50.993459 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:51.004880 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:51.005446 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:51.005567 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:51.005599 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:51.005823 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:51.523648 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:51.523703 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:51.523739 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:51.524168 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:51.524189 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:51.524201 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:52.524414 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:52.528282 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:52.539674 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:52.539698 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:52.540302 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:52.540325 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:52.695354 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c081
2024-05-06 11:33:52.695427 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:52.695447 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:52.695467 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c081
2024-05-06 11:33:52.695882 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:52.706427 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:52.717706 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:52.728648 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:52.739926 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:52.750559 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:52.750581 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:52.752121 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:52.763493 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:52.764019 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:52.764041 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:52.764068 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:52.764287 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:53.282281 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:53.282341 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:53.282363 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:53.282842 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:53.282868 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:53.282881 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:54.283143 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:54.286963 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:54.298633 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:54.298651 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:54.299256 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:54.299268 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:54.453863 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c381
2024-05-06 11:33:54.453911 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:54.453932 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:54.453946 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c381
2024-05-06 11:33:54.454397 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:54.464968 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:54.475916 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:54.487181 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:54.498472 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:54.509147 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:54.509218 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:54.510867 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:54.522274 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:54.522847 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:54.522881 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:54.522904 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:54.523123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:55.041144 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:55.041222 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:55.041239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:55.041664 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:55.041685 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:55.041699 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:56.041950 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:56.045861 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:56.057233 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:56.057263 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:56.057895 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:56.057925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:56.212252 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c1a1
2024-05-06 11:33:56.212296 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:56.212310 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:56.212324 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c1a1
2024-05-06 11:33:56.212748 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:56.223616 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:56.234555 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:56.245840 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:56.257110 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:56.268107 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:56.268128 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:56.269761 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:56.281139 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:56.281669 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:56.281692 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:56.281716 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:56.281934 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:56.799847 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:56.799904 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:56.799920 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:56.800342 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:56.800370 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:56.800401 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:57.800708 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:57.804605 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:57.816243 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:57.816260 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:57.816861 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:57.816875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:57.971075 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c241
2024-05-06 11:33:57.971127 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:57.971144 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:57.971158 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c241
2024-05-06 11:33:57.971583 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:57.982114 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:57.993068 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:58.004344 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:58.015346 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:58.026071 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:58.026115 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:58.027770 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:58.039162 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:58.039691 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:58.039714 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:58.039737 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:58.039957 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:33:58.557892 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:33:58.557956 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:33:58.557974 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:33:58.558409 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:58.558444 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:33:58.558458 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:33:59.558651 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:33:59.562554 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:33:59.573904 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:33:59.573929 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:33:59.574545 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:33:59.574568 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:33:59.729082 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a8_c381
2024-05-06 11:33:59.729166 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:33:59.729196 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:33:59.729252 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a8_c381
2024-05-06 11:33:59.729724 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:33:59.740347 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:33:59.751341 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:33:59.762643 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:33:59.773600 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:33:59.784274 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:33:59.784301 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:33:59.785954 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:33:59.797663 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:33:59.798191 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:33:59.798214 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:33:59.798241 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:33:59.798460 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:00.316152 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:00.316226 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:00.316262 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:00.316722 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:00.316754 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:00.316774 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:01.316985 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:01.320884 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:01.332552 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:01.332576 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:01.333189 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:01.333203 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:01.487514 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c021
2024-05-06 11:34:01.487565 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:01.487588 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:01.487601 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c021
2024-05-06 11:34:01.488018 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:01.498558 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:01.509843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:01.521117 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:01.532068 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:01.543045 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:01.543073 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:01.544708 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:01.556078 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:01.556606 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:01.556634 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:01.556656 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:01.556875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:02.074778 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:02.074872 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:02.074890 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:02.075314 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:02.075338 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:02.075352 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:03.075655 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:03.079546 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:03.090944 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:03.090975 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:03.091596 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:03.091617 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:03.246110 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c241
2024-05-06 11:34:03.246175 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:03.246189 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:03.246204 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c241
2024-05-06 11:34:03.246625 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:03.257200 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:03.268137 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:03.279421 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:03.290707 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:03.301397 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:03.301421 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:03.303054 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:03.314440 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:03.314975 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:03.314997 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:03.315021 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:03.315239 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:03.833366 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:03.833427 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:03.833444 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:03.833870 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:03.833904 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:03.833916 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:04.834284 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:04.838182 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:04.849565 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:04.849583 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:04.850186 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:04.850202 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:05.004617 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b5_c001
2024-05-06 11:34:05.004667 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:05.004702 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:05.004717 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b5_c001
2024-05-06 11:34:05.005134 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:05.015699 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:05.026640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:05.037921 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:05.049195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:05.060179 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:05.060202 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:05.061797 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:05.073157 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:05.073697 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:05.073723 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:05.073746 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:05.073967 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:05.592903 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:05.592959 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:05.592983 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:05.593463 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:05.593495 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:05.593536 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:06.593865 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:06.597820 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:06.609198 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:06.609225 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:06.609850 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:06.609875 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:06.764547 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c381
2024-05-06 11:34:06.764617 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:06.764634 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:06.764656 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c381
2024-05-06 11:34:06.765067 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:06.775655 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:06.786919 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:06.797859 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:06.809144 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:06.820102 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:06.820125 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:06.821771 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:06.833152 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:06.833689 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:06.833714 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:06.833743 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:06.833963 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:07.352219 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:07.352300 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:07.352325 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:07.352760 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:07.352785 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:07.352798 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:08.353014 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:08.356901 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:08.368309 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:08.368344 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:08.368975 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:08.369002 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:08.523369 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ab_c281
2024-05-06 11:34:08.523439 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:08.523466 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:08.523480 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ab_c281
2024-05-06 11:34:08.523895 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:08.534767 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:08.546049 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:08.557323 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:08.568265 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:08.579255 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:08.579283 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:08.580871 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:08.592225 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:08.592751 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:08.592780 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:08.592803 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:08.593021 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:09.111068 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:09.111146 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:09.111160 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:09.111606 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:09.111627 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:09.111646 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:10.111867 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:10.115721 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:10.127113 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:10.127141 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:10.127743 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:10.127757 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:10.282115 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b0_c1a1
2024-05-06 11:34:10.282195 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:10.282210 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:10.282224 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b0_c1a1
2024-05-06 11:34:10.282645 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:10.293205 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:10.304473 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:10.315756 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:10.327046 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:10.338029 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:10.338053 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:10.339661 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:10.351034 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:10.351568 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:10.351592 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:10.351616 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:10.351841 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:10.869892 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:10.869950 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:10.869967 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:10.870402 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:10.870439 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:10.870452 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:11.870649 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:11.874594 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:11.886289 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:11.886307 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:11.886910 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:11.886925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:12.041307 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c381
2024-05-06 11:34:12.041366 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:12.041405 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:12.041422 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c381
2024-05-06 11:34:12.041842 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:12.052414 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:12.063696 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:12.074964 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:12.086255 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:12.097259 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:12.097283 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:12.098925 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:12.110324 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:12.110855 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:12.110881 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:12.110904 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:12.111157 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:12.628824 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:12.628883 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:12.628901 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:12.629329 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:12.629350 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:12.629363 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:13.629472 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:13.633366 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:13.645094 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:13.645128 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:13.645778 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:13.645812 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:13.800280 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c081
2024-05-06 11:34:13.800325 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:13.800349 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:13.800399 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c081
2024-05-06 11:34:13.800844 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:13.811410 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:13.822413 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:13.833412 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:13.844691 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:13.855675 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:13.855701 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:13.857374 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:13.869074 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:13.869620 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:13.869650 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:13.869694 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:13.869931 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:14.387938 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:14.388013 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:14.388049 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:14.388514 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:14.388547 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:14.388567 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:15.388751 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:15.392699 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:15.404066 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:15.404089 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:15.404714 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:15.404729 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:15.559356 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c081
2024-05-06 11:34:15.559417 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:15.559449 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:15.559471 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c081
2024-05-06 11:34:15.559910 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:15.570494 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:15.581482 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:15.592758 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:15.603710 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:15.614394 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:15.614430 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:15.616104 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:15.627831 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:15.628376 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:15.628430 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:15.628466 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:15.628703 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:16.146572 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:16.146666 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:16.146681 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:16.147108 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:16.147132 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:16.147152 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:17.147470 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:17.151343 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:17.162754 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:17.162782 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:17.163392 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:17.163408 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:17.317699 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c021
2024-05-06 11:34:17.317734 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:17.317748 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:17.317762 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c021
2024-05-06 11:34:17.318177 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:17.328722 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:17.339693 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:17.350971 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:17.362247 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:17.372947 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:17.373001 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:17.374547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:17.385943 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:17.386488 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:17.386532 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:17.386556 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:17.386776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:17.904367 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:17.904427 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:17.904443 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:17.904867 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:17.904889 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:17.904902 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:18.905263 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:18.909181 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:18.920623 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:18.920652 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:18.921275 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:18.921295 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:19.075541 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c021
2024-05-06 11:34:19.075594 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:19.075611 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:19.075625 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c021
2024-05-06 11:34:19.076043 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:19.086925 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:19.097860 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:19.109147 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:19.120134 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:19.130773 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:19.130798 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:19.132389 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:19.144107 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:19.144643 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:19.144669 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:19.144692 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:19.144917 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:19.663796 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:19.663850 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:19.663867 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:19.664297 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:19.664327 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:19.664340 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:20.664529 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:20.668512 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:20.679898 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:20.679919 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:20.680522 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:20.680555 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:20.835170 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c021
2024-05-06 11:34:20.835242 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:20.835262 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:20.835283 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c021
2024-05-06 11:34:20.835701 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:20.846295 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:20.857292 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:20.868293 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:20.879274 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:20.890249 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:20.890273 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:20.891923 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:20.903319 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:20.903855 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:20.903881 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:20.903908 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:20.904129 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:21.422513 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:21.422584 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:21.422608 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:21.423036 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:21.423141 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:21.423159 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:22.423457 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:22.427363 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:22.438736 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:22.438756 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:22.439360 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:22.439372 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:22.593697 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c1a1
2024-05-06 11:34:22.593752 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:22.593777 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:22.593790 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c1a1
2024-05-06 11:34:22.594210 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:22.604769 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:22.616054 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:22.627327 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:22.638612 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:22.649593 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:22.649623 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:22.651167 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:22.662893 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:22.663443 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:22.663476 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:22.663498 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:22.663723 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:23.181592 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:23.181678 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:23.181701 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:23.182152 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:23.182180 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:23.182207 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:24.182280 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:24.186217 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:24.197615 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:24.197648 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:24.198256 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:24.198272 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:24.353444 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b1_c1a1
2024-05-06 11:34:24.353510 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:24.353524 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:24.353539 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b1_c1a1
2024-05-06 11:34:24.353958 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:24.364511 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:24.375485 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:24.386764 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:24.398055 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:24.408708 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:24.408731 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:24.410423 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:24.421804 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:24.422342 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:24.422364 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:24.422397 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:24.422623 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:24.940617 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:24.940674 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:24.940690 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:24.941116 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:24.941138 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:24.941151 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:25.941441 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:25.945356 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:25.957092 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:25.957119 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:25.957757 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:25.957779 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:26.112052 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c021
2024-05-06 11:34:26.112087 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:26.112102 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:26.112117 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c021
2024-05-06 11:34:26.112547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:26.123113 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:26.134395 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:26.145333 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:26.156291 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:26.166960 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:26.166986 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:26.168671 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:26.180037 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:26.180569 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:26.180596 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:26.180619 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:26.180849 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:26.698860 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:26.698901 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:26.698916 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:26.699347 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:26.699369 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:26.699399 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:27.699533 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:27.703508 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:27.714848 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:27.714871 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:27.715484 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:27.715502 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:27.870441 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c021
2024-05-06 11:34:27.870497 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:27.870514 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:27.870535 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c021
2024-05-06 11:34:27.870954 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:27.881495 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:27.892479 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:27.903486 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:27.914770 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:27.925466 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:27.925497 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:27.927112 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:27.938522 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:27.939058 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:27.939081 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:27.939114 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:27.939341 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:28.457145 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:28.457219 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:28.457243 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:28.457668 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:28.457690 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:28.457703 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:29.458059 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:29.461906 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:29.473282 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:29.473310 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:29.473931 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:29.473946 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:29.628522 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c081
2024-05-06 11:34:29.628577 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:29.628609 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:29.628631 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c081
2024-05-06 11:34:29.629070 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:29.639652 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:29.650649 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:29.661641 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:29.672644 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:29.683329 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:29.683365 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:29.684998 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:29.696375 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:29.696927 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:29.696963 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:29.696999 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:29.697234 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:30.215140 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:30.215237 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:30.215259 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:30.215724 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:30.215757 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:30.215786 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:31.216068 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:31.219999 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:31.231344 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:31.231387 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:31.231998 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:31.232012 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:31.386641 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c381
2024-05-06 11:34:31.386695 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:31.386710 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:31.386724 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c381
2024-05-06 11:34:31.387138 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:31.397711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:31.408989 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:31.419925 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:31.431196 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:31.441845 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:31.441868 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:31.443515 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:31.455235 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:31.455776 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:31.455802 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:31.455826 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:31.456046 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:31.974663 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:31.974719 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:31.974739 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:31.975174 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:31.975202 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:31.975214 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:32.975275 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:32.979155 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:32.990873 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:32.990893 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:32.991502 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:32.991518 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:33.145996 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c021
2024-05-06 11:34:33.146052 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:33.146069 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:33.146084 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c021
2024-05-06 11:34:33.146513 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:33.157408 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:33.168691 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:33.179640 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:33.190912 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:33.201896 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:33.201919 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:33.203514 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:33.215253 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:33.215794 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:33.215827 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:33.215853 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:33.216078 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:33.733825 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:33.733882 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:33.733898 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:33.734328 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:33.734348 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:33.734361 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:34.734730 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:34.738661 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:34.750370 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:34.750444 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:34.751067 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:34.751094 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:34.905335 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c241
2024-05-06 11:34:34.905406 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:34.905425 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:34.905447 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c241
2024-05-06 11:34:34.905861 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:34.916398 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:34.927348 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:34.938288 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:34.949222 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:34.959895 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:34.959918 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:34.961612 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:34.973326 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:34.973855 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:34.973881 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:34.973909 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:34.974127 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:35.492021 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:35.492099 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:35.492123 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:35.492550 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:35.492575 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:35.492588 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:36.492913 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:36.496757 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:36.508129 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:36.508150 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:36.508760 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:36.508775 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:36.663033 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a9_c081
2024-05-06 11:34:36.663089 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:36.663114 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:36.663127 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a9_c081
2024-05-06 11:34:36.663553 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:36.674113 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:36.685404 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:36.696347 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:36.707628 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:36.718596 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:36.718630 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:36.720215 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:36.731592 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:36.732118 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:36.732145 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:36.732168 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:36.732391 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:37.249748 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:37.249826 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:37.249841 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:37.250264 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:37.250285 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:37.250304 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:38.250459 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:38.254319 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:38.265983 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:38.266010 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:38.266614 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:38.266630 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:38.421510 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c2e1
2024-05-06 11:34:38.421571 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:38.421587 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:38.421602 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c2e1
2024-05-06 11:34:38.422022 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:38.432580 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:38.443599 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:38.454568 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:38.465568 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:38.476289 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:38.476324 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:38.477927 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:38.489353 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:38.489903 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:38.489926 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:38.489947 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:38.490178 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:39.008223 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:39.008281 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:39.008298 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:39.008725 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:39.008753 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:39.008765 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:40.008864 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:40.012764 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:40.024114 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:40.024134 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:40.024735 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:40.024750 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:40.179294 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c3e1
2024-05-06 11:34:40.179349 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:40.179366 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:40.179393 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c3e1
2024-05-06 11:34:40.179818 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:40.190346 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:40.201612 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:40.212542 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:40.223480 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:40.234452 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:40.234474 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:40.236012 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:40.247389 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:40.247914 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:40.247936 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:40.247960 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:40.248184 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:40.766519 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:40.766586 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:40.766603 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:40.767036 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:40.767059 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:40.767072 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:41.767317 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:41.771262 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:41.782621 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:41.782645 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:41.783251 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:41.783268 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:41.938167 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c2e1
2024-05-06 11:34:41.938231 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:41.938258 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:41.938286 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c2e1
2024-05-06 11:34:41.938728 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:41.949276 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:41.960562 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:41.971555 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:41.982854 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:41.993545 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:41.993573 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:41.995160 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:42.006540 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:42.007105 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:42.007133 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:42.007173 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:42.007410 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:42.525319 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:42.525370 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:42.525405 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:42.525834 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:42.525853 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:42.525866 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:43.525920 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:43.529830 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:43.541253 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:43.541283 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:43.541909 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:43.541929 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:43.696174 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a4_c381
2024-05-06 11:34:43.696224 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:43.696248 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:43.696261 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a4_c381
2024-05-06 11:34:43.696699 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:43.707251 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:43.718556 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:43.729842 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:43.741116 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:43.751763 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:43.751809 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:43.753407 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:43.764795 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:43.765323 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:43.765349 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:43.765371 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:43.765602 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:44.283257 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:44.283334 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:44.283348 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:44.283773 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:44.283792 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:44.283811 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:45.284130 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:45.288054 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:45.299436 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:45.299462 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:45.300066 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:45.300080 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:45.455047 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c081
2024-05-06 11:34:45.455112 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:45.455127 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:45.455141 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c081
2024-05-06 11:34:45.455594 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:45.466177 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:45.477211 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:45.488221 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:45.499216 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:45.509931 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:45.509956 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:45.511631 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:45.523073 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:45.523629 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:45.523654 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:45.523678 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:45.523917 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:45.574272 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.594657 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.615050 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.635348 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.655774 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.676152 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.696430 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.716757 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.737119 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.757465 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.777810 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.798109 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.818416 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:34:45.818440 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:34:45.818558 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:34:45.818677 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:34:46.818863 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:34:46.818921 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:46.819362 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:46.819396 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:46.819423 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:47.819709 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:47.823555 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:47.834944 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:47.834982 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:47.835600 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:47.835620 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:47.990148 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c381
2024-05-06 11:34:47.990200 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:47.990214 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:47.990228 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c381
2024-05-06 11:34:47.990654 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:48.001212 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:48.012492 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:48.023492 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:48.034429 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:48.045410 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:48.045432 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:48.047066 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:48.058438 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:48.058966 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:48.058989 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:48.059012 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:48.059231 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:48.577535 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:48.577591 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:48.577608 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:48.578036 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:48.578064 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:48.578076 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:49.578429 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:49.582340 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:49.593712 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:49.593734 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:49.594342 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:49.594357 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:49.748629 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c081
2024-05-06 11:34:49.748684 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:49.748701 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:49.748716 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c081
2024-05-06 11:34:49.749140 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:49.759705 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:49.770745 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:49.781690 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:49.792983 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:49.803959 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:49.803983 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:49.805580 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:49.816955 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:49.817493 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:49.817520 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:49.817543 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:49.817770 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:50.335939 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:50.336007 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:50.336032 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:50.336468 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:50.336487 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:50.336500 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:51.336778 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:51.340653 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:51.352014 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:51.352043 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:51.352667 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:51.352694 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:51.507121 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b8_c241
2024-05-06 11:34:51.507181 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:51.507197 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:51.507217 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b8_c241
2024-05-06 11:34:51.507655 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:51.518191 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:51.529486 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:51.540434 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:51.551690 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:51.562675 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:51.562698 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:51.564334 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:51.576004 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:51.576621 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:51.576649 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:51.576678 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:51.576897 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:52.094353 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:52.094417 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:52.094434 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:52.094855 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:52.094875 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:52.094888 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:53.095058 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:53.098930 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:53.110286 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:53.110306 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:53.110928 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:53.110946 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:53.265201 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c021
2024-05-06 11:34:53.265235 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:53.265256 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:53.265269 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c021
2024-05-06 11:34:53.265696 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:53.276553 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:53.287498 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:53.298751 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:53.309689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:53.320668 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:53.320694 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:53.322224 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:53.333676 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:53.334216 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:53.334242 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:53.334282 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:53.334505 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:53.852865 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:53.852934 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:53.852948 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:53.853371 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:53.853409 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:53.853428 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:54.853691 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:54.857648 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:54.869035 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:54.869066 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:54.869673 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:54.869689 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:55.023924 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a5_c3e1
2024-05-06 11:34:55.023992 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:55.024009 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:55.024024 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a5_c3e1
2024-05-06 11:34:55.024446 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:55.034977 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:55.045948 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:55.056921 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:55.067922 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:55.078955 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:55.078987 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:55.080647 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:55.092040 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:55.092580 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:55.092608 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:55.092631 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:55.092854 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:55.611187 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:55.611231 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:55.611247 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:55.611674 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:55.611705 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:55.611717 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:56.611860 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:56.615756 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:56.627124 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:56.627142 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:56.627746 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:56.627761 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:56.782166 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b6_c381
2024-05-06 11:34:56.782214 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:56.782230 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:56.782244 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b6_c381
2024-05-06 11:34:56.782665 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:56.793543 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:56.804468 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:56.815396 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:56.826336 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:56.837310 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:56.837331 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:56.839015 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:56.850386 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:56.850912 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:56.850934 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:56.850957 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:56.851181 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:57.369183 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:57.369259 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:57.369276 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:57.369708 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:57.369733 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:57.369746 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:34:58.369988 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:34:58.373945 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:34:58.385622 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:34:58.385642 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:34:58.386245 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:34:58.386260 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:34:58.540925 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c1a1
2024-05-06 11:34:58.540984 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:34:58.541002 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:34:58.541024 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c1a1
2024-05-06 11:34:58.541454 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:34:58.552337 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:34:58.563615 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:34:58.574563 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:34:58.585830 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:34:58.596813 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:34:58.596840 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:34:58.598547 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:34:58.609941 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:34:58.610470 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:34:58.610514 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:58.610543 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:34:58.610764 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:34:59.129117 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:34:59.129189 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:34:59.129214 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:34:59.129647 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:34:59.129671 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:34:59.129684 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:00.130065 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:00.133929 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:00.145657 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:00.145683 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:00.146303 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:00.146318 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:00.301000 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ad_c021
2024-05-06 11:35:00.301056 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:00.301081 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:00.301095 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ad_c021
2024-05-06 11:35:00.301511 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:00.312068 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:00.323341 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:00.334321 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:00.345614 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:00.356267 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:00.356296 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:00.358004 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:00.369369 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:00.369909 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:00.369937 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:00.369959 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:00.370178 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:00.889209 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:00.889283 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:00.889298 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:00.889728 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:00.889758 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:00.889777 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:01.890112 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:01.894010 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:01.905372 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:01.905407 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:01.906016 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:01.906045 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:02.060847 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c021
2024-05-06 11:35:02.060910 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:02.060926 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:02.060940 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c021
2024-05-06 11:35:02.061354 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:02.071916 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:02.083194 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:02.094470 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:02.105755 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:02.116745 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:02.116767 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:02.118409 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:02.129796 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:02.130328 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:02.130349 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:02.130373 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:02.130604 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:02.649042 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:02.649086 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:02.649101 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:02.649531 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:02.649557 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:02.649570 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:03.649730 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:03.653645 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:03.665344 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:03.665365 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:03.665978 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:03.665995 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:03.820291 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a3_c021
2024-05-06 11:35:03.820342 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:03.820358 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:03.820373 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a3_c021
2024-05-06 11:35:03.820863 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:03.831407 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:03.842347 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:03.853630 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:03.864929 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:03.875577 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:03.875601 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:03.877255 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:03.888963 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:03.889512 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:03.889540 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:03.889573 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:03.889802 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:04.407914 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:04.407983 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:04.407999 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:04.408453 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:04.408484 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:04.408497 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:05.408727 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:05.412636 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:05.424362 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:05.424402 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:05.425032 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:05.425057 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:05.579540 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3af_c021
2024-05-06 11:35:05.579574 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:05.579589 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:05.579610 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3af_c021
2024-05-06 11:35:05.580025 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:05.590560 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:05.601493 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:05.612798 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:05.623762 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:05.634405 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:05.634428 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:05.636119 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:05.647507 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:05.648037 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:05.648060 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:05.648087 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:05.648305 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:06.166654 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:06.166740 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:06.166766 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:06.167193 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:06.167225 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:06.167238 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:07.167435 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:07.171289 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:07.182646 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:07.182665 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:07.183286 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:07.183299 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:07.337567 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a6_c001
2024-05-06 11:35:07.337601 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:07.337623 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:07.337637 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a6_c001
2024-05-06 11:35:07.338054 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:07.348894 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:07.360195 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:07.371492 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:07.382768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:07.393743 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:07.393771 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:07.395412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:07.406829 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:07.407373 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:07.407427 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:07.407450 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:07.407672 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:07.926066 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:07.926126 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:07.926140 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:07.926562 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:07.926586 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:07.926605 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:08.926953 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:08.930826 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:08.942182 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:08.942209 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:08.942813 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:08.942832 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:09.097597 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c081
2024-05-06 11:35:09.097669 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:09.097687 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:09.097701 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c081
2024-05-06 11:35:09.098117 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:09.108973 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:09.120253 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:09.131548 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:09.142843 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:09.153817 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:09.153839 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:09.155390 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:09.166801 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:09.167336 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:09.167357 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:09.167390 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:09.167612 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:09.685196 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:09.685245 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:09.685261 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:09.685701 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:09.685731 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:09.685743 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:10.686060 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:10.689971 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:10.701387 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:10.701405 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:10.702009 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:10.702022 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:10.857087 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bd_c3e1
2024-05-06 11:35:10.857139 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:10.857154 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:10.857167 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bd_c3e1
2024-05-06 11:35:10.857603 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:10.868490 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:10.879759 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:10.890702 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:10.901678 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:10.912351 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:10.912376 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:10.913987 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:10.925400 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:10.925938 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:10.925961 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:10.925985 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:10.926211 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:11.444597 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:11.444662 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:11.444678 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:11.445112 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:11.445133 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:11.445146 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:12.445226 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:12.449061 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:12.460439 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:12.460485 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:12.461106 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:12.461128 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:12.615753 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c021
2024-05-06 11:35:12.615808 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:12.615826 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:12.615847 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c021
2024-05-06 11:35:12.616266 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:12.626825 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:12.638135 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:12.649129 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:12.660408 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:12.671389 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:12.671411 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:12.673055 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:12.684721 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:12.685249 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:12.685270 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:12.685298 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:12.685517 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:13.203689 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:13.203754 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:13.203783 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:13.204207 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:13.204237 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:13.204249 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:14.204453 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:14.208341 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:14.220032 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:14.220060 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:14.220677 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:14.220700 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:14.375859 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bf_c381
2024-05-06 11:35:14.375916 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:14.375943 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:14.375958 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bf_c381
2024-05-06 11:35:14.376412 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:14.387033 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:14.398078 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:14.409066 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:14.420064 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:14.430744 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:14.430776 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:14.432501 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:14.443906 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:14.444453 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:14.444483 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:14.444506 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:14.444728 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:14.495294 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.515650 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.536010 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.556369 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.576706 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.597313 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.617604 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.637904 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.658232 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.678505 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:14.678529 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:35:14.678646 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:35:14.678764 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:35:15.679172 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:35:15.679234 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:15.679683 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:15.679707 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:15.679726 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:16.679899 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:16.683826 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:16.695261 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:16.695297 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:16.695917 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:16.695939 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:16.850147 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b3_c381
2024-05-06 11:35:16.850195 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:16.850209 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:16.850223 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b3_c381
2024-05-06 11:35:16.850650 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:16.861198 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:16.872488 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:16.883771 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:16.894768 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:16.905406 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:16.905427 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:16.907019 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:16.918391 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:16.918923 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:16.918949 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:16.918979 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:16.919199 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:17.436959 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:17.437003 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:17.437025 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:17.437474 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:17.437513 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:17.437532 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:18.437630 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:18.441542 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:18.452935 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:18.452962 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:18.453599 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:18.453621 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:18.608229 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ae_c381
2024-05-06 11:35:18.608283 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:18.608300 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:18.608314 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ae_c381
2024-05-06 11:35:18.608759 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:18.619345 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:18.630360 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:18.641331 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:18.652621 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:18.663597 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:18.663620 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:18.665263 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:18.676684 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:18.677212 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:18.677235 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:18.677259 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:18.677495 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:19.195514 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:19.195584 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:19.195610 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:19.196064 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:19.196090 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:19.196132 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:20.196344 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:20.200256 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:20.211905 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:20.211923 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:20.212527 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:20.212544 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:20.366695 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3b9_c381
2024-05-06 11:35:20.366734 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:20.366750 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:20.366770 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3b9_c381
2024-05-06 11:35:20.367184 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:20.378050 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:20.389329 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:20.400270 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:20.411545 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:20.422178 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:20.422200 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:20.423789 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:20.435148 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:20.435673 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:20.435696 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:20.435724 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:20.435941 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:20.953694 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:20.953765 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:20.953800 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:20.954249 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:20.954277 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:20.954297 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:21.954448 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:21.958340 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:21.969724 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:21.969759 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:21.970417 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:21.970440 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:22.124621 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a0_c381
2024-05-06 11:35:22.124704 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:22.124730 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:22.124743 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a0_c381
2024-05-06 11:35:22.125162 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:22.135711 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:22.146709 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:22.157704 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:22.168760 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:22.179468 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:22.179504 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:22.181165 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:22.192546 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:22.193079 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:22.193117 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:22.193140 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:22.193360 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:22.711849 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:22.711917 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:22.711932 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:22.712361 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:22.712421 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:22.712441 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:23.712517 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:23.716392 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:23.727784 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:23.727811 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:23.728414 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:23.728429 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:23.882771 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a2_c021
2024-05-06 11:35:23.882835 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:23.882855 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:23.882869 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a2_c021
2024-05-06 11:35:23.883289 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:23.893850 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:23.905130 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:23.916406 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:23.927689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:23.938668 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:23.938691 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:23.940282 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:23.951668 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:23.952206 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:23.952229 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:23.952252 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:23.952474 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:24.470849 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:24.470898 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:24.470915 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:24.471340 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:24.471414 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:24.471432 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:25.471526 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:25.475376 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:25.487104 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:25.487130 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:25.487755 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:25.487777 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:25.642040 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3aa_c2e1
2024-05-06 11:35:25.642093 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:25.642119 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:25.642143 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3aa_c2e1
2024-05-06 11:35:25.642617 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:25.653213 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:25.664205 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:25.675196 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:25.686145 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:25.697121 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:25.697143 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:25.698734 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:25.710101 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:25.710628 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:25.710652 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:25.710675 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:25.710899 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:26.228504 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:26.228581 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:26.228597 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:26.229028 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:26.229048 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:26.229061 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:27.229300 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:27.233259 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:27.244643 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:27.244662 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:27.245264 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:27.245281 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:27.399668 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3a7_c021
2024-05-06 11:35:27.399729 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:27.399747 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:27.399768 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3a7_c021
2024-05-06 11:35:27.400184 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:27.411066 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:27.422079 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:27.433106 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:27.444070 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:27.454748 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:27.454773 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:27.456422 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:27.467819 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:27.468351 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:27.468374 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:27.468424 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:27.468646 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:27.519150 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.539500 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.559780 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.580073 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.600398 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.620729 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.641093 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.661355 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.681648 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.701969 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.722324 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.742686 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.763006 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:35:27.763056 DEBUG BF_PORT FSM :0:136:-: LT: | complete | none     | none     | none     |
2024-05-06 11:35:27.763179 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:35:27.763297 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:35:28.763673 DEBUG BF_PORT FSM :0:136:-: PCS sts=0 : blk-lk=0 : blk-lk-all=0 : hi-ber=0 : algn-lk-all=0 : algn-lk=0
2024-05-06 11:35:28.763742 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:28.764184 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:28.764200 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:28.764213 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:29.764443 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:29.768401 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:29.779789 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:29.779810 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:29.780415 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:29.780448 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:29.934697 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3bb_c021
2024-05-06 11:35:29.934757 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:29.934775 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:29.934797 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3bb_c021
2024-05-06 11:35:29.935215 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:29.945766 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:29.957045 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:29.967994 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:29.978925 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:29.989894 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:29.989916 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:29.991461 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:30.003158 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:30.003708 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:30.003735 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:30.003760 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:30.003979 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:30.521632 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:30.521695 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:30.521720 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:30.522142 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:30.522164 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:30.522177 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:31.522368 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:31.526270 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:31.537675 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:31.537704 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:31.538327 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:31.538345 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:31.693283 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c1a1
2024-05-06 11:35:31.693336 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:31.693359 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:31.693372 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c1a1
2024-05-06 11:35:31.693810 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:31.704689 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:31.715975 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:31.726908 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:31.738192 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:31.749178 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:31.749206 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:31.750897 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:31.762572 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:31.763117 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:31.763145 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:31.763168 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:31.763397 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:32.281298 DEBUG BF_PORT 0:1: 54: Link training: fail=1 : in_prg=0 : rx_trnd=0 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:35:32.281396 DEBUG BF_PORT FSM :0:136:-: LT: | failed   | none     | none     | none     |
2024-05-06 11:35:32.281413 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_FSM_ST_ABORT            (alt)
2024-05-06 11:35:32.281841 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:32.281865 DEBUG BF_PORT 0:136: hw ctrs cleared.
2024-05-06 11:35:32.281884 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 11:35:33.282227 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:35:33.286173 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:35:33.297539 DEBUG BF_PORT 0:1: 54:            raw: 0000_0080_0001
2024-05-06 11:35:33.297565 DEBUG BF_PORT 0:1: 54:       AN speed: 10G_KR 
2024-05-06 11:35:33.298167 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:35:33.298179 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:35:33.452650 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3ba_c381
2024-05-06 11:35:33.452700 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:35:33.452714 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:35:33.452729 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3ba_c381
2024-05-06 11:35:33.453144 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:35:33.463725 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:35:33.474708 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:35:33.485643 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:35:33.496606 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:35:33.507271 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:35:33.507297 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:35:33.508932 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:35:33.520313 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 10GBASE-KR
2024-05-06 11:35:33.520853 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:35:33.520877 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:33.520900 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:35:33.521120 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:35:35.536537 DEBUG BF_PLTFM Platform-mgr started 

2024-05-06 11:35:35.541938 DEBUG BF_PLTFM Checking path /tmp/.bf_platform_ingrasys
2024-05-06 11:35:35.548586 DEBUG BF_PLTFM Checking path /sys/bus/i2c/devices/0-0051/eeprom
2024-05-06 11:35:35.698894 DEBUG BF_PLTFM The platform ingrasys s9180_32x has been detected (1)
bd_id: 0x9180

2024-05-06 11:35:35.699059 DEBUG BF_PLTFM Parsing EEPROM DATA ...

2024-05-06 11:35:35.701821 DEBUG BF_PLTFM [sonic] prepare init spi

2024-05-06 11:35:35.701917 DEBUG BF_PLTFM Ready to init qsfp on platform ingrasys: 9180

2024-05-06 11:35:35.701979 DEBUG BF_PLTFM GPIO BASE is 256

2024-05-06 11:35:35.702097 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2024-05-06 11:35:35.702606 DEBUG BF_PLTFM num_ports=33
2024-05-06 11:35:35.702654 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2024-05-06 11:35:35.702692 DEBUG BF_PLTFM QSFP:  1 : RESETL = true
2024-05-06 11:35:35.703688 DEBUG BF_PLTFM QSFP:  2 : RESETL = true
2024-05-06 11:35:35.704676 DEBUG BF_PLTFM QSFP:  3 : RESETL = true
2024-05-06 11:35:35.705638 DEBUG BF_PLTFM QSFP:  4 : RESETL = true
2024-05-06 11:35:35.706606 DEBUG BF_PLTFM QSFP:  5 : RESETL = true
2024-05-06 11:35:35.707568 DEBUG BF_PLTFM QSFP:  6 : RESETL = true
2024-05-06 11:35:35.708528 DEBUG BF_PLTFM QSFP:  7 : RESETL = true
2024-05-06 11:35:35.709487 DEBUG BF_PLTFM QSFP:  8 : RESETL = true
2024-05-06 11:35:35.710454 DEBUG BF_PLTFM QSFP:  9 : RESETL = true
2024-05-06 11:35:35.711415 DEBUG BF_PLTFM QSFP: 10 : RESETL = true
2024-05-06 11:35:35.712377 DEBUG BF_PLTFM QSFP: 11 : RESETL = true
2024-05-06 11:35:35.713375 DEBUG BF_PLTFM QSFP: 12 : RESETL = true
2024-05-06 11:35:35.714357 DEBUG BF_PLTFM QSFP: 13 : RESETL = true
2024-05-06 11:35:35.715319 DEBUG BF_PLTFM QSFP: 14 : RESETL = true
2024-05-06 11:35:35.716299 DEBUG BF_PLTFM QSFP: 15 : RESETL = true
2024-05-06 11:35:35.717261 DEBUG BF_PLTFM QSFP: 16 : RESETL = true
2024-05-06 11:35:35.718227 DEBUG BF_PLTFM QSFP: 17 : RESETL = true
2024-05-06 11:35:35.719199 DEBUG BF_PLTFM QSFP: 18 : RESETL = true
2024-05-06 11:35:35.720157 DEBUG BF_PLTFM QSFP: 19 : RESETL = true
2024-05-06 11:35:35.721115 DEBUG BF_PLTFM QSFP: 20 : RESETL = true
2024-05-06 11:35:35.722071 DEBUG BF_PLTFM QSFP: 21 : RESETL = true
2024-05-06 11:35:35.723032 DEBUG BF_PLTFM QSFP: 22 : RESETL = true
2024-05-06 11:35:35.723990 DEBUG BF_PLTFM QSFP: 23 : RESETL = true
2024-05-06 11:35:35.724951 DEBUG BF_PLTFM QSFP: 24 : RESETL = true
2024-05-06 11:35:35.725926 DEBUG BF_PLTFM QSFP: 25 : RESETL = true
2024-05-06 11:35:35.726885 DEBUG BF_PLTFM QSFP: 26 : RESETL = true
2024-05-06 11:35:35.727849 DEBUG BF_PLTFM QSFP: 27 : RESETL = true
2024-05-06 11:35:35.728811 DEBUG BF_PLTFM QSFP: 28 : RESETL = true
2024-05-06 11:35:35.729782 DEBUG BF_PLTFM QSFP: 29 : RESETL = true
2024-05-06 11:35:35.730743 DEBUG BF_PLTFM QSFP: 30 : RESETL = true
2024-05-06 11:35:35.731704 DEBUG BF_PLTFM QSFP: 31 : RESETL = true
2024-05-06 11:35:35.732684 DEBUG BF_PLTFM QSFP: 32 : RESETL = true
2024-05-06 11:35:35.733657 DEBUG BF_PLTFM QSFP: 33 : RESETL = true
2024-05-06 11:35:35.734749 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2024-05-06 11:35:35.734771 DEBUG BF_PLTFM QSFP:  1 : LPMODE = true
2024-05-06 11:35:35.735739 DEBUG BF_PLTFM QSFP:  1 : RESETL = false
2024-05-06 11:35:35.736706 DEBUG BF_PLTFM QSFP:  2 : LPMODE = true
2024-05-06 11:35:35.737669 DEBUG BF_PLTFM QSFP:  2 : RESETL = false
2024-05-06 11:35:35.738628 DEBUG BF_PLTFM QSFP:  3 : LPMODE = true
2024-05-06 11:35:35.739587 DEBUG BF_PLTFM QSFP:  3 : RESETL = false
2024-05-06 11:35:35.740551 DEBUG BF_PLTFM QSFP:  4 : LPMODE = true
2024-05-06 11:35:35.741508 DEBUG BF_PLTFM QSFP:  4 : RESETL = false
2024-05-06 11:35:35.742466 DEBUG BF_PLTFM QSFP:  5 : LPMODE = true
2024-05-06 11:35:35.743428 DEBUG BF_PLTFM QSFP:  5 : RESETL = false
2024-05-06 11:35:35.744400 DEBUG BF_PLTFM QSFP:  6 : LPMODE = true
2024-05-06 11:35:35.745359 DEBUG BF_PLTFM QSFP:  6 : RESETL = false
2024-05-06 11:35:35.746321 DEBUG BF_PLTFM QSFP:  7 : LPMODE = true
2024-05-06 11:35:35.747290 DEBUG BF_PLTFM QSFP:  7 : RESETL = false
2024-05-06 11:35:35.748255 DEBUG BF_PLTFM QSFP:  8 : LPMODE = true
2024-05-06 11:35:35.749213 DEBUG BF_PLTFM QSFP:  8 : RESETL = false
2024-05-06 11:35:35.750171 DEBUG BF_PLTFM QSFP:  9 : LPMODE = true
2024-05-06 11:35:35.751131 DEBUG BF_PLTFM QSFP:  9 : RESETL = false
2024-05-06 11:35:35.752093 DEBUG BF_PLTFM QSFP: 10 : LPMODE = true
2024-05-06 11:35:35.753050 DEBUG BF_PLTFM QSFP: 10 : RESETL = false
2024-05-06 11:35:35.754013 DEBUG BF_PLTFM QSFP: 11 : LPMODE = true
2024-05-06 11:35:35.754977 DEBUG BF_PLTFM QSFP: 11 : RESETL = false
2024-05-06 11:35:35.755978 DEBUG BF_PLTFM QSFP: 12 : LPMODE = true
2024-05-06 11:35:35.756951 DEBUG BF_PLTFM QSFP: 12 : RESETL = false
2024-05-06 11:35:35.757914 DEBUG BF_PLTFM QSFP: 13 : LPMODE = true
2024-05-06 11:35:35.758875 DEBUG BF_PLTFM QSFP: 13 : RESETL = false
2024-05-06 11:35:35.759839 DEBUG BF_PLTFM QSFP: 14 : LPMODE = true
2024-05-06 11:35:35.760800 DEBUG BF_PLTFM QSFP: 14 : RESETL = false
2024-05-06 11:35:35.761777 DEBUG BF_PLTFM QSFP: 15 : LPMODE = true
2024-05-06 11:35:35.762738 DEBUG BF_PLTFM QSFP: 15 : RESETL = false
2024-05-06 11:35:35.763707 DEBUG BF_PLTFM QSFP: 16 : LPMODE = true
2024-05-06 11:35:35.764675 DEBUG BF_PLTFM QSFP: 16 : RESETL = false
2024-05-06 11:35:35.765637 DEBUG BF_PLTFM QSFP: 17 : LPMODE = true
2024-05-06 11:35:35.766597 DEBUG BF_PLTFM QSFP: 17 : RESETL = false
2024-05-06 11:35:35.767568 DEBUG BF_PLTFM QSFP: 18 : LPMODE = true
2024-05-06 11:35:35.768528 DEBUG BF_PLTFM QSFP: 18 : RESETL = false
2024-05-06 11:35:35.769491 DEBUG BF_PLTFM QSFP: 19 : LPMODE = true
2024-05-06 11:35:35.770451 DEBUG BF_PLTFM QSFP: 19 : RESETL = false
2024-05-06 11:35:35.771416 DEBUG BF_PLTFM QSFP: 20 : LPMODE = true
2024-05-06 11:35:35.772372 DEBUG BF_PLTFM QSFP: 20 : RESETL = false
2024-05-06 11:35:35.773349 DEBUG BF_PLTFM QSFP: 21 : LPMODE = true
2024-05-06 11:35:35.774327 DEBUG BF_PLTFM QSFP: 21 : RESETL = false
2024-05-06 11:35:35.775303 DEBUG BF_PLTFM QSFP: 22 : LPMODE = true
2024-05-06 11:35:35.776261 DEBUG BF_PLTFM QSFP: 22 : RESETL = false
2024-05-06 11:35:35.777223 DEBUG BF_PLTFM QSFP: 23 : LPMODE = true
2024-05-06 11:35:35.778186 DEBUG BF_PLTFM QSFP: 23 : RESETL = false
2024-05-06 11:35:35.779155 DEBUG BF_PLTFM QSFP: 24 : LPMODE = true
2024-05-06 11:35:35.780113 DEBUG BF_PLTFM QSFP: 24 : RESETL = false
2024-05-06 11:35:35.781076 DEBUG BF_PLTFM QSFP: 25 : LPMODE = true
2024-05-06 11:35:35.782044 DEBUG BF_PLTFM QSFP: 25 : RESETL = false
2024-05-06 11:35:35.783020 DEBUG BF_PLTFM QSFP: 26 : LPMODE = true
2024-05-06 11:35:35.783980 DEBUG BF_PLTFM QSFP: 26 : RESETL = false
2024-05-06 11:35:35.784943 DEBUG BF_PLTFM QSFP: 27 : LPMODE = true
2024-05-06 11:35:35.785904 DEBUG BF_PLTFM QSFP: 27 : RESETL = false
2024-05-06 11:35:35.786870 DEBUG BF_PLTFM QSFP: 28 : LPMODE = true
2024-05-06 11:35:35.787831 DEBUG BF_PLTFM QSFP: 28 : RESETL = false
2024-05-06 11:35:35.788793 DEBUG BF_PLTFM QSFP: 29 : LPMODE = true
2024-05-06 11:35:35.789752 DEBUG BF_PLTFM QSFP: 29 : RESETL = false
2024-05-06 11:35:35.790718 DEBUG BF_PLTFM QSFP: 30 : LPMODE = true
2024-05-06 11:35:35.791678 DEBUG BF_PLTFM QSFP: 30 : RESETL = false
2024-05-06 11:35:35.792651 DEBUG BF_PLTFM QSFP: 31 : LPMODE = true
2024-05-06 11:35:35.793613 DEBUG BF_PLTFM QSFP: 31 : RESETL = false
2024-05-06 11:35:35.794581 DEBUG BF_PLTFM QSFP: 32 : LPMODE = true
2024-05-06 11:35:35.795538 DEBUG BF_PLTFM QSFP: 32 : RESETL = false
2024-05-06 11:35:35.796501 DEBUG BF_PLTFM QSFP: 33 : LPMODE = true
2024-05-06 11:35:35.796522 DEBUG BF_PLTFM QSFP: 33 : RESETL = false
2024-05-06 11:35:35.796538 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2024-05-06 11:35:37.797098 DEBUG BF_DVM BF-SDE vesion: 9.2.0
2024-05-06 11:35:37.806421 INFO  BF_TM TM: Registered for device and port discovery
2024-05-06 11:35:37.831330 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2024-05-06 11:35:37.831607 DEBUG BF_LLD  Efuse settings:
2024-05-06 11:35:37.831621 DEBUG BF_LLD                0 : resubmit_disable
2024-05-06 11:35:37.831631 DEBUG BF_LLD                0 : mau_tcam_reduction
2024-05-06 11:35:37.831639 DEBUG BF_LLD                0 : mau_sram_reduction
2024-05-06 11:35:37.831647 DEBUG BF_LLD                0 : packet_generator_disable
2024-05-06 11:35:37.831654 DEBUG BF_LLD                5 : pipe_disable
2024-05-06 11:35:37.831661 DEBUG BF_LLD                0 : mau_stage_disable
2024-05-06 11:35:37.831668 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2024-05-06 11:35:37.831678 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2024-05-06 11:35:37.831685 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2024-05-06 11:35:37.831692 DEBUG BF_LLD                0 : port_speed_reduction
2024-05-06 11:35:37.831699 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2024-05-06 11:35:37.831707 DEBUG BF_LLD                0 : pcie_lane_reduction
2024-05-06 11:35:37.831714 DEBUG BF_LLD                0 : baresync_disable
2024-05-06 11:35:37.831721 DEBUG BF_LLD                0 : frequency_reduction
2024-05-06 11:35:37.831728 DEBUG BF_LLD                0 : frequency_check_disable
2024-05-06 11:35:37.831749 DEBUG BF_LLD                0 : versioning
2024-05-06 11:35:37.831756 DEBUG BF_LLD                8 : chip_part_number
2024-05-06 11:35:37.831764 DEBUG BF_LLD                1 : part_revision_number
2024-05-06 11:35:37.831771 DEBUG BF_LLD                0 : package_id
2024-05-06 11:35:37.831780 DEBUG BF_LLD 70283870e9cc5085 : chip_id
2024-05-06 11:35:37.831787 DEBUG BF_LLD              702 : pmro_and_skew
2024-05-06 11:35:37.831793 DEBUG BF_LLD                5 : voltage_scaling
2024-05-06 11:35:37.831805 DEBUG BF_LLD Wafer-id: PBF988-W14-X10-Y7
2024-05-06 11:35:37.831818 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2024-05-06 11:35:37.831846 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2024-05-06 11:35:37.940239 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1fc
2024-05-06 11:35:37.940311 DEBUG BF_LLD [Unreset] Done after 1 polls
2024-05-06 11:35:37.955838 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2024-05-06 11:35:37.955886 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2024-05-06 11:35:37.955898 DEBUG BF_PORT port_mgr_tof1_dev_add:80:0
2024-05-06 11:35:37.955909 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2024-05-06 11:35:37.955939 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2024-05-06 11:35:37.955945 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2024-05-06 11:35:37.955951 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2024-05-06 11:35:37.955963 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 1.220000
2024-05-06 11:35:37.958355 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2024-05-06 11:35:37.958472 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2024-05-06 11:35:37.958480 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2024-05-06 11:35:37.958488 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 11:35:37.958550 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2024-05-06 11:35:37.958606 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2024-05-06 11:35:37.958613 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 11:35:37.958673 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2024-05-06 11:35:37.958729 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2024-05-06 11:35:37.958734 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 11:35:37.958794 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2024-05-06 11:35:37.958849 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2024-05-06 11:35:37.958856 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 11:35:37.958915 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2024-05-06 11:35:37.965863 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2024-05-06 11:35:37.965882 DEBUG BF_PORT SDS:         : FW path: /root/bf-sde-9.2.0/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2024-05-06 11:35:37.965889 DEBUG BF_PORT SDS:         : FW ver : 1091
2024-05-06 11:35:37.967495 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2024-05-06 11:35:37.967566 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2024-05-06 11:35:37.967625 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2024-05-06 11:35:37.967690 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2024-05-06 11:35:37.967698 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2024-05-06 11:35:37.967705 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 11:35:37.967765 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2024-05-06 11:35:37.967826 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2024-05-06 11:35:37.967886 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2024-05-06 11:35:37.967892 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2024-05-06 11:35:37.967897 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 11:35:37.967970 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2024-05-06 11:35:37.968030 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2024-05-06 11:35:37.968089 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2024-05-06 11:35:37.968095 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2024-05-06 11:35:37.968102 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 11:35:37.968161 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2024-05-06 11:35:37.968220 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2024-05-06 11:35:37.968280 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2024-05-06 11:35:37.968288 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2024-05-06 11:35:37.968293 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 11:35:37.968353 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2024-05-06 11:35:38.461296 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 11:35:38.461388 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 11:35:38.461448 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 11:35:38.461508 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 11:35:38.960676 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2024-05-06 11:35:38.960696 DEBUG BF_PORT SDS:         : FW path: /root/bf-sde-9.2.0/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2024-05-06 11:35:38.960701 DEBUG BF_PORT SDS:         : FW ver : 1091
2024-05-06 11:35:41.809265 INFO  BF_TM New device discovered... start TM init
2024-05-06 11:35:41.809309 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2024-05-06 11:35:41.809316 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2024-05-06 11:35:41.809343 INFO  BF_TM PPG Structures initialized
2024-05-06 11:35:41.809510 INFO  BF_TM TM on device 0 is ready for hw configurations
2024-05-06 11:35:41.809517 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2024-05-06 11:35:41.809522 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2024-05-06 11:35:41.809526 INFO  BF_TM TM: Configuring Tofino TM with default setting
2024-05-06 11:35:41.809530 INFO  BF_TM TM: Cells for 2 pkts - 40
2024-05-06 11:35:41.809534 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2024-05-06 11:35:41.809539 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2024-05-06 11:35:41.809542 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2024-05-06 11:35:41.809546 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2024-05-06 11:35:41.809550 INFO  BF_TM TM: Ingress Skid pool size - 0
2024-05-06 11:35:41.809554 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2024-05-06 11:35:41.809558 INFO  BF_TM TM: Egress Q GMin limit - 20
2024-05-06 11:35:41.809562 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2024-05-06 11:35:41.809566 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2024-05-06 11:35:41.809571 INFO  BF_TM TM: Egress AP pool0 size - 30284
2024-05-06 11:35:41.809574 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2024-05-06 11:35:41.809578 INFO  BF_TM TM: Egress Mirror pool size - 1460
2024-05-06 11:35:41.809582 INFO  BF_TM TM: Egress UC CT size  - 4096
2024-05-06 11:35:41.809586 INFO  BF_TM TM: Egress MC CT size  - 8192
2024-05-06 11:35:41.809594 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2024-05-06 11:35:41.809598 INFO  BF_TM CAA block Ready
2024-05-06 11:35:41.809603 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2024-05-06 11:35:41.809608 INFO  BF_TM CLC.CLM block Ready
2024-05-06 11:35:41.809612 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2024-05-06 11:35:41.809617 INFO  BF_TM QLC block[1] Ready Status = 0xf
2024-05-06 11:35:41.809621 INFO  BF_TM QLC block Ready
2024-05-06 11:35:41.809626 INFO  BF_TM PSC block Ready Status = 0xffffffff
2024-05-06 11:35:41.809631 INFO  BF_TM PSC block Ready
2024-05-06 11:35:41.809646 INFO  BF_TM Wac Mem init Done Status = 0x1
2024-05-06 11:35:41.809650 INFO  BF_TM Wac Mem init Complete 
2024-05-06 11:35:41.809656 INFO  BF_TM Qac Mem init Done Status = 0x1
2024-05-06 11:35:41.809659 INFO  BF_TM Qac Mem init Complete 
2024-05-06 11:35:41.809663 INFO  BF_TM SCH Mem init Complete 
2024-05-06 11:35:41.809668 INFO  BF_TM PRC Map Mem init done status = 0x1
2024-05-06 11:35:41.809672 INFO  BF_TM PRC Map Mem init Complete 
2024-05-06 11:35:41.809703 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2024-05-06 11:35:41.809711 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809715 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809720 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809724 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809728 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809732 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809737 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809741 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 11:35:41.809745 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2024-05-06 11:35:41.810083 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2024-05-06 11:35:41.810094 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2024-05-06 11:35:41.810100 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2024-05-06 11:35:41.812361 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2024-05-06 11:35:41.812481 INFO  BF_TM TM on device 0 start interrupt processing
2024-05-06 11:35:41.812489 INFO  BF_TM TM: device 0, device type set to ASIC
2024-05-06 11:35:41.812693 DEBUG BF_TM TM: tm_start_cached_counters_timer:716 counter TIMER_START running dev 0 timer state 1
2024-05-06 11:35:41.812707 INFO  BF_TM TM on device 0 successfully initialized and configured
2024-05-06 11:35:41.813815 DEBUG BF_PORT SDS : 23/ 0 : 0: 38:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813854 DEBUG BF_PORT SDS : 24/ 0 : 0: 30:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813870 DEBUG BF_PORT SDS : 21/ 0 : 0: 28:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813886 DEBUG BF_PORT SDS : 22/ 0 : 0: 20:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813902 DEBUG BF_PORT SDS : 19/ 0 : 0: 18:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813922 DEBUG BF_PORT SDS : 20/ 0 : 0: 10:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813937 DEBUG BF_PORT SDS : 18/ 0 : 0:  8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813953 DEBUG BF_PORT SDS : 17/ 0 : 0:  0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813971 DEBUG BF_PORT SDS : 16/ 0 : 0:  4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.813988 DEBUG BF_PORT SDS : 15/ 0 : 0:  c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814002 DEBUG BF_PORT SDS : 14/ 0 : 0: 14:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814016 DEBUG BF_PORT SDS : 13/ 0 : 0: 1c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814030 DEBUG BF_PORT SDS : 12/ 0 : 0: 24:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814052 DEBUG BF_PORT SDS : 11/ 0 : 0: 2c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814065 DEBUG BF_PORT SDS : 10/ 0 : 0: 34:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814079 DEBUG BF_PORT SDS : 9/ 0 : 0: 3c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814092 DEBUG BF_PORT SDS : 8/ 0 : 0: b8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814106 DEBUG BF_PORT SDS : 7/ 0 : 0: b0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814119 DEBUG BF_PORT SDS : 6/ 0 : 0: a8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814131 DEBUG BF_PORT SDS : 5/ 0 : 0: a0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814144 DEBUG BF_PORT SDS : 4/ 0 : 0: 98:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814159 DEBUG BF_PORT SDS : 3/ 0 : 0: 90:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814170 DEBUG BF_PORT SDS : 2/ 0 : 0: 88:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814182 DEBUG BF_PORT SDS : 1/ 0 : 0: 80:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814202 DEBUG BF_PORT SDS : 32/ 0 : 0: 84:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814222 DEBUG BF_PORT SDS : 31/ 0 : 0: 8c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814240 DEBUG BF_PORT SDS : 30/ 0 : 0: 94:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814258 DEBUG BF_PORT SDS : 29/ 0 : 0: 9c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814276 DEBUG BF_PORT SDS : 27/ 0 : 0: a4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814296 DEBUG BF_PORT SDS : 28/ 0 : 0: ac:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814313 DEBUG BF_PORT SDS : 25/ 0 : 0: b4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814331 DEBUG BF_PORT SDS : 26/ 0 : 0: bc:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.814351 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 11:35:41.853370 DEBUG BF_PM pm_dev_add_serdes_init:1451 WARN: 0 : Failed to set RR lane count : rc=3
2024-05-06 11:35:41.997091 DEBUG BF_PLTFM QSFP:  1 : PRESENT
2024-05-06 11:35:42.049216 DEBUG BF_PLTFM QSFP:  1 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.050328 DEBUG BF_PLTFM QSFP:  2 : PRESENT
2024-05-06 11:35:42.102347 DEBUG BF_PLTFM QSFP:  2 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.103436 DEBUG BF_PLTFM QSFP:  3 : PRESENT
2024-05-06 11:35:42.185296 DEBUG BF_PLTFM QSFP:  3 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.186413 DEBUG BF_PLTFM QSFP:  4 : PRESENT
2024-05-06 11:35:42.238467 DEBUG BF_PLTFM QSFP:  4 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.239588 DEBUG BF_PLTFM QSFP: 15 : PRESENT
2024-05-06 11:35:42.291788 DEBUG BF_PLTFM QSFP: 15 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.292892 DEBUG BF_PLTFM QSFP: 16 : PRESENT
2024-05-06 11:35:42.345097 DEBUG BF_PLTFM QSFP: 16 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.346204 DEBUG BF_PLTFM QSFP: 17 : PRESENT
2024-05-06 11:35:42.398370 DEBUG BF_PLTFM QSFP: 17 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.399477 DEBUG BF_PLTFM QSFP: 18 : PRESENT
2024-05-06 11:35:42.451680 DEBUG BF_PLTFM QSFP: 18 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.452788 DEBUG BF_PLTFM QSFP: 19 : PRESENT
2024-05-06 11:35:42.542036 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.543564 DEBUG BF_PLTFM QSFP: 20 : PRESENT
2024-05-06 11:35:42.603755 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 11:35:42.603783 DEBUG BF_PLTFM Enable KR port 1 on 33/2
2024-05-06 11:35:42.603819 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:33/2:1(an_eligibility)
2024-05-06 11:35:42.603845 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:33/2:1(ready)
2024-05-06 11:35:42.603862 DEBUG BF_PLTFM krPortEn = 0x2
2024-05-06 11:35:42.603875 DEBUG BF_PLTFM Enable KR port 2 on 33/3
2024-05-06 11:35:42.603887 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:33/3:1(an_eligibility)
2024-05-06 11:35:42.603901 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:33/3:1(ready)
2024-05-06 11:35:42.603918 DEBUG BF_PLTFM krPortEn = 0x6
2024-05-06 11:35:42.603943 DEBUG BF_PLTFM bf_pm_cold_init:794 Bind QSFP Mgmt callback..
2024-05-06 11:35:42.604074 DEBUG BF_PLTFM pltfm_pm: port led blink thread initialized
2024-05-06 11:35:42.604343 DEBUG BF_PLTFM port_led_blink_run start..
2024-05-06 11:35:42.607688 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:1/0:1(an_eligibility)
2024-05-06 11:35:42.607765 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:1/0:1(ready)
2024-05-06 11:35:42.607782 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:1/1:1(an_eligibility)
2024-05-06 11:35:42.607798 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:1/1:1(ready)
2024-05-06 11:35:42.607822 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:1/2:1(an_eligibility)
2024-05-06 11:35:42.607837 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:1/2:1(ready)
2024-05-06 11:35:42.607850 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:1/3:1(an_eligibility)
2024-05-06 11:35:42.607863 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:1/3:1(ready)
2024-05-06 11:35:42.607886 DEBUG BF_PLTFM QSFP:  1 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.614507 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:2/0:1(an_eligibility)
2024-05-06 11:35:42.614554 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:2/0:1(ready)
2024-05-06 11:35:42.614569 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:2/1:1(an_eligibility)
2024-05-06 11:35:42.614585 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:2/1:1(ready)
2024-05-06 11:35:42.614598 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:2/2:1(an_eligibility)
2024-05-06 11:35:42.614612 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:2/2:1(ready)
2024-05-06 11:35:42.614626 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:2/3:1(an_eligibility)
2024-05-06 11:35:42.614641 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:2/3:1(ready)
2024-05-06 11:35:42.614662 DEBUG BF_PLTFM QSFP:  2 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.618555 INFO  BF_MC Allocated RDM addresses 0x1 - 0x1
2024-05-06 11:35:42.618591 INFO  BF_MC Allocated RDM addresses 0x11ff - 0x11ff
2024-05-06 11:35:42.618599 INFO  BF_MC Allocated RDM addresses 0x21ff - 0x21ff
2024-05-06 11:35:42.618604 INFO  BF_MC Allocated RDM addresses 0x31ff - 0x31ff
2024-05-06 11:35:42.618612 INFO  BF_MC Write L1End node at addr 0x1, rid 0xdead, l2 0
2024-05-06 11:35:42.618618 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0xdead, l2 0
2024-05-06 11:35:42.618624 INFO  BF_MC Write L1End node at addr 0x21ff, rid 0xdead, l2 0
2024-05-06 11:35:42.618629 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0xdead, l2 0
2024-05-06 11:35:42.618635 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2024-05-06 11:35:42.618642 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2024-05-06 11:35:42.618649 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2024-05-06 11:35:42.618655 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2024-05-06 11:35:42.618660 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2024-05-06 11:35:42.618665 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2024-05-06 11:35:42.618682 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2024-05-06 11:35:42.618687 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2024-05-06 11:35:42.618692 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2024-05-06 11:35:42.618697 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2024-05-06 11:35:42.618703 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2024-05-06 11:35:42.618708 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2024-05-06 11:35:42.618713 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2024-05-06 11:35:42.618718 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2024-05-06 11:35:42.618724 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2024-05-06 11:35:42.618729 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2024-05-06 11:35:42.618734 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2024-05-06 11:35:42.618739 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2024-05-06 11:35:42.618746 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2024-05-06 11:35:42.618754 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2024-05-06 11:35:42.618762 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2024-05-06 11:35:42.618767 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2024-05-06 11:35:42.618773 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2024-05-06 11:35:42.618778 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2024-05-06 11:35:42.618784 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2024-05-06 11:35:42.618789 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2024-05-06 11:35:42.618809 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2024-05-06 11:35:42.618815 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2024-05-06 11:35:42.618820 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2024-05-06 11:35:42.618825 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2024-05-06 11:35:42.618831 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2024-05-06 11:35:42.618836 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2024-05-06 11:35:42.618841 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2024-05-06 11:35:42.618846 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2024-05-06 11:35:42.618852 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2024-05-06 11:35:42.618857 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2024-05-06 11:35:42.618862 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2024-05-06 11:35:42.618867 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2024-05-06 11:35:42.618876 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2024-05-06 11:35:42.618881 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2024-05-06 11:35:42.618886 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2024-05-06 11:35:42.618892 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2024-05-06 11:35:42.618898 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2024-05-06 11:35:42.618903 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2024-05-06 11:35:42.618908 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2024-05-06 11:35:42.618913 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2024-05-06 11:35:42.618919 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2024-05-06 11:35:42.618924 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2024-05-06 11:35:42.618929 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2024-05-06 11:35:42.618934 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2024-05-06 11:35:42.618940 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2024-05-06 11:35:42.618945 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2024-05-06 11:35:42.618950 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2024-05-06 11:35:42.618955 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2024-05-06 11:35:42.618962 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2024-05-06 11:35:42.618967 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2024-05-06 11:35:42.618972 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2024-05-06 11:35:42.618977 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2024-05-06 11:35:42.618982 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2024-05-06 11:35:42.618988 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2024-05-06 11:35:42.618993 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2024-05-06 11:35:42.618998 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2024-05-06 11:35:42.619004 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2024-05-06 11:35:42.619009 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2024-05-06 11:35:42.619014 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2024-05-06 11:35:42.619019 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2024-05-06 11:35:42.619025 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2024-05-06 11:35:42.619030 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2024-05-06 11:35:42.619035 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2024-05-06 11:35:42.619040 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2024-05-06 11:35:42.619045 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2024-05-06 11:35:42.619053 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2024-05-06 11:35:42.619058 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2024-05-06 11:35:42.619063 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2024-05-06 11:35:42.619084 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2024-05-06 11:35:42.619089 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2024-05-06 11:35:42.619094 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2024-05-06 11:35:42.619099 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2024-05-06 11:35:42.619105 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2024-05-06 11:35:42.619113 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2024-05-06 11:35:42.619119 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2024-05-06 11:35:42.619124 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2024-05-06 11:35:42.619130 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2024-05-06 11:35:42.619135 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2024-05-06 11:35:42.619140 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2024-05-06 11:35:42.619145 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2024-05-06 11:35:42.619151 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2024-05-06 11:35:42.619156 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2024-05-06 11:35:42.619161 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2024-05-06 11:35:42.619166 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2024-05-06 11:35:42.619172 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2024-05-06 11:35:42.619178 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2024-05-06 11:35:42.619183 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2024-05-06 11:35:42.619188 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2024-05-06 11:35:42.619194 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2024-05-06 11:35:42.619199 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2024-05-06 11:35:42.619204 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2024-05-06 11:35:42.619209 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2024-05-06 11:35:42.619215 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2024-05-06 11:35:42.619220 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2024-05-06 11:35:42.619225 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2024-05-06 11:35:42.619230 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2024-05-06 11:35:42.619236 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2024-05-06 11:35:42.619244 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2024-05-06 11:35:42.619249 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2024-05-06 11:35:42.619254 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2024-05-06 11:35:42.619260 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2024-05-06 11:35:42.619265 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2024-05-06 11:35:42.619270 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2024-05-06 11:35:42.619275 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2024-05-06 11:35:42.619281 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2024-05-06 11:35:42.619285 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2024-05-06 11:35:42.619290 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2024-05-06 11:35:42.619295 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2024-05-06 11:35:42.619301 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2024-05-06 11:35:42.619306 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2024-05-06 11:35:42.619311 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2024-05-06 11:35:42.619316 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2024-05-06 11:35:42.619322 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2024-05-06 11:35:42.619327 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2024-05-06 11:35:42.619332 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2024-05-06 11:35:42.619337 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2024-05-06 11:35:42.619358 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2024-05-06 11:35:42.619364 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2024-05-06 11:35:42.619369 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2024-05-06 11:35:42.619374 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2024-05-06 11:35:42.619387 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2024-05-06 11:35:42.619393 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2024-05-06 11:35:42.619398 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2024-05-06 11:35:42.619403 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2024-05-06 11:35:42.619409 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2024-05-06 11:35:42.619414 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2024-05-06 11:35:42.619419 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2024-05-06 11:35:42.619424 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2024-05-06 11:35:42.619429 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2024-05-06 11:35:42.619434 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2024-05-06 11:35:42.619442 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2024-05-06 11:35:42.619447 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2024-05-06 11:35:42.619453 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2024-05-06 11:35:42.619458 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2024-05-06 11:35:42.619465 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2024-05-06 11:35:42.619472 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2024-05-06 11:35:42.619479 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2024-05-06 11:35:42.619485 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2024-05-06 11:35:42.619490 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2024-05-06 11:35:42.619495 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2024-05-06 11:35:42.619501 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2024-05-06 11:35:42.619506 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2024-05-06 11:35:42.619511 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2024-05-06 11:35:42.619516 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2024-05-06 11:35:42.619522 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2024-05-06 11:35:42.619526 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2024-05-06 11:35:42.619532 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2024-05-06 11:35:42.619537 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2024-05-06 11:35:42.619542 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2024-05-06 11:35:42.619548 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2024-05-06 11:35:42.619553 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2024-05-06 11:35:42.619558 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2024-05-06 11:35:42.619564 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2024-05-06 11:35:42.619569 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2024-05-06 11:35:42.619574 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2024-05-06 11:35:42.619579 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2024-05-06 11:35:42.619585 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2024-05-06 11:35:42.619590 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2024-05-06 11:35:42.619595 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2024-05-06 11:35:42.619600 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2024-05-06 11:35:42.619606 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2024-05-06 11:35:42.619611 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2024-05-06 11:35:42.619619 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2024-05-06 11:35:42.619624 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2024-05-06 11:35:42.619630 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2024-05-06 11:35:42.619635 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2024-05-06 11:35:42.619640 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2024-05-06 11:35:42.619645 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2024-05-06 11:35:42.619651 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2024-05-06 11:35:42.619656 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2024-05-06 11:35:42.619661 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2024-05-06 11:35:42.619666 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2024-05-06 11:35:42.619672 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2024-05-06 11:35:42.619677 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2024-05-06 11:35:42.619682 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2024-05-06 11:35:42.619687 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2024-05-06 11:35:42.619693 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2024-05-06 11:35:42.619697 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2024-05-06 11:35:42.619702 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2024-05-06 11:35:42.619707 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2024-05-06 11:35:42.619713 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2024-05-06 11:35:42.619718 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2024-05-06 11:35:42.619723 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2024-05-06 11:35:42.619728 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2024-05-06 11:35:42.619734 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2024-05-06 11:35:42.619739 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2024-05-06 11:35:42.619744 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2024-05-06 11:35:42.619749 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2024-05-06 11:35:42.619755 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2024-05-06 11:35:42.619760 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2024-05-06 11:35:42.619765 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2024-05-06 11:35:42.619770 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2024-05-06 11:35:42.619776 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2024-05-06 11:35:42.619781 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2024-05-06 11:35:42.619786 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2024-05-06 11:35:42.619793 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2024-05-06 11:35:42.619799 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2024-05-06 11:35:42.619804 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2024-05-06 11:35:42.619809 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2024-05-06 11:35:42.619814 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2024-05-06 11:35:42.619822 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2024-05-06 11:35:42.619850 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2024-05-06 11:35:42.619855 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2024-05-06 11:35:42.619861 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2024-05-06 11:35:42.619867 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2024-05-06 11:35:42.619871 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2024-05-06 11:35:42.619877 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2024-05-06 11:35:42.619882 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2024-05-06 11:35:42.619887 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2024-05-06 11:35:42.619892 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2024-05-06 11:35:42.619897 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2024-05-06 11:35:42.619902 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2024-05-06 11:35:42.619908 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2024-05-06 11:35:42.619913 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2024-05-06 11:35:42.619918 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2024-05-06 11:35:42.619923 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2024-05-06 11:35:42.619929 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2024-05-06 11:35:42.619934 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2024-05-06 11:35:42.619940 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2024-05-06 11:35:42.619945 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2024-05-06 11:35:42.619951 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2024-05-06 11:35:42.619956 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2024-05-06 11:35:42.619961 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2024-05-06 11:35:42.619966 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2024-05-06 11:35:42.619971 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2024-05-06 11:35:42.619976 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2024-05-06 11:35:42.619981 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2024-05-06 11:35:42.619989 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2024-05-06 11:35:42.619995 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2024-05-06 11:35:42.620000 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2024-05-06 11:35:42.620005 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2024-05-06 11:35:42.620010 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2024-05-06 11:35:42.620016 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2024-05-06 11:35:42.620021 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2024-05-06 11:35:42.620026 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2024-05-06 11:35:42.620031 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2024-05-06 11:35:42.620037 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2024-05-06 11:35:42.620042 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2024-05-06 11:35:42.620047 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2024-05-06 11:35:42.620051 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2024-05-06 11:35:42.620057 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2024-05-06 11:35:42.620062 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2024-05-06 11:35:42.620067 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2024-05-06 11:35:42.620072 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2024-05-06 11:35:42.620078 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2024-05-06 11:35:42.620082 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2024-05-06 11:35:42.620088 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2024-05-06 11:35:42.620092 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2024-05-06 11:35:42.620098 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2024-05-06 11:35:42.620103 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2024-05-06 11:35:42.620123 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2024-05-06 11:35:42.620128 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2024-05-06 11:35:42.620134 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2024-05-06 11:35:42.620139 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2024-05-06 11:35:42.620144 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2024-05-06 11:35:42.620150 INFO  BF_MC Allocated RDM addresses 0x20 - 0x3f
2024-05-06 11:35:42.620156 INFO  BF_MC Write L1End node at addr 0x20, rid 0, l2 0x4101
2024-05-06 11:35:42.620161 INFO  BF_MC Write L1End node at addr 0x21, rid 0, l2 0x4100
2024-05-06 11:35:42.620166 INFO  BF_MC Write L1End node at addr 0x22, rid 0, l2 0x40ff
2024-05-06 11:35:42.620171 INFO  BF_MC Write L1End node at addr 0x23, rid 0, l2 0x40fe
2024-05-06 11:35:42.620178 INFO  BF_MC Write L1End node at addr 0x24, rid 0, l2 0x40fd
2024-05-06 11:35:42.620185 INFO  BF_MC Write L1End node at addr 0x25, rid 0, l2 0x40fc
2024-05-06 11:35:42.620194 INFO  BF_MC Write L1End node at addr 0x26, rid 0, l2 0x40fb
2024-05-06 11:35:42.620199 INFO  BF_MC Write L1End node at addr 0x27, rid 0, l2 0x40fa
2024-05-06 11:35:42.620205 INFO  BF_MC Write L1End node at addr 0x28, rid 0, l2 0x40f8
2024-05-06 11:35:42.620210 INFO  BF_MC Write L1End node at addr 0x29, rid 0, l2 0x40f6
2024-05-06 11:35:42.620215 INFO  BF_MC Write L1End node at addr 0x2a, rid 0, l2 0x40f4
2024-05-06 11:35:42.620220 INFO  BF_MC Write L1End node at addr 0x2b, rid 0, l2 0x40f2
2024-05-06 11:35:42.620225 INFO  BF_MC Write L1End node at addr 0x2c, rid 0, l2 0x40f0
2024-05-06 11:35:42.620230 INFO  BF_MC Write L1End node at addr 0x2d, rid 0, l2 0x40ee
2024-05-06 11:35:42.620235 INFO  BF_MC Write L1End node at addr 0x2e, rid 0, l2 0x40ec
2024-05-06 11:35:42.620240 INFO  BF_MC Write L1End node at addr 0x2f, rid 0, l2 0x40ea
2024-05-06 11:35:42.620245 INFO  BF_MC Write L1End node at addr 0x30, rid 0, l2 0x40e8
2024-05-06 11:35:42.620250 INFO  BF_MC Write L1End node at addr 0x31, rid 0, l2 0x40e6
2024-05-06 11:35:42.620255 INFO  BF_MC Write L1End node at addr 0x32, rid 0, l2 0x40e4
2024-05-06 11:35:42.620260 INFO  BF_MC Write L1End node at addr 0x33, rid 0, l2 0x40e0
2024-05-06 11:35:42.620265 INFO  BF_MC Write L1End node at addr 0x34, rid 0, l2 0x40dc
2024-05-06 11:35:42.620270 INFO  BF_MC Write L1End node at addr 0x35, rid 0, l2 0x40d8
2024-05-06 11:35:42.620275 INFO  BF_MC Write L1End node at addr 0x36, rid 0, l2 0x40d4
2024-05-06 11:35:42.620280 INFO  BF_MC Write L1End node at addr 0x37, rid 0, l2 0x40cc
2024-05-06 11:35:42.620285 INFO  BF_MC Write L1End node at addr 0x38, rid 0, l2 0x40c4
2024-05-06 11:35:42.620290 INFO  BF_MC Write L1End node at addr 0x39, rid 0, l2 0x40bc
2024-05-06 11:35:42.620295 INFO  BF_MC Write L1End node at addr 0x3a, rid 0, l2 0x40a0
2024-05-06 11:35:42.620300 INFO  BF_MC Write L1End node at addr 0x3b, rid 0, l2 0x4087
2024-05-06 11:35:42.620305 INFO  BF_MC Write L1End node at addr 0x3c, rid 0, l2 0x406e
2024-05-06 11:35:42.620310 INFO  BF_MC Write L1End node at addr 0x3d, rid 0, l2 0x4055
2024-05-06 11:35:42.620315 INFO  BF_MC Write L1End node at addr 0x3e, rid 0, l2 0x403c
2024-05-06 11:35:42.620320 INFO  BF_MC Write L1End node at addr 0x3f, rid 0, l2 0x4000
2024-05-06 11:35:42.620327 INFO  BF_MC Allocated RDM addresses 0x5000 - 0x5103
2024-05-06 11:35:42.620332 INFO  BF_MC Write LAG node at addr 0x5000 with id 255 and next node 0x5001 0x0000_00000000ff05001c
2024-05-06 11:35:42.620337 INFO  BF_MC Write LAG node at addr 0x5001 with id 255 and next node 0x5002 0x00ff_05002c00ff05001c
2024-05-06 11:35:42.620342 INFO  BF_MC Write LAG node at addr 0x5002 with id 255 and next node 0x5003 0x0000_00000000ff05003c
2024-05-06 11:35:42.620348 INFO  BF_MC Write LAG node at addr 0x5003 with id 255 and next node 0x5004 0x00ff_05004c00ff05003c
2024-05-06 11:35:42.620353 INFO  BF_MC Write LAG node at addr 0x5004 with id 255 and next node 0x5005 0x0000_00000000ff05005c
2024-05-06 11:35:42.620358 INFO  BF_MC Write LAG node at addr 0x5005 with id 255 and next node 0x5006 0x00ff_05006c00ff05005c
2024-05-06 11:35:42.620363 INFO  BF_MC Write LAG node at addr 0x5006 with id 255 and next node 0x5007 0x0000_00000000ff05007c
2024-05-06 11:35:42.620369 INFO  BF_MC Write LAG node at addr 0x5007 with id 255 and next node 0x5008 0x00ff_05008c00ff05007c
2024-05-06 11:35:42.620374 INFO  BF_MC Write LAG node at addr 0x5008 with id 255 and next node 0x5009 0x0000_00000000ff05009c
2024-05-06 11:35:42.620400 INFO  BF_MC Write LAG node at addr 0x5009 with id 255 and next node 0x500a 0x00ff_0500ac00ff05009c
2024-05-06 11:35:42.620407 INFO  BF_MC Write LAG node at addr 0x500a with id 255 and next node 0x500b 0x0000_00000000ff0500bc
2024-05-06 11:35:42.620413 INFO  BF_MC Write LAG node at addr 0x500b with id 255 and next node 0x500c 0x00ff_0500cc00ff0500bc
2024-05-06 11:35:42.620417 INFO  BF_MC Write LAG node at addr 0x500c with id 255 and next node 0x500d 0x0000_00000000ff0500dc
2024-05-06 11:35:42.620423 INFO  BF_MC Write LAG node at addr 0x500d with id 255 and next node 0x500e 0x00ff_0500ec00ff0500dc
2024-05-06 11:35:42.620432 INFO  BF_MC Write LAG node at addr 0x500e with id 255 and next node 0x500f 0x0000_00000000ff0500fc
2024-05-06 11:35:42.620438 INFO  BF_MC Write LAG node at addr 0x500f with id 255 and next node 0x5010 0x00ff_05010c00ff0500fc
2024-05-06 11:35:42.620443 INFO  BF_MC Write LAG node at addr 0x5010 with id 255 and next node 0x5011 0x0000_00000000ff05011c
2024-05-06 11:35:42.620448 INFO  BF_MC Write LAG node at addr 0x5011 with id 255 and next node 0x5012 0x00ff_05012c00ff05011c
2024-05-06 11:35:42.620453 INFO  BF_MC Write LAG node at addr 0x5012 with id 255 and next node 0x5013 0x0000_00000000ff05013c
2024-05-06 11:35:42.620459 INFO  BF_MC Write LAG node at addr 0x5013 with id 255 and next node 0x5014 0x00ff_05014c00ff05013c
2024-05-06 11:35:42.620464 INFO  BF_MC Write LAG node at addr 0x5014 with id 255 and next node 0x5015 0x0000_00000000ff05015c
2024-05-06 11:35:42.620469 INFO  BF_MC Write LAG node at addr 0x5015 with id 255 and next node 0x5016 0x00ff_05016c00ff05015c
2024-05-06 11:35:42.620474 INFO  BF_MC Write LAG node at addr 0x5016 with id 255 and next node 0x5017 0x0000_00000000ff05017c
2024-05-06 11:35:42.620480 INFO  BF_MC Write LAG node at addr 0x5017 with id 255 and next node 0x5018 0x00ff_05018c00ff05017c
2024-05-06 11:35:42.620485 INFO  BF_MC Write LAG node at addr 0x5018 with id 255 and next node 0x5019 0x0000_00000000ff05019c
2024-05-06 11:35:42.620490 INFO  BF_MC Write LAG node at addr 0x5019 with id 255 and next node 0x501a 0x00ff_0501ac00ff05019c
2024-05-06 11:35:42.620496 INFO  BF_MC Write LAG node at addr 0x501a with id 255 and next node 0x501b 0x0000_00000000ff0501bc
2024-05-06 11:35:42.620502 INFO  BF_MC Write LAG node at addr 0x501b with id 255 and next node 0x501c 0x00ff_0501cc00ff0501bc
2024-05-06 11:35:42.620507 INFO  BF_MC Write LAG node at addr 0x501c with id 255 and next node 0x501d 0x0000_00000000ff0501dc
2024-05-06 11:35:42.620512 INFO  BF_MC Write LAG node at addr 0x501d with id 255 and next node 0x501e 0x00ff_0501ec00ff0501dc
2024-05-06 11:35:42.620517 INFO  BF_MC Write LAG node at addr 0x501e with id 255 and next node 0x501f 0x0000_00000000ff0501fc
2024-05-06 11:35:42.620524 INFO  BF_MC Write LAG node at addr 0x501f with id 255 and next node 0x5020 0x00ff_05020c00ff0501fc
2024-05-06 11:35:42.620529 INFO  BF_MC Write LAG node at addr 0x5020 with id 255 and next node 0x5021 0x0000_00000000ff05021c
2024-05-06 11:35:42.620536 INFO  BF_MC Write LAG node at addr 0x5021 with id 255 and next node 0x5022 0x00ff_05022c00ff05021c
2024-05-06 11:35:42.620543 INFO  BF_MC Write LAG node at addr 0x5022 with id 255 and next node 0x5023 0x0000_00000000ff05023c
2024-05-06 11:35:42.620550 INFO  BF_MC Write LAG node at addr 0x5023 with id 255 and next node 0x5024 0x00ff_05024c00ff05023c
2024-05-06 11:35:42.620555 INFO  BF_MC Write LAG node at addr 0x5024 with id 255 and next node 0x5025 0x0000_00000000ff05025c
2024-05-06 11:35:42.620560 INFO  BF_MC Write LAG node at addr 0x5025 with id 255 and next node 0x5026 0x00ff_05026c00ff05025c
2024-05-06 11:35:42.620566 INFO  BF_MC Write LAG node at addr 0x5026 with id 255 and next node 0x5027 0x0000_00000000ff05027c
2024-05-06 11:35:42.620572 INFO  BF_MC Write LAG node at addr 0x5027 with id 255 and next node 0x5028 0x00ff_05028c00ff05027c
2024-05-06 11:35:42.620577 INFO  BF_MC Write LAG node at addr 0x5028 with id 255 and next node 0x5029 0x0000_00000000ff05029c
2024-05-06 11:35:42.620582 INFO  BF_MC Write LAG node at addr 0x5029 with id 255 and next node 0x502a 0x00ff_0502ac00ff05029c
2024-05-06 11:35:42.620587 INFO  BF_MC Write LAG node at addr 0x502a with id 255 and next node 0x502b 0x0000_00000000ff0502bc
2024-05-06 11:35:42.620593 INFO  BF_MC Write LAG node at addr 0x502b with id 255 and next node 0x502c 0x00ff_0502cc00ff0502bc
2024-05-06 11:35:42.620598 INFO  BF_MC Write LAG node at addr 0x502c with id 255 and next node 0x502d 0x0000_00000000ff0502dc
2024-05-06 11:35:42.620603 INFO  BF_MC Write LAG node at addr 0x502d with id 255 and next node 0x502e 0x00ff_0502ec00ff0502dc
2024-05-06 11:35:42.620611 INFO  BF_MC Write LAG node at addr 0x502e with id 255 and next node 0x502f 0x0000_00000000ff0502fc
2024-05-06 11:35:42.620617 INFO  BF_MC Write LAG node at addr 0x502f with id 255 and next node 0x5030 0x00ff_05030c00ff0502fc
2024-05-06 11:35:42.620621 INFO  BF_MC Write LAG node at addr 0x5030 with id 255 and next node 0x5031 0x0000_00000000ff05031c
2024-05-06 11:35:42.620627 INFO  BF_MC Write LAG node at addr 0x5031 with id 255 and next node 0x5032 0x00ff_05032c00ff05031c
2024-05-06 11:35:42.620632 INFO  BF_MC Write LAG node at addr 0x5032 with id 255 and next node 0x5033 0x0000_00000000ff05033c
2024-05-06 11:35:42.620637 INFO  BF_MC Write LAG node at addr 0x5033 with id 255 and next node 0x5034 0x00ff_05034c00ff05033c
2024-05-06 11:35:42.620642 INFO  BF_MC Write LAG node at addr 0x5034 with id 255 and next node 0x5035 0x0000_00000000ff05035c
2024-05-06 11:35:42.620647 INFO  BF_MC Write LAG node at addr 0x5035 with id 255 and next node 0x5036 0x00ff_05036c00ff05035c
2024-05-06 11:35:42.620652 INFO  BF_MC Write LAG node at addr 0x5036 with id 255 and next node 0x5037 0x0000_00000000ff05037c
2024-05-06 11:35:42.620673 INFO  BF_MC Write LAG node at addr 0x5037 with id 255 and next node 0x5038 0x00ff_05038c00ff05037c
2024-05-06 11:35:42.620678 INFO  BF_MC Write LAG node at addr 0x5038 with id 255 and next node 0x5039 0x0000_00000000ff05039c
2024-05-06 11:35:42.620684 INFO  BF_MC Write LAG node at addr 0x5039 with id 255 and next node 0x503a 0x00ff_0503ac00ff05039c
2024-05-06 11:35:42.620690 INFO  BF_MC Write LAG node at addr 0x503a with id 255 and next node 0x503b 0x0000_00000000ff0503bc
2024-05-06 11:35:42.620696 INFO  BF_MC Write LAG node at addr 0x503b with id 255 and next node 0x503c 0x00ff_0503cc00ff0503bc
2024-05-06 11:35:42.620701 INFO  BF_MC Write LAG node at addr 0x503c with id 255 and next node 0x503d 0x0000_00000000ff0503dc
2024-05-06 11:35:42.620706 INFO  BF_MC Write LAG node at addr 0x503d with id 255 and next node 0x503e 0x00ff_0503ec00ff0503dc
2024-05-06 11:35:42.620711 INFO  BF_MC Write LAG node at addr 0x503e with id 255 and next node 0x503f 0x0000_00000000ff0503fc
2024-05-06 11:35:42.620717 INFO  BF_MC Write LAG node at addr 0x503f with id 255 and next node 0x5040 0x00ff_05040c00ff0503fc
2024-05-06 11:35:42.620722 INFO  BF_MC Write LAG node at addr 0x5040 with id 255 and next node 0x5041 0x0000_00000000ff05041c
2024-05-06 11:35:42.620728 INFO  BF_MC Write LAG node at addr 0x5041 with id 255 and next node 0x5042 0x00ff_05042c00ff05041c
2024-05-06 11:35:42.620733 INFO  BF_MC Write LAG node at addr 0x5042 with id 255 and next node 0x5043 0x0000_00000000ff05043c
2024-05-06 11:35:42.620738 INFO  BF_MC Write LAG node at addr 0x5043 with id 255 and next node 0x5044 0x00ff_05044c00ff05043c
2024-05-06 11:35:42.620743 INFO  BF_MC Write LAG node at addr 0x5044 with id 255 and next node 0x5045 0x0000_00000000ff05045c
2024-05-06 11:35:42.620748 INFO  BF_MC Write LAG node at addr 0x5045 with id 255 and next node 0x5046 0x00ff_05046c00ff05045c
2024-05-06 11:35:42.620753 INFO  BF_MC Write LAG node at addr 0x5046 with id 255 and next node 0x5047 0x0000_00000000ff05047c
2024-05-06 11:35:42.620759 INFO  BF_MC Write LAG node at addr 0x5047 with id 255 and next node 0x5048 0x00ff_05048c00ff05047c
2024-05-06 11:35:42.620764 INFO  BF_MC Write LAG node at addr 0x5048 with id 255 and next node 0x5049 0x0000_00000000ff05049c
2024-05-06 11:35:42.620769 INFO  BF_MC Write LAG node at addr 0x5049 with id 255 and next node 0x504a 0x00ff_0504ac00ff05049c
2024-05-06 11:35:42.620774 INFO  BF_MC Write LAG node at addr 0x504a with id 255 and next node 0x504b 0x0000_00000000ff0504bc
2024-05-06 11:35:42.620780 INFO  BF_MC Write LAG node at addr 0x504b with id 255 and next node 0x504c 0x00ff_0504cc00ff0504bc
2024-05-06 11:35:42.620785 INFO  BF_MC Write LAG node at addr 0x504c with id 255 and next node 0x504d 0x0000_00000000ff0504dc
2024-05-06 11:35:42.620790 INFO  BF_MC Write LAG node at addr 0x504d with id 255 and next node 0x504e 0x00ff_0504ec00ff0504dc
2024-05-06 11:35:42.620795 INFO  BF_MC Write LAG node at addr 0x504e with id 255 and next node 0x504f 0x0000_00000000ff0504fc
2024-05-06 11:35:42.620803 INFO  BF_MC Write LAG node at addr 0x504f with id 255 and next node 0x5050 0x00ff_05050c00ff0504fc
2024-05-06 11:35:42.620808 INFO  BF_MC Write LAG node at addr 0x5050 with id 255 and next node 0x5051 0x0000_00000000ff05051c
2024-05-06 11:35:42.620813 INFO  BF_MC Write LAG node at addr 0x5051 with id 255 and next node 0x5052 0x00ff_05052c00ff05051c
2024-05-06 11:35:42.620818 INFO  BF_MC Write LAG node at addr 0x5052 with id 255 and next node 0x5053 0x0000_00000000ff05053c
2024-05-06 11:35:42.620824 INFO  BF_MC Write LAG node at addr 0x5053 with id 255 and next node 0x5054 0x00ff_05054c00ff05053c
2024-05-06 11:35:42.620829 INFO  BF_MC Write LAG node at addr 0x5054 with id 255 and next node 0x5055 0x0000_00000000ff05055c
2024-05-06 11:35:42.620834 INFO  BF_MC Write LAG node at addr 0x5055 with id 255 and next node 0x5056 0x00ff_05056c00ff05055c
2024-05-06 11:35:42.620839 INFO  BF_MC Write LAG node at addr 0x5056 with id 255 and next node 0x5057 0x0000_00000000ff05057c
2024-05-06 11:35:42.620845 INFO  BF_MC Write LAG node at addr 0x5057 with id 255 and next node 0x5058 0x00ff_05058c00ff05057c
2024-05-06 11:35:42.620850 INFO  BF_MC Write LAG node at addr 0x5058 with id 255 and next node 0x5059 0x0000_00000000ff05059c
2024-05-06 11:35:42.620856 INFO  BF_MC Write LAG node at addr 0x5059 with id 255 and next node 0x505a 0x00ff_0505ac00ff05059c
2024-05-06 11:35:42.620861 INFO  BF_MC Write LAG node at addr 0x505a with id 255 and next node 0x505b 0x0000_00000000ff0505bc
2024-05-06 11:35:42.620867 INFO  BF_MC Write LAG node at addr 0x505b with id 255 and next node 0x505c 0x00ff_0505cc00ff0505bc
2024-05-06 11:35:42.620872 INFO  BF_MC Write LAG node at addr 0x505c with id 255 and next node 0x505d 0x0000_00000000ff0505dc
2024-05-06 11:35:42.620877 INFO  BF_MC Write LAG node at addr 0x505d with id 255 and next node 0x505e 0x00ff_0505ec00ff0505dc
2024-05-06 11:35:42.620882 INFO  BF_MC Write LAG node at addr 0x505e with id 255 and next node 0x505f 0x0000_00000000ff0505fc
2024-05-06 11:35:42.620888 INFO  BF_MC Write LAG node at addr 0x505f with id 255 and next node 0x5060 0x00ff_05060c00ff0505fc
2024-05-06 11:35:42.620894 INFO  BF_MC Write LAG node at addr 0x5060 with id 255 and next node 0x5061 0x0000_00000000ff05061c
2024-05-06 11:35:42.620902 INFO  BF_MC Write LAG node at addr 0x5061 with id 255 and next node 0x5062 0x00ff_05062c00ff05061c
2024-05-06 11:35:42.620908 INFO  BF_MC Write LAG node at addr 0x5062 with id 255 and next node 0x5063 0x0000_00000000ff05063c
2024-05-06 11:35:42.620913 INFO  BF_MC Write LAG node at addr 0x5063 with id 255 and next node 0x5064 0x00ff_05064c00ff05063c
2024-05-06 11:35:42.620918 INFO  BF_MC Write LAG node at addr 0x5064 with id 255 and next node 0x5065 0x0000_00000000ff05065c
2024-05-06 11:35:42.620923 INFO  BF_MC Write LAG node at addr 0x5065 with id 255 and next node 0x5066 0x00ff_05066c00ff05065c
2024-05-06 11:35:42.620943 INFO  BF_MC Write LAG node at addr 0x5066 with id 255 and next node 0x5067 0x0000_00000000ff05067c
2024-05-06 11:35:42.620949 INFO  BF_MC Write LAG node at addr 0x5067 with id 255 and next node 0x5068 0x00ff_05068c00ff05067c
2024-05-06 11:35:42.620954 INFO  BF_MC Write LAG node at addr 0x5068 with id 255 and next node 0x5069 0x0000_00000000ff05069c
2024-05-06 11:35:42.620959 INFO  BF_MC Write LAG node at addr 0x5069 with id 255 and next node 0x506a 0x00ff_0506ac00ff05069c
2024-05-06 11:35:42.620964 INFO  BF_MC Write LAG node at addr 0x506a with id 255 and next node 0x506b 0x0000_00000000ff0506bc
2024-05-06 11:35:42.620970 INFO  BF_MC Write LAG node at addr 0x506b with id 255 and next node 0x506c 0x00ff_0506cc00ff0506bc
2024-05-06 11:35:42.620975 INFO  BF_MC Write LAG node at addr 0x506c with id 255 and next node 0x506d 0x0000_00000000ff0506dc
2024-05-06 11:35:42.620980 INFO  BF_MC Write LAG node at addr 0x506d with id 255 and next node 0x506e 0x00ff_0506ec00ff0506dc
2024-05-06 11:35:42.620985 INFO  BF_MC Write LAG node at addr 0x506e with id 255 and next node 0x506f 0x0000_00000000ff0506fc
2024-05-06 11:35:42.620994 INFO  BF_MC Write LAG node at addr 0x506f with id 255 and next node 0x5070 0x00ff_05070c00ff0506fc
2024-05-06 11:35:42.621000 INFO  BF_MC Write LAG node at addr 0x5070 with id 255 and next node 0x5071 0x0000_00000000ff05071c
2024-05-06 11:35:42.621005 INFO  BF_MC Write LAG node at addr 0x5071 with id 255 and next node 0x5072 0x00ff_05072c00ff05071c
2024-05-06 11:35:42.621010 INFO  BF_MC Write LAG node at addr 0x5072 with id 255 and next node 0x5073 0x0000_00000000ff05073c
2024-05-06 11:35:42.621016 INFO  BF_MC Write LAG node at addr 0x5073 with id 255 and next node 0x5074 0x00ff_05074c00ff05073c
2024-05-06 11:35:42.621021 INFO  BF_MC Write LAG node at addr 0x5074 with id 255 and next node 0x5075 0x0000_00000000ff05075c
2024-05-06 11:35:42.621026 INFO  BF_MC Write LAG node at addr 0x5075 with id 255 and next node 0x5076 0x00ff_05076c00ff05075c
2024-05-06 11:35:42.621031 INFO  BF_MC Write LAG node at addr 0x5076 with id 255 and next node 0x5077 0x0000_00000000ff05077c
2024-05-06 11:35:42.621037 INFO  BF_MC Write LAG node at addr 0x5077 with id 255 and next node 0x5078 0x00ff_05078c00ff05077c
2024-05-06 11:35:42.621042 INFO  BF_MC Write LAG node at addr 0x5078 with id 255 and next node 0x5079 0x0000_00000000ff05079c
2024-05-06 11:35:42.621047 INFO  BF_MC Write LAG node at addr 0x5079 with id 255 and next node 0x507a 0x00ff_0507ac00ff05079c
2024-05-06 11:35:42.621052 INFO  BF_MC Write LAG node at addr 0x507a with id 255 and next node 0x507b 0x0000_00000000ff0507bc
2024-05-06 11:35:42.621058 INFO  BF_MC Write LAG node at addr 0x507b with id 255 and next node 0x507c 0x00ff_0507cc00ff0507bc
2024-05-06 11:35:42.621063 INFO  BF_MC Write LAG node at addr 0x507c with id 255 and next node 0x507d 0x0000_00000000ff0507dc
2024-05-06 11:35:42.621069 INFO  BF_MC Write LAG node at addr 0x507d with id 255 and next node 0x507e 0x00ff_0507ec00ff0507dc
2024-05-06 11:35:42.621074 INFO  BF_MC Write LAG node at addr 0x507e with id 255 and next node 0x507f 0x0000_00000000ff0507fc
2024-05-06 11:35:42.621079 INFO  BF_MC Write LAG node at addr 0x507f with id 255 and next node 0x5080 0x00ff_05080c00ff0507fc
2024-05-06 11:35:42.621084 INFO  BF_MC Write LAG node at addr 0x5080 with id 255 and next node 0x5081 0x0000_00000000ff05081c
2024-05-06 11:35:42.621089 INFO  BF_MC Write LAG node at addr 0x5081 with id 255 and next node 0x5082 0x00ff_05082c00ff05081c
2024-05-06 11:35:42.621094 INFO  BF_MC Write LAG node at addr 0x5082 with id 255 and next node 0x5083 0x0000_00000000ff05083c
2024-05-06 11:35:42.621100 INFO  BF_MC Write LAG node at addr 0x5083 with id 255 and next node 0x5084 0x00ff_05084c00ff05083c
2024-05-06 11:35:42.621105 INFO  BF_MC Write LAG node at addr 0x5084 with id 255 and next node 0x5085 0x0000_00000000ff05085c
2024-05-06 11:35:42.621110 INFO  BF_MC Write LAG node at addr 0x5085 with id 255 and next node 0x5086 0x00ff_05086c00ff05085c
2024-05-06 11:35:42.621115 INFO  BF_MC Write LAG node at addr 0x5086 with id 255 and next node 0x5087 0x0000_00000000ff05087c
2024-05-06 11:35:42.621121 INFO  BF_MC Write LAG node at addr 0x5087 with id 255 and next node 0x5088 0x00ff_05088c00ff05087c
2024-05-06 11:35:42.621126 INFO  BF_MC Write LAG node at addr 0x5088 with id 255 and next node 0x5089 0x0000_00000000ff05089c
2024-05-06 11:35:42.621131 INFO  BF_MC Write LAG node at addr 0x5089 with id 255 and next node 0x508a 0x00ff_0508ac00ff05089c
2024-05-06 11:35:42.621136 INFO  BF_MC Write LAG node at addr 0x508a with id 255 and next node 0x508b 0x0000_00000000ff0508bc
2024-05-06 11:35:42.621142 INFO  BF_MC Write LAG node at addr 0x508b with id 255 and next node 0x508c 0x00ff_0508cc00ff0508bc
2024-05-06 11:35:42.621147 INFO  BF_MC Write LAG node at addr 0x508c with id 255 and next node 0x508d 0x0000_00000000ff0508dc
2024-05-06 11:35:42.621152 INFO  BF_MC Write LAG node at addr 0x508d with id 255 and next node 0x508e 0x00ff_0508ec00ff0508dc
2024-05-06 11:35:42.621157 INFO  BF_MC Write LAG node at addr 0x508e with id 255 and next node 0x508f 0x0000_00000000ff0508fc
2024-05-06 11:35:42.621163 INFO  BF_MC Write LAG node at addr 0x508f with id 255 and next node 0x5090 0x00ff_05090c00ff0508fc
2024-05-06 11:35:42.621171 INFO  BF_MC Write LAG node at addr 0x5090 with id 255 and next node 0x5091 0x0000_00000000ff05091c
2024-05-06 11:35:42.621176 INFO  BF_MC Write LAG node at addr 0x5091 with id 255 and next node 0x5092 0x00ff_05092c00ff05091c
2024-05-06 11:35:42.621181 INFO  BF_MC Write LAG node at addr 0x5092 with id 255 and next node 0x5093 0x0000_00000000ff05093c
2024-05-06 11:35:42.621187 INFO  BF_MC Write LAG node at addr 0x5093 with id 255 and next node 0x5094 0x00ff_05094c00ff05093c
2024-05-06 11:35:42.621192 INFO  BF_MC Write LAG node at addr 0x5094 with id 255 and next node 0x5095 0x0000_00000000ff05095c
2024-05-06 11:35:42.621197 INFO  BF_MC Write LAG node at addr 0x5095 with id 255 and next node 0x5096 0x00ff_05096c00ff05095c
2024-05-06 11:35:42.621202 INFO  BF_MC Write LAG node at addr 0x5096 with id 255 and next node 0x5097 0x0000_00000000ff05097c
2024-05-06 11:35:42.621207 INFO  BF_MC Write LAG node at addr 0x5097 with id 255 and next node 0x5098 0x00ff_05098c00ff05097c
2024-05-06 11:35:42.621227 INFO  BF_MC Write LAG node at addr 0x5098 with id 255 and next node 0x5099 0x0000_00000000ff05099c
2024-05-06 11:35:42.621232 INFO  BF_MC Write LAG node at addr 0x5099 with id 255 and next node 0x509a 0x00ff_0509ac00ff05099c
2024-05-06 11:35:42.621237 INFO  BF_MC Write LAG node at addr 0x509a with id 255 and next node 0x509b 0x0000_00000000ff0509bc
2024-05-06 11:35:42.621243 INFO  BF_MC Write LAG node at addr 0x509b with id 255 and next node 0x509c 0x00ff_0509cc00ff0509bc
2024-05-06 11:35:42.621248 INFO  BF_MC Write LAG node at addr 0x509c with id 255 and next node 0x509d 0x0000_00000000ff0509dc
2024-05-06 11:35:42.621257 INFO  BF_MC Write LAG node at addr 0x509d with id 255 and next node 0x509e 0x00ff_0509ec00ff0509dc
2024-05-06 11:35:42.621263 INFO  BF_MC Write LAG node at addr 0x509e with id 255 and next node 0x509f 0x0000_00000000ff0509fc
2024-05-06 11:35:42.621269 INFO  BF_MC Write LAG node at addr 0x509f with id 255 and next node 0x50a0 0x00ff_050a0c00ff0509fc
2024-05-06 11:35:42.621274 INFO  BF_MC Write LAG node at addr 0x50a0 with id 255 and next node 0x50a1 0x0000_00000000ff050a1c
2024-05-06 11:35:42.621279 INFO  BF_MC Write LAG node at addr 0x50a1 with id 255 and next node 0x50a2 0x00ff_050a2c00ff050a1c
2024-05-06 11:35:42.621284 INFO  BF_MC Write LAG node at addr 0x50a2 with id 255 and next node 0x50a3 0x0000_00000000ff050a3c
2024-05-06 11:35:42.621290 INFO  BF_MC Write LAG node at addr 0x50a3 with id 255 and next node 0x50a4 0x00ff_050a4c00ff050a3c
2024-05-06 11:35:42.621295 INFO  BF_MC Write LAG node at addr 0x50a4 with id 255 and next node 0x50a5 0x0000_00000000ff050a5c
2024-05-06 11:35:42.621301 INFO  BF_MC Write LAG node at addr 0x50a5 with id 255 and next node 0x50a6 0x00ff_050a6c00ff050a5c
2024-05-06 11:35:42.621306 INFO  BF_MC Write LAG node at addr 0x50a6 with id 255 and next node 0x50a7 0x0000_00000000ff050a7c
2024-05-06 11:35:42.621312 INFO  BF_MC Write LAG node at addr 0x50a7 with id 255 and next node 0x50a8 0x00ff_050a8c00ff050a7c
2024-05-06 11:35:42.621317 INFO  BF_MC Write LAG node at addr 0x50a8 with id 255 and next node 0x50a9 0x0000_00000000ff050a9c
2024-05-06 11:35:42.621322 INFO  BF_MC Write LAG node at addr 0x50a9 with id 255 and next node 0x50aa 0x00ff_050aac00ff050a9c
2024-05-06 11:35:42.621327 INFO  BF_MC Write LAG node at addr 0x50aa with id 255 and next node 0x50ab 0x0000_00000000ff050abc
2024-05-06 11:35:42.621333 INFO  BF_MC Write LAG node at addr 0x50ab with id 255 and next node 0x50ac 0x00ff_050acc00ff050abc
2024-05-06 11:35:42.621338 INFO  BF_MC Write LAG node at addr 0x50ac with id 255 and next node 0x50ad 0x0000_00000000ff050adc
2024-05-06 11:35:42.621343 INFO  BF_MC Write LAG node at addr 0x50ad with id 255 and next node 0x50ae 0x00ff_050aec00ff050adc
2024-05-06 11:35:42.621348 INFO  BF_MC Write LAG node at addr 0x50ae with id 255 and next node 0x50af 0x0000_00000000ff050afc
2024-05-06 11:35:42.621354 INFO  BF_MC Write LAG node at addr 0x50af with id 255 and next node 0x50b0 0x00ff_050b0c00ff050afc
2024-05-06 11:35:42.621362 INFO  BF_MC Write LAG node at addr 0x50b0 with id 255 and next node 0x50b1 0x0000_00000000ff050b1c
2024-05-06 11:35:42.621367 INFO  BF_MC Write LAG node at addr 0x50b1 with id 255 and next node 0x50b2 0x00ff_050b2c00ff050b1c
2024-05-06 11:35:42.621372 INFO  BF_MC Write LAG node at addr 0x50b2 with id 255 and next node 0x50b3 0x0000_00000000ff050b3c
2024-05-06 11:35:42.621385 INFO  BF_MC Write LAG node at addr 0x50b3 with id 255 and next node 0x50b4 0x00ff_050b4c00ff050b3c
2024-05-06 11:35:42.621393 INFO  BF_MC Write LAG node at addr 0x50b4 with id 255 and next node 0x50b5 0x0000_00000000ff050b5c
2024-05-06 11:35:42.621399 INFO  BF_MC Write LAG node at addr 0x50b5 with id 255 and next node 0x50b6 0x00ff_050b6c00ff050b5c
2024-05-06 11:35:42.621404 INFO  BF_MC Write LAG node at addr 0x50b6 with id 255 and next node 0x50b7 0x0000_00000000ff050b7c
2024-05-06 11:35:42.621410 INFO  BF_MC Write LAG node at addr 0x50b7 with id 255 and next node 0x50b8 0x00ff_050b8c00ff050b7c
2024-05-06 11:35:42.621415 INFO  BF_MC Write LAG node at addr 0x50b8 with id 255 and next node 0x50b9 0x0000_00000000ff050b9c
2024-05-06 11:35:42.621420 INFO  BF_MC Write LAG node at addr 0x50b9 with id 255 and next node 0x50ba 0x00ff_050bac00ff050b9c
2024-05-06 11:35:42.621425 INFO  BF_MC Write LAG node at addr 0x50ba with id 255 and next node 0x50bb 0x0000_00000000ff050bbc
2024-05-06 11:35:42.621431 INFO  BF_MC Write LAG node at addr 0x50bb with id 255 and next node 0x50bc 0x00ff_050bcc00ff050bbc
2024-05-06 11:35:42.621436 INFO  BF_MC Write LAG node at addr 0x50bc with id 255 and next node 0x50bd 0x0000_00000000ff050bdc
2024-05-06 11:35:42.621441 INFO  BF_MC Write LAG node at addr 0x50bd with id 255 and next node 0x50be 0x00ff_050bec00ff050bdc
2024-05-06 11:35:42.621448 INFO  BF_MC Write LAG node at addr 0x50be with id 255 and next node 0x50bf 0x0000_00000000ff050bfc
2024-05-06 11:35:42.621454 INFO  BF_MC Write LAG node at addr 0x50bf with id 255 and next node 0x50c0 0x00ff_050c0c00ff050bfc
2024-05-06 11:35:42.621459 INFO  BF_MC Write LAG node at addr 0x50c0 with id 255 and next node 0x50c1 0x0000_00000000ff050c1c
2024-05-06 11:35:42.621464 INFO  BF_MC Write LAG node at addr 0x50c1 with id 255 and next node 0x50c2 0x00ff_050c2c00ff050c1c
2024-05-06 11:35:42.621469 INFO  BF_MC Write LAG node at addr 0x50c2 with id 255 and next node 0x50c3 0x0000_00000000ff050c3c
2024-05-06 11:35:42.621475 INFO  BF_MC Write LAG node at addr 0x50c3 with id 255 and next node 0x50c4 0x00ff_050c4c00ff050c3c
2024-05-06 11:35:42.621480 INFO  BF_MC Write LAG node at addr 0x50c4 with id 255 and next node 0x50c5 0x0000_00000000ff050c5c
2024-05-06 11:35:42.626119 INFO  BF_MC Write LAG node at addr 0x50c5 with id 255 and next node 0x50c6 0x00ff_050c6c00ff050c5c
2024-05-06 11:35:42.626136 INFO  BF_MC Write LAG node at addr 0x50c6 with id 255 and next node 0x50c7 0x0000_00000000ff050c7c
2024-05-06 11:35:42.626142 INFO  BF_MC Write LAG node at addr 0x50c7 with id 255 and next node 0x50c8 0x00ff_050c8c00ff050c7c
2024-05-06 11:35:42.626147 INFO  BF_MC Write LAG node at addr 0x50c8 with id 255 and next node 0x50c9 0x0000_00000000ff050c9c
2024-05-06 11:35:42.626152 INFO  BF_MC Write LAG node at addr 0x50c9 with id 255 and next node 0x50ca 0x00ff_050cac00ff050c9c
2024-05-06 11:35:42.626157 INFO  BF_MC Write LAG node at addr 0x50ca with id 255 and next node 0x50cb 0x0000_00000000ff050cbc
2024-05-06 11:35:42.626162 INFO  BF_MC Write LAG node at addr 0x50cb with id 255 and next node 0x50cc 0x00ff_050ccc00ff050cbc
2024-05-06 11:35:42.626166 INFO  BF_MC Write LAG node at addr 0x50cc with id 255 and next node 0x50cd 0x0000_00000000ff050cdc
2024-05-06 11:35:42.626171 INFO  BF_MC Write LAG node at addr 0x50cd with id 255 and next node 0x50ce 0x00ff_050cec00ff050cdc
2024-05-06 11:35:42.626176 INFO  BF_MC Write LAG node at addr 0x50ce with id 255 and next node 0x50cf 0x0000_00000000ff050cfc
2024-05-06 11:35:42.626181 INFO  BF_MC Write LAG node at addr 0x50cf with id 255 and next node 0x50d0 0x00ff_050d0c00ff050cfc
2024-05-06 11:35:42.626186 INFO  BF_MC Write LAG node at addr 0x50d0 with id 255 and next node 0x50d1 0x0000_00000000ff050d1c
2024-05-06 11:35:42.626195 INFO  BF_MC Write LAG node at addr 0x50d1 with id 255 and next node 0x50d2 0x00ff_050d2c00ff050d1c
2024-05-06 11:35:42.626200 INFO  BF_MC Write LAG node at addr 0x50d2 with id 255 and next node 0x50d3 0x0000_00000000ff050d3c
2024-05-06 11:35:42.626205 INFO  BF_MC Write LAG node at addr 0x50d3 with id 255 and next node 0x50d4 0x00ff_050d4c00ff050d3c
2024-05-06 11:35:42.626209 INFO  BF_MC Write LAG node at addr 0x50d4 with id 255 and next node 0x50d5 0x0000_00000000ff050d5c
2024-05-06 11:35:42.626214 INFO  BF_MC Write LAG node at addr 0x50d5 with id 255 and next node 0x50d6 0x00ff_050d6c00ff050d5c
2024-05-06 11:35:42.626218 INFO  BF_MC Write LAG node at addr 0x50d6 with id 255 and next node 0x50d7 0x0000_00000000ff050d7c
2024-05-06 11:35:42.626223 INFO  BF_MC Write LAG node at addr 0x50d7 with id 255 and next node 0x50d8 0x00ff_050d8c00ff050d7c
2024-05-06 11:35:42.626228 INFO  BF_MC Write LAG node at addr 0x50d8 with id 255 and next node 0x50d9 0x0000_00000000ff050d9c
2024-05-06 11:35:42.626232 INFO  BF_MC Write LAG node at addr 0x50d9 with id 255 and next node 0x50da 0x00ff_050dac00ff050d9c
2024-05-06 11:35:42.626237 INFO  BF_MC Write LAG node at addr 0x50da with id 255 and next node 0x50db 0x0000_00000000ff050dbc
2024-05-06 11:35:42.626242 INFO  BF_MC Write LAG node at addr 0x50db with id 255 and next node 0x50dc 0x00ff_050dcc00ff050dbc
2024-05-06 11:35:42.626246 INFO  BF_MC Write LAG node at addr 0x50dc with id 255 and next node 0x50dd 0x0000_00000000ff050ddc
2024-05-06 11:35:42.626251 INFO  BF_MC Write LAG node at addr 0x50dd with id 255 and next node 0x50de 0x00ff_050dec00ff050ddc
2024-05-06 11:35:42.626255 INFO  BF_MC Write LAG node at addr 0x50de with id 255 and next node 0x50df 0x0000_00000000ff050dfc
2024-05-06 11:35:42.626260 INFO  BF_MC Write LAG node at addr 0x50df with id 255 and next node 0x50e0 0x00ff_050e0c00ff050dfc
2024-05-06 11:35:42.626265 INFO  BF_MC Write LAG node at addr 0x50e0 with id 255 and next node 0x50e1 0x0000_00000000ff050e1c
2024-05-06 11:35:42.626269 INFO  BF_MC Write LAG node at addr 0x50e1 with id 255 and next node 0x50e2 0x00ff_050e2c00ff050e1c
2024-05-06 11:35:42.626274 INFO  BF_MC Write LAG node at addr 0x50e2 with id 255 and next node 0x50e3 0x0000_00000000ff050e3c
2024-05-06 11:35:42.626295 INFO  BF_MC Write LAG node at addr 0x50e3 with id 255 and next node 0x50e4 0x00ff_050e4c00ff050e3c
2024-05-06 11:35:42.626300 INFO  BF_MC Write LAG node at addr 0x50e4 with id 255 and next node 0x50e5 0x0000_00000000ff050e5c
2024-05-06 11:35:42.626305 INFO  BF_MC Write LAG node at addr 0x50e5 with id 255 and next node 0x50e6 0x00ff_050e6c00ff050e5c
2024-05-06 11:35:42.626309 INFO  BF_MC Write LAG node at addr 0x50e6 with id 255 and next node 0x50e7 0x0000_00000000ff050e7c
2024-05-06 11:35:42.626314 INFO  BF_MC Write LAG node at addr 0x50e7 with id 255 and next node 0x50e8 0x00ff_050e8c00ff050e7c
2024-05-06 11:35:42.626319 INFO  BF_MC Write LAG node at addr 0x50e8 with id 255 and next node 0x50e9 0x0000_00000000ff050e9c
2024-05-06 11:35:42.626323 INFO  BF_MC Write LAG node at addr 0x50e9 with id 255 and next node 0x50ea 0x00ff_050eac00ff050e9c
2024-05-06 11:35:42.626329 INFO  BF_MC Write LAG node at addr 0x50ea with id 255 and next node 0x50eb 0x0000_00000000ff050ebc
2024-05-06 11:35:42.626334 INFO  BF_MC Write LAG node at addr 0x50eb with id 255 and next node 0x50ec 0x00ff_050ecc00ff050ebc
2024-05-06 11:35:42.626339 INFO  BF_MC Write LAG node at addr 0x50ec with id 255 and next node 0x50ed 0x0000_00000000ff050edc
2024-05-06 11:35:42.626344 INFO  BF_MC Write LAG node at addr 0x50ed with id 255 and next node 0x50ee 0x00ff_050eec00ff050edc
2024-05-06 11:35:42.626348 INFO  BF_MC Write LAG node at addr 0x50ee with id 255 and next node 0x50ef 0x0000_00000000ff050efc
2024-05-06 11:35:42.626353 INFO  BF_MC Write LAG node at addr 0x50ef with id 255 and next node 0x50f0 0x00ff_050f0c00ff050efc
2024-05-06 11:35:42.626357 INFO  BF_MC Write LAG node at addr 0x50f0 with id 255 and next node 0x50f1 0x0000_00000000ff050f1c
2024-05-06 11:35:42.626364 INFO  BF_MC Write LAG node at addr 0x50f1 with id 255 and next node 0x50f2 0x00ff_050f2c00ff050f1c
2024-05-06 11:35:42.626369 INFO  BF_MC Write LAG node at addr 0x50f2 with id 255 and next node 0x50f3 0x0000_00000000ff050f3c
2024-05-06 11:35:42.626374 INFO  BF_MC Write LAG node at addr 0x50f3 with id 255 and next node 0x50f4 0x00ff_050f4c00ff050f3c
2024-05-06 11:35:42.626385 INFO  BF_MC Write LAG node at addr 0x50f4 with id 255 and next node 0x50f5 0x0000_00000000ff050f5c
2024-05-06 11:35:42.626392 INFO  BF_MC Write LAG node at addr 0x50f5 with id 255 and next node 0x50f6 0x00ff_050f6c00ff050f5c
2024-05-06 11:35:42.626397 INFO  BF_MC Write LAG node at addr 0x50f6 with id 255 and next node 0x50f7 0x0000_00000000ff050f7c
2024-05-06 11:35:42.626402 INFO  BF_MC Write LAG node at addr 0x50f7 with id 255 and next node 0x50f8 0x00ff_050f8c00ff050f7c
2024-05-06 11:35:42.626407 INFO  BF_MC Write LAG node at addr 0x50f8 with id 255 and next node 0x50f9 0x0000_00000000ff050f9c
2024-05-06 11:35:42.626411 INFO  BF_MC Write LAG node at addr 0x50f9 with id 255 and next node 0x50fa 0x00ff_050fac00ff050f9c
2024-05-06 11:35:42.626416 INFO  BF_MC Write LAG node at addr 0x50fa with id 255 and next node 0x50fb 0x0000_00000000ff050fbc
2024-05-06 11:35:42.626421 INFO  BF_MC Write LAG node at addr 0x50fb with id 255 and next node 0x50fc 0x00ff_050fcc00ff050fbc
2024-05-06 11:35:42.626425 INFO  BF_MC Write LAG node at addr 0x50fc with id 255 and next node 0x50fd 0x0000_00000000ff050fdc
2024-05-06 11:35:42.626430 INFO  BF_MC Write LAG node at addr 0x50fd with id 255 and next node 0x50fe 0x00ff_050fec00ff050fdc
2024-05-06 11:35:42.626434 INFO  BF_MC Write LAG node at addr 0x50fe with id 255 and next node 0x50ff 0x0000_00000000ff050ffc
2024-05-06 11:35:42.626439 INFO  BF_MC Write LAG node at addr 0x50ff with id 255 and next node 0x5100 0x00ff_05100c00ff050ffc
2024-05-06 11:35:42.626443 INFO  BF_MC Write LAG node at addr 0x5100 with id 255 and next node 0x5101 0x0000_00000000ff05101c
2024-05-06 11:35:42.626448 INFO  BF_MC Write LAG node at addr 0x5101 with id 255 and next node 0x5102 0x00ff_05102c00ff05101c
2024-05-06 11:35:42.626452 INFO  BF_MC Write LAG node at addr 0x5102 with id 255 and next node 0x5103 0x0000_00000000ff05103c
2024-05-06 11:35:42.626457 INFO  BF_MC Write LAG node at addr 0x5103 with id 255 and next node 0 0x00ff_00000c00ff05103c
2024-05-06 11:35:42.626464 INFO  BF_MC Allocated RDM addresses 0x11c0 - 0x11df
2024-05-06 11:35:42.626468 INFO  BF_MC Write L1End node at addr 0x11c0, rid 0, l2 0x5101
2024-05-06 11:35:42.626472 INFO  BF_MC Write L1End node at addr 0x11c1, rid 0, l2 0x5100
2024-05-06 11:35:42.626477 INFO  BF_MC Write L1End node at addr 0x11c2, rid 0, l2 0x50ff
2024-05-06 11:35:42.626482 INFO  BF_MC Write L1End node at addr 0x11c3, rid 0, l2 0x50fe
2024-05-06 11:35:42.626486 INFO  BF_MC Write L1End node at addr 0x11c4, rid 0, l2 0x50fd
2024-05-06 11:35:42.626492 INFO  BF_MC Write L1End node at addr 0x11c5, rid 0, l2 0x50fc
2024-05-06 11:35:42.626497 INFO  BF_MC Write L1End node at addr 0x11c6, rid 0, l2 0x50fb
2024-05-06 11:35:42.626501 INFO  BF_MC Write L1End node at addr 0x11c7, rid 0, l2 0x50fa
2024-05-06 11:35:42.626505 INFO  BF_MC Write L1End node at addr 0x11c8, rid 0, l2 0x50f8
2024-05-06 11:35:42.626509 INFO  BF_MC Write L1End node at addr 0x11c9, rid 0, l2 0x50f6
2024-05-06 11:35:42.626514 INFO  BF_MC Write L1End node at addr 0x11ca, rid 0, l2 0x50f4
2024-05-06 11:35:42.626518 INFO  BF_MC Write L1End node at addr 0x11cb, rid 0, l2 0x50f2
2024-05-06 11:35:42.626523 INFO  BF_MC Write L1End node at addr 0x11cc, rid 0, l2 0x50f0
2024-05-06 11:35:42.626527 INFO  BF_MC Write L1End node at addr 0x11cd, rid 0, l2 0x50ee
2024-05-06 11:35:42.626532 INFO  BF_MC Write L1End node at addr 0x11ce, rid 0, l2 0x50ec
2024-05-06 11:35:42.626537 INFO  BF_MC Write L1End node at addr 0x11cf, rid 0, l2 0x50ea
2024-05-06 11:35:42.626541 INFO  BF_MC Write L1End node at addr 0x11d0, rid 0, l2 0x50e8
2024-05-06 11:35:42.626546 INFO  BF_MC Write L1End node at addr 0x11d1, rid 0, l2 0x50e6
2024-05-06 11:35:42.626550 INFO  BF_MC Write L1End node at addr 0x11d2, rid 0, l2 0x50e4
2024-05-06 11:35:42.626576 INFO  BF_MC Write L1End node at addr 0x11d3, rid 0, l2 0x50e0
2024-05-06 11:35:42.626581 INFO  BF_MC Write L1End node at addr 0x11d4, rid 0, l2 0x50dc
2024-05-06 11:35:42.626585 INFO  BF_MC Write L1End node at addr 0x11d5, rid 0, l2 0x50d8
2024-05-06 11:35:42.626590 INFO  BF_MC Write L1End node at addr 0x11d6, rid 0, l2 0x50d4
2024-05-06 11:35:42.626594 INFO  BF_MC Write L1End node at addr 0x11d7, rid 0, l2 0x50cc
2024-05-06 11:35:42.626599 INFO  BF_MC Write L1End node at addr 0x11d8, rid 0, l2 0x50c4
2024-05-06 11:35:42.626603 INFO  BF_MC Write L1End node at addr 0x11d9, rid 0, l2 0x50bc
2024-05-06 11:35:42.626608 INFO  BF_MC Write L1End node at addr 0x11da, rid 0, l2 0x50a0
2024-05-06 11:35:42.626612 INFO  BF_MC Write L1End node at addr 0x11db, rid 0, l2 0x5087
2024-05-06 11:35:42.626616 INFO  BF_MC Write L1End node at addr 0x11dc, rid 0, l2 0x506e
2024-05-06 11:35:42.626621 INFO  BF_MC Write L1End node at addr 0x11dd, rid 0, l2 0x5055
2024-05-06 11:35:42.626626 INFO  BF_MC Write L1End node at addr 0x11de, rid 0, l2 0x503c
2024-05-06 11:35:42.626630 INFO  BF_MC Write L1End node at addr 0x11df, rid 0, l2 0x5000
2024-05-06 11:35:42.626635 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2024-05-06 11:35:42.626640 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2024-05-06 11:35:42.626647 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2024-05-06 11:35:42.626654 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2024-05-06 11:35:42.626659 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2024-05-06 11:35:42.626664 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2024-05-06 11:35:42.626669 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2024-05-06 11:35:42.626674 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2024-05-06 11:35:42.626678 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2024-05-06 11:35:42.626682 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2024-05-06 11:35:42.626687 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2024-05-06 11:35:42.626692 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2024-05-06 11:35:42.626696 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2024-05-06 11:35:42.626700 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2024-05-06 11:35:42.626705 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2024-05-06 11:35:42.626710 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2024-05-06 11:35:42.626714 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2024-05-06 11:35:42.626719 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2024-05-06 11:35:42.626724 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2024-05-06 11:35:42.626729 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2024-05-06 11:35:42.626733 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2024-05-06 11:35:42.626737 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2024-05-06 11:35:42.626743 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2024-05-06 11:35:42.626747 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2024-05-06 11:35:42.626754 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2024-05-06 11:35:42.626758 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2024-05-06 11:35:42.626763 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2024-05-06 11:35:42.626768 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2024-05-06 11:35:42.626772 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2024-05-06 11:35:42.626777 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2024-05-06 11:35:42.626782 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2024-05-06 11:35:42.626786 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2024-05-06 11:35:42.626790 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2024-05-06 11:35:42.626795 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2024-05-06 11:35:42.626800 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2024-05-06 11:35:42.626804 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2024-05-06 11:35:42.626808 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2024-05-06 11:35:42.626814 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2024-05-06 11:35:42.626819 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2024-05-06 11:35:42.626823 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2024-05-06 11:35:42.626827 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2024-05-06 11:35:42.626846 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2024-05-06 11:35:42.626852 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2024-05-06 11:35:42.626856 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2024-05-06 11:35:42.626861 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2024-05-06 11:35:42.626865 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2024-05-06 11:35:42.626870 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2024-05-06 11:35:42.626875 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2024-05-06 11:35:42.626879 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2024-05-06 11:35:42.626883 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2024-05-06 11:35:42.626889 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2024-05-06 11:35:42.626893 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2024-05-06 11:35:42.626897 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2024-05-06 11:35:42.626902 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2024-05-06 11:35:42.626907 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2024-05-06 11:35:42.626912 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2024-05-06 11:35:42.626918 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2024-05-06 11:35:42.626923 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2024-05-06 11:35:42.626928 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2024-05-06 11:35:42.626932 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2024-05-06 11:35:42.626937 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2024-05-06 11:35:42.626941 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2024-05-06 11:35:42.626946 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2024-05-06 11:35:42.626950 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2024-05-06 11:35:42.626955 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2024-05-06 11:35:42.626959 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2024-05-06 11:35:42.626964 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2024-05-06 11:35:42.626968 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2024-05-06 11:35:42.626973 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2024-05-06 11:35:42.626978 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2024-05-06 11:35:42.626983 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2024-05-06 11:35:42.626987 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2024-05-06 11:35:42.626992 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2024-05-06 11:35:42.626996 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2024-05-06 11:35:42.627004 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2024-05-06 11:35:42.627010 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2024-05-06 11:35:42.627015 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2024-05-06 11:35:42.627019 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2024-05-06 11:35:42.627024 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2024-05-06 11:35:42.627029 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2024-05-06 11:35:42.627033 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2024-05-06 11:35:42.627037 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2024-05-06 11:35:42.627043 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2024-05-06 11:35:42.627047 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2024-05-06 11:35:42.627051 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2024-05-06 11:35:42.627056 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2024-05-06 11:35:42.627061 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2024-05-06 11:35:42.627066 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2024-05-06 11:35:42.627070 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2024-05-06 11:35:42.627077 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2024-05-06 11:35:42.627082 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2024-05-06 11:35:42.627087 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2024-05-06 11:35:42.627092 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2024-05-06 11:35:42.627096 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2024-05-06 11:35:42.627101 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2024-05-06 11:35:42.627119 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2024-05-06 11:35:42.627124 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2024-05-06 11:35:42.627128 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2024-05-06 11:35:42.627133 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2024-05-06 11:35:42.627138 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2024-05-06 11:35:42.627142 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2024-05-06 11:35:42.627148 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2024-05-06 11:35:42.627153 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2024-05-06 11:35:42.627157 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2024-05-06 11:35:42.627161 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2024-05-06 11:35:42.627166 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2024-05-06 11:35:42.627171 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2024-05-06 11:35:42.627175 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2024-05-06 11:35:42.627179 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2024-05-06 11:35:42.627184 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2024-05-06 11:35:42.627189 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2024-05-06 11:35:42.627193 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2024-05-06 11:35:42.627197 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2024-05-06 11:35:42.627202 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2024-05-06 11:35:42.627207 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2024-05-06 11:35:42.627211 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2024-05-06 11:35:42.627215 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2024-05-06 11:35:42.627220 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2024-05-06 11:35:42.627225 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2024-05-06 11:35:42.627229 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2024-05-06 11:35:42.627233 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2024-05-06 11:35:42.627240 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2024-05-06 11:35:42.627245 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2024-05-06 11:35:42.627249 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2024-05-06 11:35:42.627254 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2024-05-06 11:35:42.627258 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2024-05-06 11:35:42.627263 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2024-05-06 11:35:42.627267 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2024-05-06 11:35:42.627272 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2024-05-06 11:35:42.627277 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2024-05-06 11:35:42.627282 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2024-05-06 11:35:42.627286 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2024-05-06 11:35:42.627290 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2024-05-06 11:35:42.627296 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2024-05-06 11:35:42.627301 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2024-05-06 11:35:42.627305 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2024-05-06 11:35:42.627309 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2024-05-06 11:35:42.627314 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2024-05-06 11:35:42.627319 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2024-05-06 11:35:42.627323 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2024-05-06 11:35:42.627328 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2024-05-06 11:35:42.627332 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2024-05-06 11:35:42.627337 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2024-05-06 11:35:42.627341 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2024-05-06 11:35:42.627346 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2024-05-06 11:35:42.627350 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2024-05-06 11:35:42.627356 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2024-05-06 11:35:42.627363 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2024-05-06 11:35:42.627368 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2024-05-06 11:35:42.627372 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2024-05-06 11:35:42.627396 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2024-05-06 11:35:42.627401 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2024-05-06 11:35:42.627406 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2024-05-06 11:35:42.627410 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2024-05-06 11:35:42.627418 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2024-05-06 11:35:42.627423 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2024-05-06 11:35:42.627427 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2024-05-06 11:35:42.627432 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2024-05-06 11:35:42.627437 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2024-05-06 11:35:42.627441 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2024-05-06 11:35:42.627446 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2024-05-06 11:35:42.627450 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2024-05-06 11:35:42.627455 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2024-05-06 11:35:42.627459 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2024-05-06 11:35:42.627464 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2024-05-06 11:35:42.627469 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2024-05-06 11:35:42.627474 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2024-05-06 11:35:42.627479 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2024-05-06 11:35:42.627484 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2024-05-06 11:35:42.627488 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2024-05-06 11:35:42.627493 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2024-05-06 11:35:42.627497 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2024-05-06 11:35:42.627502 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2024-05-06 11:35:42.627506 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2024-05-06 11:35:42.627511 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2024-05-06 11:35:42.627515 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2024-05-06 11:35:42.627520 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2024-05-06 11:35:42.627524 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2024-05-06 11:35:42.627529 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2024-05-06 11:35:42.627534 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2024-05-06 11:35:42.627538 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2024-05-06 11:35:42.627542 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2024-05-06 11:35:42.627548 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2024-05-06 11:35:42.627552 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2024-05-06 11:35:42.627556 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2024-05-06 11:35:42.627561 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2024-05-06 11:35:42.627568 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2024-05-06 11:35:42.627572 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2024-05-06 11:35:42.627576 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2024-05-06 11:35:42.627581 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2024-05-06 11:35:42.627586 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2024-05-06 11:35:42.627590 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2024-05-06 11:35:42.627594 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2024-05-06 11:35:42.627599 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2024-05-06 11:35:42.627604 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2024-05-06 11:35:42.627608 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2024-05-06 11:35:42.627613 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2024-05-06 11:35:42.627618 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2024-05-06 11:35:42.627623 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2024-05-06 11:35:42.627627 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2024-05-06 11:35:42.627632 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2024-05-06 11:35:42.627636 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2024-05-06 11:35:42.627641 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2024-05-06 11:35:42.627646 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2024-05-06 11:35:42.627650 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2024-05-06 11:35:42.627654 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2024-05-06 11:35:42.627660 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2024-05-06 11:35:42.627664 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2024-05-06 11:35:42.627682 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2024-05-06 11:35:42.627687 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2024-05-06 11:35:42.627692 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2024-05-06 11:35:42.627696 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2024-05-06 11:35:42.627701 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2024-05-06 11:35:42.627705 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2024-05-06 11:35:42.627711 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2024-05-06 11:35:42.627718 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2024-05-06 11:35:42.627724 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2024-05-06 11:35:42.627728 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2024-05-06 11:35:42.627733 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2024-05-06 11:35:42.627741 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2024-05-06 11:35:42.627745 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2024-05-06 11:35:42.627750 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2024-05-06 11:35:42.627755 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2024-05-06 11:35:42.627759 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2024-05-06 11:35:42.627764 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2024-05-06 11:35:42.627768 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2024-05-06 11:35:42.627773 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2024-05-06 11:35:42.627777 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2024-05-06 11:35:42.627782 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2024-05-06 11:35:42.627787 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2024-05-06 11:35:42.627792 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2024-05-06 11:35:42.627796 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2024-05-06 11:35:42.627801 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2024-05-06 11:35:42.627805 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2024-05-06 11:35:42.627810 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2024-05-06 11:35:42.627814 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2024-05-06 11:35:42.627819 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2024-05-06 11:35:42.627823 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2024-05-06 11:35:42.627828 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2024-05-06 11:35:42.627833 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2024-05-06 11:35:42.627837 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2024-05-06 11:35:42.627842 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2024-05-06 11:35:42.627847 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2024-05-06 11:35:42.627851 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2024-05-06 11:35:42.627855 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2024-05-06 11:35:42.627860 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2024-05-06 11:35:42.627865 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2024-05-06 11:35:42.627869 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2024-05-06 11:35:42.627873 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2024-05-06 11:35:42.627878 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2024-05-06 11:35:42.627884 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2024-05-06 11:35:42.627892 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2024-05-06 11:35:42.627896 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2024-05-06 11:35:42.627901 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2024-05-06 11:35:42.627906 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2024-05-06 11:35:42.627888 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/0:1(an_eligibility)
2024-05-06 11:35:42.627912 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2024-05-06 11:35:42.627929 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2024-05-06 11:35:42.627935 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2024-05-06 11:35:42.627942 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/0:1(ready)
2024-05-06 11:35:42.627954 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2024-05-06 11:35:42.627961 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2024-05-06 11:35:42.627960 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/1:1(an_eligibility)
2024-05-06 11:35:42.627967 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2024-05-06 11:35:42.627977 INFO  BF_MC Allocated RDM addresses 0x21c0 - 0x21df
2024-05-06 11:35:42.627977 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/1:1(ready)
2024-05-06 11:35:42.627983 INFO  BF_MC Write L1End node at addr 0x21c0, rid 0, l2 0x6101
2024-05-06 11:35:42.627993 INFO  BF_MC Write L1End node at addr 0x21c1, rid 0, l2 0x6100
2024-05-06 11:35:42.627997 INFO  BF_MC Write L1End node at addr 0x21c2, rid 0, l2 0x60ff
2024-05-06 11:35:42.627994 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/2:1(an_eligibility)
2024-05-06 11:35:42.628004 INFO  BF_MC Write L1End node at addr 0x21c3, rid 0, l2 0x60fe
2024-05-06 11:35:42.628011 INFO  BF_MC Write L1End node at addr 0x21c4, rid 0, l2 0x60fd
2024-05-06 11:35:42.628016 INFO  BF_MC Write L1End node at addr 0x21c5, rid 0, l2 0x60fc
2024-05-06 11:35:42.628012 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/2:1(ready)
2024-05-06 11:35:42.628022 INFO  BF_MC Write L1End node at addr 0x21c6, rid 0, l2 0x60fb
2024-05-06 11:35:42.628029 INFO  BF_MC Write L1End node at addr 0x21c7, rid 0, l2 0x60fa
2024-05-06 11:35:42.628033 INFO  BF_MC Write L1End node at addr 0x21c8, rid 0, l2 0x60f8
2024-05-06 11:35:42.628030 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/3:1(an_eligibility)
2024-05-06 11:35:42.628040 INFO  BF_MC Write L1End node at addr 0x21c9, rid 0, l2 0x60f6
2024-05-06 11:35:42.628046 INFO  BF_MC Write L1End node at addr 0x21ca, rid 0, l2 0x60f4
2024-05-06 11:35:42.628051 INFO  BF_MC Write L1End node at addr 0x21cb, rid 0, l2 0x60f2
2024-05-06 11:35:42.628048 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/3:1(ready)
2024-05-06 11:35:42.628057 INFO  BF_MC Write L1End node at addr 0x21cc, rid 0, l2 0x60f0
2024-05-06 11:35:42.628064 INFO  BF_MC Write L1End node at addr 0x21cd, rid 0, l2 0x60ee
2024-05-06 11:35:42.628070 INFO  BF_MC Write L1End node at addr 0x21ce, rid 0, l2 0x60ec
2024-05-06 11:35:42.628067 DEBUG BF_PLTFM QSFP:  3 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.628079 INFO  BF_MC Write L1End node at addr 0x21cf, rid 0, l2 0x60ea
2024-05-06 11:35:42.628087 INFO  BF_MC Write L1End node at addr 0x21d0, rid 0, l2 0x60e8
2024-05-06 11:35:42.628092 INFO  BF_MC Write L1End node at addr 0x21d1, rid 0, l2 0x60e6
2024-05-06 11:35:42.628097 INFO  BF_MC Write L1End node at addr 0x21d2, rid 0, l2 0x60e4
2024-05-06 11:35:42.628101 INFO  BF_MC Write L1End node at addr 0x21d3, rid 0, l2 0x60e0
2024-05-06 11:35:42.628109 INFO  BF_MC Write L1End node at addr 0x21d4, rid 0, l2 0x60dc
2024-05-06 11:35:42.628113 INFO  BF_MC Write L1End node at addr 0x21d5, rid 0, l2 0x60d8
2024-05-06 11:35:42.628118 INFO  BF_MC Write L1End node at addr 0x21d6, rid 0, l2 0x60d4
2024-05-06 11:35:42.628122 INFO  BF_MC Write L1End node at addr 0x21d7, rid 0, l2 0x60cc
2024-05-06 11:35:42.628127 INFO  BF_MC Write L1End node at addr 0x21d8, rid 0, l2 0x60c4
2024-05-06 11:35:42.628131 INFO  BF_MC Write L1End node at addr 0x21d9, rid 0, l2 0x60bc
2024-05-06 11:35:42.628135 INFO  BF_MC Write L1End node at addr 0x21da, rid 0, l2 0x60a0
2024-05-06 11:35:42.628140 INFO  BF_MC Write L1End node at addr 0x21db, rid 0, l2 0x6087
2024-05-06 11:35:42.628145 INFO  BF_MC Write L1End node at addr 0x21dc, rid 0, l2 0x606e
2024-05-06 11:35:42.628149 INFO  BF_MC Write L1End node at addr 0x21dd, rid 0, l2 0x6055
2024-05-06 11:35:42.628153 INFO  BF_MC Write L1End node at addr 0x21de, rid 0, l2 0x603c
2024-05-06 11:35:42.628159 INFO  BF_MC Write L1End node at addr 0x21df, rid 0, l2 0x6000
2024-05-06 11:35:42.628164 INFO  BF_MC Allocated RDM addresses 0x7000 - 0x7103
2024-05-06 11:35:42.628169 INFO  BF_MC Write LAG node at addr 0x7000 with id 255 and next node 0x7001 0x0000_00000000ff07001c
2024-05-06 11:35:42.628173 INFO  BF_MC Write LAG node at addr 0x7001 with id 255 and next node 0x7002 0x00ff_07002c00ff07001c
2024-05-06 11:35:42.628178 INFO  BF_MC Write LAG node at addr 0x7002 with id 255 and next node 0x7003 0x0000_00000000ff07003c
2024-05-06 11:35:42.628183 INFO  BF_MC Write LAG node at addr 0x7003 with id 255 and next node 0x7004 0x00ff_07004c00ff07003c
2024-05-06 11:35:42.628187 INFO  BF_MC Write LAG node at addr 0x7004 with id 255 and next node 0x7005 0x0000_00000000ff07005c
2024-05-06 11:35:42.628192 INFO  BF_MC Write LAG node at addr 0x7005 with id 255 and next node 0x7006 0x00ff_07006c00ff07005c
2024-05-06 11:35:42.628196 INFO  BF_MC Write LAG node at addr 0x7006 with id 255 and next node 0x7007 0x0000_00000000ff07007c
2024-05-06 11:35:42.628201 INFO  BF_MC Write LAG node at addr 0x7007 with id 255 and next node 0x7008 0x00ff_07008c00ff07007c
2024-05-06 11:35:42.628206 INFO  BF_MC Write LAG node at addr 0x7008 with id 255 and next node 0x7009 0x0000_00000000ff07009c
2024-05-06 11:35:42.628210 INFO  BF_MC Write LAG node at addr 0x7009 with id 255 and next node 0x700a 0x00ff_0700ac00ff07009c
2024-05-06 11:35:42.628228 INFO  BF_MC Write LAG node at addr 0x700a with id 255 and next node 0x700b 0x0000_00000000ff0700bc
2024-05-06 11:35:42.628233 INFO  BF_MC Write LAG node at addr 0x700b with id 255 and next node 0x700c 0x00ff_0700cc00ff0700bc
2024-05-06 11:35:42.628238 INFO  BF_MC Write LAG node at addr 0x700c with id 255 and next node 0x700d 0x0000_00000000ff0700dc
2024-05-06 11:35:42.628242 INFO  BF_MC Write LAG node at addr 0x700d with id 255 and next node 0x700e 0x00ff_0700ec00ff0700dc
2024-05-06 11:35:42.628247 INFO  BF_MC Write LAG node at addr 0x700e with id 255 and next node 0x700f 0x0000_00000000ff0700fc
2024-05-06 11:35:42.628252 INFO  BF_MC Write LAG node at addr 0x700f with id 255 and next node 0x7010 0x00ff_07010c00ff0700fc
2024-05-06 11:35:42.628257 INFO  BF_MC Write LAG node at addr 0x7010 with id 255 and next node 0x7011 0x0000_00000000ff07011c
2024-05-06 11:35:42.628261 INFO  BF_MC Write LAG node at addr 0x7011 with id 255 and next node 0x7012 0x00ff_07012c00ff07011c
2024-05-06 11:35:42.628265 INFO  BF_MC Write LAG node at addr 0x7012 with id 255 and next node 0x7013 0x0000_00000000ff07013c
2024-05-06 11:35:42.628270 INFO  BF_MC Write LAG node at addr 0x7013 with id 255 and next node 0x7014 0x00ff_07014c00ff07013c
2024-05-06 11:35:42.628275 INFO  BF_MC Write LAG node at addr 0x7014 with id 255 and next node 0x7015 0x0000_00000000ff07015c
2024-05-06 11:35:42.628279 INFO  BF_MC Write LAG node at addr 0x7015 with id 255 and next node 0x7016 0x00ff_07016c00ff07015c
2024-05-06 11:35:42.628283 INFO  BF_MC Write LAG node at addr 0x7016 with id 255 and next node 0x7017 0x0000_00000000ff07017c
2024-05-06 11:35:42.628289 INFO  BF_MC Write LAG node at addr 0x7017 with id 255 and next node 0x7018 0x00ff_07018c00ff07017c
2024-05-06 11:35:42.628295 INFO  BF_MC Write LAG node at addr 0x7018 with id 255 and next node 0x7019 0x0000_00000000ff07019c
2024-05-06 11:35:42.628299 INFO  BF_MC Write LAG node at addr 0x7019 with id 255 and next node 0x701a 0x00ff_0701ac00ff07019c
2024-05-06 11:35:42.628304 INFO  BF_MC Write LAG node at addr 0x701a with id 255 and next node 0x701b 0x0000_00000000ff0701bc
2024-05-06 11:35:42.628309 INFO  BF_MC Write LAG node at addr 0x701b with id 255 and next node 0x701c 0x00ff_0701cc00ff0701bc
2024-05-06 11:35:42.628313 INFO  BF_MC Write LAG node at addr 0x701c with id 255 and next node 0x701d 0x0000_00000000ff0701dc
2024-05-06 11:35:42.628318 INFO  BF_MC Write LAG node at addr 0x701d with id 255 and next node 0x701e 0x00ff_0701ec00ff0701dc
2024-05-06 11:35:42.628323 INFO  BF_MC Write LAG node at addr 0x701e with id 255 and next node 0x701f 0x0000_00000000ff0701fc
2024-05-06 11:35:42.628328 INFO  BF_MC Write LAG node at addr 0x701f with id 255 and next node 0x7020 0x00ff_07020c00ff0701fc
2024-05-06 11:35:42.628332 INFO  BF_MC Write LAG node at addr 0x7020 with id 255 and next node 0x7021 0x0000_00000000ff07021c
2024-05-06 11:35:42.628337 INFO  BF_MC Write LAG node at addr 0x7021 with id 255 and next node 0x7022 0x00ff_07022c00ff07021c
2024-05-06 11:35:42.628341 INFO  BF_MC Write LAG node at addr 0x7022 with id 255 and next node 0x7023 0x0000_00000000ff07023c
2024-05-06 11:35:42.628346 INFO  BF_MC Write LAG node at addr 0x7023 with id 255 and next node 0x7024 0x00ff_07024c00ff07023c
2024-05-06 11:35:42.628350 INFO  BF_MC Write LAG node at addr 0x7024 with id 255 and next node 0x7025 0x0000_00000000ff07025c
2024-05-06 11:35:42.628355 INFO  BF_MC Write LAG node at addr 0x7025 with id 255 and next node 0x7026 0x00ff_07026c00ff07025c
2024-05-06 11:35:42.628359 INFO  BF_MC Write LAG node at addr 0x7026 with id 255 and next node 0x7027 0x0000_00000000ff07027c
2024-05-06 11:35:42.628364 INFO  BF_MC Write LAG node at addr 0x7027 with id 255 and next node 0x7028 0x00ff_07028c00ff07027c
2024-05-06 11:35:42.628368 INFO  BF_MC Write LAG node at addr 0x7028 with id 255 and next node 0x7029 0x0000_00000000ff07029c
2024-05-06 11:35:42.628373 INFO  BF_MC Write LAG node at addr 0x7029 with id 255 and next node 0x702a 0x00ff_0702ac00ff07029c
2024-05-06 11:35:42.628377 INFO  BF_MC Write LAG node at addr 0x702a with id 255 and next node 0x702b 0x0000_00000000ff0702bc
2024-05-06 11:35:42.628386 INFO  BF_MC Write LAG node at addr 0x702b with id 255 and next node 0x702c 0x00ff_0702cc00ff0702bc
2024-05-06 11:35:42.628390 INFO  BF_MC Write LAG node at addr 0x702c with id 255 and next node 0x702d 0x0000_00000000ff0702dc
2024-05-06 11:35:42.628395 INFO  BF_MC Write LAG node at addr 0x702d with id 255 and next node 0x702e 0x00ff_0702ec00ff0702dc
2024-05-06 11:35:42.628400 INFO  BF_MC Write LAG node at addr 0x702e with id 255 and next node 0x702f 0x0000_00000000ff0702fc
2024-05-06 11:35:42.628405 INFO  BF_MC Write LAG node at addr 0x702f with id 255 and next node 0x7030 0x00ff_07030c00ff0702fc
2024-05-06 11:35:42.628409 INFO  BF_MC Write LAG node at addr 0x7030 with id 255 and next node 0x7031 0x0000_00000000ff07031c
2024-05-06 11:35:42.628414 INFO  BF_MC Write LAG node at addr 0x7031 with id 255 and next node 0x7032 0x00ff_07032c00ff07031c
2024-05-06 11:35:42.628418 INFO  BF_MC Write LAG node at addr 0x7032 with id 255 and next node 0x7033 0x0000_00000000ff07033c
2024-05-06 11:35:42.628423 INFO  BF_MC Write LAG node at addr 0x7033 with id 255 and next node 0x7034 0x00ff_07034c00ff07033c
2024-05-06 11:35:42.628429 INFO  BF_MC Write LAG node at addr 0x7034 with id 255 and next node 0x7035 0x0000_00000000ff07035c
2024-05-06 11:35:42.628436 INFO  BF_MC Write LAG node at addr 0x7035 with id 255 and next node 0x7036 0x00ff_07036c00ff07035c
2024-05-06 11:35:42.628441 INFO  BF_MC Write LAG node at addr 0x7036 with id 255 and next node 0x7037 0x0000_00000000ff07037c
2024-05-06 11:35:42.628446 INFO  BF_MC Write LAG node at addr 0x7037 with id 255 and next node 0x7038 0x00ff_07038c00ff07037c
2024-05-06 11:35:42.628453 INFO  BF_MC Write LAG node at addr 0x7038 with id 255 and next node 0x7039 0x0000_00000000ff07039c
2024-05-06 11:35:42.628457 INFO  BF_MC Write LAG node at addr 0x7039 with id 255 and next node 0x703a 0x00ff_0703ac00ff07039c
2024-05-06 11:35:42.628462 INFO  BF_MC Write LAG node at addr 0x703a with id 255 and next node 0x703b 0x0000_00000000ff0703bc
2024-05-06 11:35:42.628467 INFO  BF_MC Write LAG node at addr 0x703b with id 255 and next node 0x703c 0x00ff_0703cc00ff0703bc
2024-05-06 11:35:42.628471 INFO  BF_MC Write LAG node at addr 0x703c with id 255 and next node 0x703d 0x0000_00000000ff0703dc
2024-05-06 11:35:42.628476 INFO  BF_MC Write LAG node at addr 0x703d with id 255 and next node 0x703e 0x00ff_0703ec00ff0703dc
2024-05-06 11:35:42.628481 INFO  BF_MC Write LAG node at addr 0x703e with id 255 and next node 0x703f 0x0000_00000000ff0703fc
2024-05-06 11:35:42.628500 INFO  BF_MC Write LAG node at addr 0x703f with id 255 and next node 0x7040 0x00ff_07040c00ff0703fc
2024-05-06 11:35:42.628505 INFO  BF_MC Write LAG node at addr 0x7040 with id 255 and next node 0x7041 0x0000_00000000ff07041c
2024-05-06 11:35:42.628509 INFO  BF_MC Write LAG node at addr 0x7041 with id 255 and next node 0x7042 0x00ff_07042c00ff07041c
2024-05-06 11:35:42.628513 INFO  BF_MC Write LAG node at addr 0x7042 with id 255 and next node 0x7043 0x0000_00000000ff07043c
2024-05-06 11:35:42.628518 INFO  BF_MC Write LAG node at addr 0x7043 with id 255 and next node 0x7044 0x00ff_07044c00ff07043c
2024-05-06 11:35:42.628523 INFO  BF_MC Write LAG node at addr 0x7044 with id 255 and next node 0x7045 0x0000_00000000ff07045c
2024-05-06 11:35:42.628527 INFO  BF_MC Write LAG node at addr 0x7045 with id 255 and next node 0x7046 0x00ff_07046c00ff07045c
2024-05-06 11:35:42.628531 INFO  BF_MC Write LAG node at addr 0x7046 with id 255 and next node 0x7047 0x0000_00000000ff07047c
2024-05-06 11:35:42.628537 INFO  BF_MC Write LAG node at addr 0x7047 with id 255 and next node 0x7048 0x00ff_07048c00ff07047c
2024-05-06 11:35:42.628541 INFO  BF_MC Write LAG node at addr 0x7048 with id 255 and next node 0x7049 0x0000_00000000ff07049c
2024-05-06 11:35:42.628546 INFO  BF_MC Write LAG node at addr 0x7049 with id 255 and next node 0x704a 0x00ff_0704ac00ff07049c
2024-05-06 11:35:42.628550 INFO  BF_MC Write LAG node at addr 0x704a with id 255 and next node 0x704b 0x0000_00000000ff0704bc
2024-05-06 11:35:42.628555 INFO  BF_MC Write LAG node at addr 0x704b with id 255 and next node 0x704c 0x00ff_0704cc00ff0704bc
2024-05-06 11:35:42.628559 INFO  BF_MC Write LAG node at addr 0x704c with id 255 and next node 0x704d 0x0000_00000000ff0704dc
2024-05-06 11:35:42.628564 INFO  BF_MC Write LAG node at addr 0x704d with id 255 and next node 0x704e 0x00ff_0704ec00ff0704dc
2024-05-06 11:35:42.628568 INFO  BF_MC Write LAG node at addr 0x704e with id 255 and next node 0x704f 0x0000_00000000ff0704fc
2024-05-06 11:35:42.628573 INFO  BF_MC Write LAG node at addr 0x704f with id 255 and next node 0x7050 0x00ff_07050c00ff0704fc
2024-05-06 11:35:42.628578 INFO  BF_MC Write LAG node at addr 0x7050 with id 255 and next node 0x7051 0x0000_00000000ff07051c
2024-05-06 11:35:42.628582 INFO  BF_MC Write LAG node at addr 0x7051 with id 255 and next node 0x7052 0x00ff_07052c00ff07051c
2024-05-06 11:35:42.628587 INFO  BF_MC Write LAG node at addr 0x7052 with id 255 and next node 0x7053 0x0000_00000000ff07053c
2024-05-06 11:35:42.628592 INFO  BF_MC Write LAG node at addr 0x7053 with id 255 and next node 0x7054 0x00ff_07054c00ff07053c
2024-05-06 11:35:42.628596 INFO  BF_MC Write LAG node at addr 0x7054 with id 255 and next node 0x7055 0x0000_00000000ff07055c
2024-05-06 11:35:42.628600 INFO  BF_MC Write LAG node at addr 0x7055 with id 255 and next node 0x7056 0x00ff_07056c00ff07055c
2024-05-06 11:35:42.628605 INFO  BF_MC Write LAG node at addr 0x7056 with id 255 and next node 0x7057 0x0000_00000000ff07057c
2024-05-06 11:35:42.628610 INFO  BF_MC Write LAG node at addr 0x7057 with id 255 and next node 0x7058 0x00ff_07058c00ff07057c
2024-05-06 11:35:42.628614 INFO  BF_MC Write LAG node at addr 0x7058 with id 255 and next node 0x7059 0x0000_00000000ff07059c
2024-05-06 11:35:42.628622 INFO  BF_MC Write LAG node at addr 0x7059 with id 255 and next node 0x705a 0x00ff_0705ac00ff07059c
2024-05-06 11:35:42.628626 INFO  BF_MC Write LAG node at addr 0x705a with id 255 and next node 0x705b 0x0000_00000000ff0705bc
2024-05-06 11:35:42.628631 INFO  BF_MC Write LAG node at addr 0x705b with id 255 and next node 0x705c 0x00ff_0705cc00ff0705bc
2024-05-06 11:35:42.628636 INFO  BF_MC Write LAG node at addr 0x705c with id 255 and next node 0x705d 0x0000_00000000ff0705dc
2024-05-06 11:35:42.628640 INFO  BF_MC Write LAG node at addr 0x705d with id 255 and next node 0x705e 0x00ff_0705ec00ff0705dc
2024-05-06 11:35:42.628646 INFO  BF_MC Write LAG node at addr 0x705e with id 255 and next node 0x705f 0x0000_00000000ff0705fc
2024-05-06 11:35:42.628651 INFO  BF_MC Write LAG node at addr 0x705f with id 255 and next node 0x7060 0x00ff_07060c00ff0705fc
2024-05-06 11:35:42.628655 INFO  BF_MC Write LAG node at addr 0x7060 with id 255 and next node 0x7061 0x0000_00000000ff07061c
2024-05-06 11:35:42.628660 INFO  BF_MC Write LAG node at addr 0x7061 with id 255 and next node 0x7062 0x00ff_07062c00ff07061c
2024-05-06 11:35:42.628664 INFO  BF_MC Write LAG node at addr 0x7062 with id 255 and next node 0x7063 0x0000_00000000ff07063c
2024-05-06 11:35:42.628669 INFO  BF_MC Write LAG node at addr 0x7063 with id 255 and next node 0x7064 0x00ff_07064c00ff07063c
2024-05-06 11:35:42.628673 INFO  BF_MC Write LAG node at addr 0x7064 with id 255 and next node 0x7065 0x0000_00000000ff07065c
2024-05-06 11:35:42.628678 INFO  BF_MC Write LAG node at addr 0x7065 with id 255 and next node 0x7066 0x00ff_07066c00ff07065c
2024-05-06 11:35:42.628682 INFO  BF_MC Write LAG node at addr 0x7066 with id 255 and next node 0x7067 0x0000_00000000ff07067c
2024-05-06 11:35:42.628688 INFO  BF_MC Write LAG node at addr 0x7067 with id 255 and next node 0x7068 0x00ff_07068c00ff07067c
2024-05-06 11:35:42.628692 INFO  BF_MC Write LAG node at addr 0x7068 with id 255 and next node 0x7069 0x0000_00000000ff07069c
2024-05-06 11:35:42.628696 INFO  BF_MC Write LAG node at addr 0x7069 with id 255 and next node 0x706a 0x00ff_0706ac00ff07069c
2024-05-06 11:35:42.628701 INFO  BF_MC Write LAG node at addr 0x706a with id 255 and next node 0x706b 0x0000_00000000ff0706bc
2024-05-06 11:35:42.628706 INFO  BF_MC Write LAG node at addr 0x706b with id 255 and next node 0x706c 0x00ff_0706cc00ff0706bc
2024-05-06 11:35:42.628710 INFO  BF_MC Write LAG node at addr 0x706c with id 255 and next node 0x706d 0x0000_00000000ff0706dc
2024-05-06 11:35:42.632666 INFO  BF_MC Write LAG node at addr 0x706d with id 255 and next node 0x706e 0x00ff_0706ec00ff0706dc
2024-05-06 11:35:42.632699 INFO  BF_MC Write LAG node at addr 0x706e with id 255 and next node 0x706f 0x0000_00000000ff0706fc
2024-05-06 11:35:42.632754 INFO  BF_MC Write LAG node at addr 0x706f with id 255 and next node 0x7070 0x00ff_07070c00ff0706fc
2024-05-06 11:35:42.632759 INFO  BF_MC Write LAG node at addr 0x7070 with id 255 and next node 0x7071 0x0000_00000000ff07071c
2024-05-06 11:35:42.632764 INFO  BF_MC Write LAG node at addr 0x7071 with id 255 and next node 0x7072 0x00ff_07072c00ff07071c
2024-05-06 11:35:42.632769 INFO  BF_MC Write LAG node at addr 0x7072 with id 255 and next node 0x7073 0x0000_00000000ff07073c
2024-05-06 11:35:42.632774 INFO  BF_MC Write LAG node at addr 0x7073 with id 255 and next node 0x7074 0x00ff_07074c00ff07073c
2024-05-06 11:35:42.632779 INFO  BF_MC Write LAG node at addr 0x7074 with id 255 and next node 0x7075 0x0000_00000000ff07075c
2024-05-06 11:35:42.632783 INFO  BF_MC Write LAG node at addr 0x7075 with id 255 and next node 0x7076 0x00ff_07076c00ff07075c
2024-05-06 11:35:42.632788 INFO  BF_MC Write LAG node at addr 0x7076 with id 255 and next node 0x7077 0x0000_00000000ff07077c
2024-05-06 11:35:42.632793 INFO  BF_MC Write LAG node at addr 0x7077 with id 255 and next node 0x7078 0x00ff_07078c00ff07077c
2024-05-06 11:35:42.632798 INFO  BF_MC Write LAG node at addr 0x7078 with id 255 and next node 0x7079 0x0000_00000000ff07079c
2024-05-06 11:35:42.632806 INFO  BF_MC Write LAG node at addr 0x7079 with id 255 and next node 0x707a 0x00ff_0707ac00ff07079c
2024-05-06 11:35:42.632810 INFO  BF_MC Write LAG node at addr 0x707a with id 255 and next node 0x707b 0x0000_00000000ff0707bc
2024-05-06 11:35:42.632815 INFO  BF_MC Write LAG node at addr 0x707b with id 255 and next node 0x707c 0x00ff_0707cc00ff0707bc
2024-05-06 11:35:42.632820 INFO  BF_MC Write LAG node at addr 0x707c with id 255 and next node 0x707d 0x0000_00000000ff0707dc
2024-05-06 11:35:42.632824 INFO  BF_MC Write LAG node at addr 0x707d with id 255 and next node 0x707e 0x00ff_0707ec00ff0707dc
2024-05-06 11:35:42.632829 INFO  BF_MC Write LAG node at addr 0x707e with id 255 and next node 0x707f 0x0000_00000000ff0707fc
2024-05-06 11:35:42.632834 INFO  BF_MC Write LAG node at addr 0x707f with id 255 and next node 0x7080 0x00ff_07080c00ff0707fc
2024-05-06 11:35:42.632838 INFO  BF_MC Write LAG node at addr 0x7080 with id 255 and next node 0x7081 0x0000_00000000ff07081c
2024-05-06 11:35:42.632843 INFO  BF_MC Write LAG node at addr 0x7081 with id 255 and next node 0x7082 0x00ff_07082c00ff07081c
2024-05-06 11:35:42.632847 INFO  BF_MC Write LAG node at addr 0x7082 with id 255 and next node 0x7083 0x0000_00000000ff07083c
2024-05-06 11:35:42.632852 INFO  BF_MC Write LAG node at addr 0x7083 with id 255 and next node 0x7084 0x00ff_07084c00ff07083c
2024-05-06 11:35:42.632857 INFO  BF_MC Write LAG node at addr 0x7084 with id 255 and next node 0x7085 0x0000_00000000ff07085c
2024-05-06 11:35:42.632862 INFO  BF_MC Write LAG node at addr 0x7085 with id 255 and next node 0x7086 0x00ff_07086c00ff07085c
2024-05-06 11:35:42.632866 INFO  BF_MC Write LAG node at addr 0x7086 with id 255 and next node 0x7087 0x0000_00000000ff07087c
2024-05-06 11:35:42.632872 INFO  BF_MC Write LAG node at addr 0x7087 with id 255 and next node 0x7088 0x00ff_07088c00ff07087c
2024-05-06 11:35:42.632876 INFO  BF_MC Write LAG node at addr 0x7088 with id 255 and next node 0x7089 0x0000_00000000ff07089c
2024-05-06 11:35:42.632881 INFO  BF_MC Write LAG node at addr 0x7089 with id 255 and next node 0x708a 0x00ff_0708ac00ff07089c
2024-05-06 11:35:42.632885 INFO  BF_MC Write LAG node at addr 0x708a with id 255 and next node 0x708b 0x0000_00000000ff0708bc
2024-05-06 11:35:42.632890 INFO  BF_MC Write LAG node at addr 0x708b with id 255 and next node 0x708c 0x00ff_0708cc00ff0708bc
2024-05-06 11:35:42.632895 INFO  BF_MC Write LAG node at addr 0x708c with id 255 and next node 0x708d 0x0000_00000000ff0708dc
2024-05-06 11:35:42.632899 INFO  BF_MC Write LAG node at addr 0x708d with id 255 and next node 0x708e 0x00ff_0708ec00ff0708dc
2024-05-06 11:35:42.632903 INFO  BF_MC Write LAG node at addr 0x708e with id 255 and next node 0x708f 0x0000_00000000ff0708fc
2024-05-06 11:35:42.632908 INFO  BF_MC Write LAG node at addr 0x708f with id 255 and next node 0x7090 0x00ff_07090c00ff0708fc
2024-05-06 11:35:42.632913 INFO  BF_MC Write LAG node at addr 0x7090 with id 255 and next node 0x7091 0x0000_00000000ff07091c
2024-05-06 11:35:42.632917 INFO  BF_MC Write LAG node at addr 0x7091 with id 255 and next node 0x7092 0x00ff_07092c00ff07091c
2024-05-06 11:35:42.632922 INFO  BF_MC Write LAG node at addr 0x7092 with id 255 and next node 0x7093 0x0000_00000000ff07093c
2024-05-06 11:35:42.632927 INFO  BF_MC Write LAG node at addr 0x7093 with id 255 and next node 0x7094 0x00ff_07094c00ff07093c
2024-05-06 11:35:42.632931 INFO  BF_MC Write LAG node at addr 0x7094 with id 255 and next node 0x7095 0x0000_00000000ff07095c
2024-05-06 11:35:42.632935 INFO  BF_MC Write LAG node at addr 0x7095 with id 255 and next node 0x7096 0x00ff_07096c00ff07095c
2024-05-06 11:35:42.632940 INFO  BF_MC Write LAG node at addr 0x7096 with id 255 and next node 0x7097 0x0000_00000000ff07097c
2024-05-06 11:35:42.632945 INFO  BF_MC Write LAG node at addr 0x7097 with id 255 and next node 0x7098 0x00ff_07098c00ff07097c
2024-05-06 11:35:42.632949 INFO  BF_MC Write LAG node at addr 0x7098 with id 255 and next node 0x7099 0x0000_00000000ff07099c
2024-05-06 11:35:42.632954 INFO  BF_MC Write LAG node at addr 0x7099 with id 255 and next node 0x709a 0x00ff_0709ac00ff07099c
2024-05-06 11:35:42.632960 INFO  BF_MC Write LAG node at addr 0x709a with id 255 and next node 0x709b 0x0000_00000000ff0709bc
2024-05-06 11:35:42.632966 INFO  BF_MC Write LAG node at addr 0x709b with id 255 and next node 0x709c 0x00ff_0709cc00ff0709bc
2024-05-06 11:35:42.632970 INFO  BF_MC Write LAG node at addr 0x709c with id 255 and next node 0x709d 0x0000_00000000ff0709dc
2024-05-06 11:35:42.632974 INFO  BF_MC Write LAG node at addr 0x709d with id 255 and next node 0x709e 0x00ff_0709ec00ff0709dc
2024-05-06 11:35:42.632979 INFO  BF_MC Write LAG node at addr 0x709e with id 255 and next node 0x709f 0x0000_00000000ff0709fc
2024-05-06 11:35:42.632984 INFO  BF_MC Write LAG node at addr 0x709f with id 255 and next node 0x70a0 0x00ff_070a0c00ff0709fc
2024-05-06 11:35:42.632989 INFO  BF_MC Write LAG node at addr 0x70a0 with id 255 and next node 0x70a1 0x0000_00000000ff070a1c
2024-05-06 11:35:42.632993 INFO  BF_MC Write LAG node at addr 0x70a1 with id 255 and next node 0x70a2 0x00ff_070a2c00ff070a1c
2024-05-06 11:35:42.632998 INFO  BF_MC Write LAG node at addr 0x70a2 with id 255 and next node 0x70a3 0x0000_00000000ff070a3c
2024-05-06 11:35:42.633003 INFO  BF_MC Write LAG node at addr 0x70a3 with id 255 and next node 0x70a4 0x00ff_070a4c00ff070a3c
2024-05-06 11:35:42.633007 INFO  BF_MC Write LAG node at addr 0x70a4 with id 255 and next node 0x70a5 0x0000_00000000ff070a5c
2024-05-06 11:35:42.633012 INFO  BF_MC Write LAG node at addr 0x70a5 with id 255 and next node 0x70a6 0x00ff_070a6c00ff070a5c
2024-05-06 11:35:42.633031 INFO  BF_MC Write LAG node at addr 0x70a6 with id 255 and next node 0x70a7 0x0000_00000000ff070a7c
2024-05-06 11:35:42.633036 INFO  BF_MC Write LAG node at addr 0x70a7 with id 255 and next node 0x70a8 0x00ff_070a8c00ff070a7c
2024-05-06 11:35:42.633040 INFO  BF_MC Write LAG node at addr 0x70a8 with id 255 and next node 0x70a9 0x0000_00000000ff070a9c
2024-05-06 11:35:42.633045 INFO  BF_MC Write LAG node at addr 0x70a9 with id 255 and next node 0x70aa 0x00ff_070aac00ff070a9c
2024-05-06 11:35:42.633049 INFO  BF_MC Write LAG node at addr 0x70aa with id 255 and next node 0x70ab 0x0000_00000000ff070abc
2024-05-06 11:35:42.633054 INFO  BF_MC Write LAG node at addr 0x70ab with id 255 and next node 0x70ac 0x00ff_070acc00ff070abc
2024-05-06 11:35:42.633058 INFO  BF_MC Write LAG node at addr 0x70ac with id 255 and next node 0x70ad 0x0000_00000000ff070adc
2024-05-06 11:35:42.633063 INFO  BF_MC Write LAG node at addr 0x70ad with id 255 and next node 0x70ae 0x00ff_070aec00ff070adc
2024-05-06 11:35:42.633067 INFO  BF_MC Write LAG node at addr 0x70ae with id 255 and next node 0x70af 0x0000_00000000ff070afc
2024-05-06 11:35:42.633072 INFO  BF_MC Write LAG node at addr 0x70af with id 255 and next node 0x70b0 0x00ff_070b0c00ff070afc
2024-05-06 11:35:42.633077 INFO  BF_MC Write LAG node at addr 0x70b0 with id 255 and next node 0x70b1 0x0000_00000000ff070b1c
2024-05-06 11:35:42.633081 INFO  BF_MC Write LAG node at addr 0x70b1 with id 255 and next node 0x70b2 0x00ff_070b2c00ff070b1c
2024-05-06 11:35:42.633086 INFO  BF_MC Write LAG node at addr 0x70b2 with id 255 and next node 0x70b3 0x0000_00000000ff070b3c
2024-05-06 11:35:42.633094 INFO  BF_MC Write LAG node at addr 0x70b3 with id 255 and next node 0x70b4 0x00ff_070b4c00ff070b3c
2024-05-06 11:35:42.633099 INFO  BF_MC Write LAG node at addr 0x70b4 with id 255 and next node 0x70b5 0x0000_00000000ff070b5c
2024-05-06 11:35:42.633103 INFO  BF_MC Write LAG node at addr 0x70b5 with id 255 and next node 0x70b6 0x00ff_070b6c00ff070b5c
2024-05-06 11:35:42.633108 INFO  BF_MC Write LAG node at addr 0x70b6 with id 255 and next node 0x70b7 0x0000_00000000ff070b7c
2024-05-06 11:35:42.633113 INFO  BF_MC Write LAG node at addr 0x70b7 with id 255 and next node 0x70b8 0x00ff_070b8c00ff070b7c
2024-05-06 11:35:42.633117 INFO  BF_MC Write LAG node at addr 0x70b8 with id 255 and next node 0x70b9 0x0000_00000000ff070b9c
2024-05-06 11:35:42.633122 INFO  BF_MC Write LAG node at addr 0x70b9 with id 255 and next node 0x70ba 0x00ff_070bac00ff070b9c
2024-05-06 11:35:42.633128 INFO  BF_MC Write LAG node at addr 0x70ba with id 255 and next node 0x70bb 0x0000_00000000ff070bbc
2024-05-06 11:35:42.633133 INFO  BF_MC Write LAG node at addr 0x70bb with id 255 and next node 0x70bc 0x00ff_070bcc00ff070bbc
2024-05-06 11:35:42.633138 INFO  BF_MC Write LAG node at addr 0x70bc with id 255 and next node 0x70bd 0x0000_00000000ff070bdc
2024-05-06 11:35:42.633142 INFO  BF_MC Write LAG node at addr 0x70bd with id 255 and next node 0x70be 0x00ff_070bec00ff070bdc
2024-05-06 11:35:42.633147 INFO  BF_MC Write LAG node at addr 0x70be with id 255 and next node 0x70bf 0x0000_00000000ff070bfc
2024-05-06 11:35:42.633152 INFO  BF_MC Write LAG node at addr 0x70bf with id 255 and next node 0x70c0 0x00ff_070c0c00ff070bfc
2024-05-06 11:35:42.633156 INFO  BF_MC Write LAG node at addr 0x70c0 with id 255 and next node 0x70c1 0x0000_00000000ff070c1c
2024-05-06 11:35:42.633161 INFO  BF_MC Write LAG node at addr 0x70c1 with id 255 and next node 0x70c2 0x00ff_070c2c00ff070c1c
2024-05-06 11:35:42.633165 INFO  BF_MC Write LAG node at addr 0x70c2 with id 255 and next node 0x70c3 0x0000_00000000ff070c3c
2024-05-06 11:35:42.633170 INFO  BF_MC Write LAG node at addr 0x70c3 with id 255 and next node 0x70c4 0x00ff_070c4c00ff070c3c
2024-05-06 11:35:42.633174 INFO  BF_MC Write LAG node at addr 0x70c4 with id 255 and next node 0x70c5 0x0000_00000000ff070c5c
2024-05-06 11:35:42.633179 INFO  BF_MC Write LAG node at addr 0x70c5 with id 255 and next node 0x70c6 0x00ff_070c6c00ff070c5c
2024-05-06 11:35:42.633183 INFO  BF_MC Write LAG node at addr 0x70c6 with id 255 and next node 0x70c7 0x0000_00000000ff070c7c
2024-05-06 11:35:42.633188 INFO  BF_MC Write LAG node at addr 0x70c7 with id 255 and next node 0x70c8 0x00ff_070c8c00ff070c7c
2024-05-06 11:35:42.633193 INFO  BF_MC Write LAG node at addr 0x70c8 with id 255 and next node 0x70c9 0x0000_00000000ff070c9c
2024-05-06 11:35:42.633197 INFO  BF_MC Write LAG node at addr 0x70c9 with id 255 and next node 0x70ca 0x00ff_070cac00ff070c9c
2024-05-06 11:35:42.633201 INFO  BF_MC Write LAG node at addr 0x70ca with id 255 and next node 0x70cb 0x0000_00000000ff070cbc
2024-05-06 11:35:42.633206 INFO  BF_MC Write LAG node at addr 0x70cb with id 255 and next node 0x70cc 0x00ff_070ccc00ff070cbc
2024-05-06 11:35:42.633211 INFO  BF_MC Write LAG node at addr 0x70cc with id 255 and next node 0x70cd 0x0000_00000000ff070cdc
2024-05-06 11:35:42.633215 INFO  BF_MC Write LAG node at addr 0x70cd with id 255 and next node 0x70ce 0x00ff_070cec00ff070cdc
2024-05-06 11:35:42.633219 INFO  BF_MC Write LAG node at addr 0x70ce with id 255 and next node 0x70cf 0x0000_00000000ff070cfc
2024-05-06 11:35:42.633225 INFO  BF_MC Write LAG node at addr 0x70cf with id 255 and next node 0x70d0 0x00ff_070d0c00ff070cfc
2024-05-06 11:35:42.633229 INFO  BF_MC Write LAG node at addr 0x70d0 with id 255 and next node 0x70d1 0x0000_00000000ff070d1c
2024-05-06 11:35:42.633233 INFO  BF_MC Write LAG node at addr 0x70d1 with id 255 and next node 0x70d2 0x00ff_070d2c00ff070d1c
2024-05-06 11:35:42.633238 INFO  BF_MC Write LAG node at addr 0x70d2 with id 255 and next node 0x70d3 0x0000_00000000ff070d3c
2024-05-06 11:35:42.633243 INFO  BF_MC Write LAG node at addr 0x70d3 with id 255 and next node 0x70d4 0x00ff_070d4c00ff070d3c
2024-05-06 11:35:42.633247 INFO  BF_MC Write LAG node at addr 0x70d4 with id 255 and next node 0x70d5 0x0000_00000000ff070d5c
2024-05-06 11:35:42.633252 INFO  BF_MC Write LAG node at addr 0x70d5 with id 255 and next node 0x70d6 0x00ff_070d6c00ff070d5c
2024-05-06 11:35:42.633256 INFO  BF_MC Write LAG node at addr 0x70d6 with id 255 and next node 0x70d7 0x0000_00000000ff070d7c
2024-05-06 11:35:42.633261 INFO  BF_MC Write LAG node at addr 0x70d7 with id 255 and next node 0x70d8 0x00ff_070d8c00ff070d7c
2024-05-06 11:35:42.633265 INFO  BF_MC Write LAG node at addr 0x70d8 with id 255 and next node 0x70d9 0x0000_00000000ff070d9c
2024-05-06 11:35:42.633270 INFO  BF_MC Write LAG node at addr 0x70d9 with id 255 and next node 0x70da 0x00ff_070dac00ff070d9c
2024-05-06 11:35:42.633274 INFO  BF_MC Write LAG node at addr 0x70da with id 255 and next node 0x70db 0x0000_00000000ff070dbc
2024-05-06 11:35:42.633281 INFO  BF_MC Write LAG node at addr 0x70db with id 255 and next node 0x70dc 0x00ff_070dcc00ff070dbc
2024-05-06 11:35:42.633300 INFO  BF_MC Write LAG node at addr 0x70dc with id 255 and next node 0x70dd 0x0000_00000000ff070ddc
2024-05-06 11:35:42.633305 INFO  BF_MC Write LAG node at addr 0x70dd with id 255 and next node 0x70de 0x00ff_070dec00ff070ddc
2024-05-06 11:35:42.633310 INFO  BF_MC Write LAG node at addr 0x70de with id 255 and next node 0x70df 0x0000_00000000ff070dfc
2024-05-06 11:35:42.633315 INFO  BF_MC Write LAG node at addr 0x70df with id 255 and next node 0x70e0 0x00ff_070e0c00ff070dfc
2024-05-06 11:35:42.633319 INFO  BF_MC Write LAG node at addr 0x70e0 with id 255 and next node 0x70e1 0x0000_00000000ff070e1c
2024-05-06 11:35:42.633324 INFO  BF_MC Write LAG node at addr 0x70e1 with id 255 and next node 0x70e2 0x00ff_070e2c00ff070e1c
2024-05-06 11:35:42.633328 INFO  BF_MC Write LAG node at addr 0x70e2 with id 255 and next node 0x70e3 0x0000_00000000ff070e3c
2024-05-06 11:35:42.633333 INFO  BF_MC Write LAG node at addr 0x70e3 with id 255 and next node 0x70e4 0x00ff_070e4c00ff070e3c
2024-05-06 11:35:42.633338 INFO  BF_MC Write LAG node at addr 0x70e4 with id 255 and next node 0x70e5 0x0000_00000000ff070e5c
2024-05-06 11:35:42.633342 INFO  BF_MC Write LAG node at addr 0x70e5 with id 255 and next node 0x70e6 0x00ff_070e6c00ff070e5c
2024-05-06 11:35:42.633347 INFO  BF_MC Write LAG node at addr 0x70e6 with id 255 and next node 0x70e7 0x0000_00000000ff070e7c
2024-05-06 11:35:42.633352 INFO  BF_MC Write LAG node at addr 0x70e7 with id 255 and next node 0x70e8 0x00ff_070e8c00ff070e7c
2024-05-06 11:35:42.633356 INFO  BF_MC Write LAG node at addr 0x70e8 with id 255 and next node 0x70e9 0x0000_00000000ff070e9c
2024-05-06 11:35:42.633360 INFO  BF_MC Write LAG node at addr 0x70e9 with id 255 and next node 0x70ea 0x00ff_070eac00ff070e9c
2024-05-06 11:35:42.633365 INFO  BF_MC Write LAG node at addr 0x70ea with id 255 and next node 0x70eb 0x0000_00000000ff070ebc
2024-05-06 11:35:42.633370 INFO  BF_MC Write LAG node at addr 0x70eb with id 255 and next node 0x70ec 0x00ff_070ecc00ff070ebc
2024-05-06 11:35:42.633374 INFO  BF_MC Write LAG node at addr 0x70ec with id 255 and next node 0x70ed 0x0000_00000000ff070edc
2024-05-06 11:35:42.633386 INFO  BF_MC Write LAG node at addr 0x70ed with id 255 and next node 0x70ee 0x00ff_070eec00ff070edc
2024-05-06 11:35:42.633394 INFO  BF_MC Write LAG node at addr 0x70ee with id 255 and next node 0x70ef 0x0000_00000000ff070efc
2024-05-06 11:35:42.633402 INFO  BF_MC Write LAG node at addr 0x70ef with id 255 and next node 0x70f0 0x00ff_070f0c00ff070efc
2024-05-06 11:35:42.633407 INFO  BF_MC Write LAG node at addr 0x70f0 with id 255 and next node 0x70f1 0x0000_00000000ff070f1c
2024-05-06 11:35:42.633411 INFO  BF_MC Write LAG node at addr 0x70f1 with id 255 and next node 0x70f2 0x00ff_070f2c00ff070f1c
2024-05-06 11:35:42.633416 INFO  BF_MC Write LAG node at addr 0x70f2 with id 255 and next node 0x70f3 0x0000_00000000ff070f3c
2024-05-06 11:35:42.633421 INFO  BF_MC Write LAG node at addr 0x70f3 with id 255 and next node 0x70f4 0x00ff_070f4c00ff070f3c
2024-05-06 11:35:42.633425 INFO  BF_MC Write LAG node at addr 0x70f4 with id 255 and next node 0x70f5 0x0000_00000000ff070f5c
2024-05-06 11:35:42.633430 INFO  BF_MC Write LAG node at addr 0x70f5 with id 255 and next node 0x70f6 0x00ff_070f6c00ff070f5c
2024-05-06 11:35:42.633435 INFO  BF_MC Write LAG node at addr 0x70f6 with id 255 and next node 0x70f7 0x0000_00000000ff070f7c
2024-05-06 11:35:42.633440 INFO  BF_MC Write LAG node at addr 0x70f7 with id 255 and next node 0x70f8 0x00ff_070f8c00ff070f7c
2024-05-06 11:35:42.633446 INFO  BF_MC Write LAG node at addr 0x70f8 with id 255 and next node 0x70f9 0x0000_00000000ff070f9c
2024-05-06 11:35:42.633453 INFO  BF_MC Write LAG node at addr 0x70f9 with id 255 and next node 0x70fa 0x00ff_070fac00ff070f9c
2024-05-06 11:35:42.633457 INFO  BF_MC Write LAG node at addr 0x70fa with id 255 and next node 0x70fb 0x0000_00000000ff070fbc
2024-05-06 11:35:42.633465 INFO  BF_MC Write LAG node at addr 0x70fb with id 255 and next node 0x70fc 0x00ff_070fcc00ff070fbc
2024-05-06 11:35:42.633469 INFO  BF_MC Write LAG node at addr 0x70fc with id 255 and next node 0x70fd 0x0000_00000000ff070fdc
2024-05-06 11:35:42.633474 INFO  BF_MC Write LAG node at addr 0x70fd with id 255 and next node 0x70fe 0x00ff_070fec00ff070fdc
2024-05-06 11:35:42.633478 INFO  BF_MC Write LAG node at addr 0x70fe with id 255 and next node 0x70ff 0x0000_00000000ff070ffc
2024-05-06 11:35:42.633483 INFO  BF_MC Write LAG node at addr 0x70ff with id 255 and next node 0x7100 0x00ff_07100c00ff070ffc
2024-05-06 11:35:42.633488 INFO  BF_MC Write LAG node at addr 0x7100 with id 255 and next node 0x7101 0x0000_00000000ff07101c
2024-05-06 11:35:42.633492 INFO  BF_MC Write LAG node at addr 0x7101 with id 255 and next node 0x7102 0x00ff_07102c00ff07101c
2024-05-06 11:35:42.633496 INFO  BF_MC Write LAG node at addr 0x7102 with id 255 and next node 0x7103 0x0000_00000000ff07103c
2024-05-06 11:35:42.633503 INFO  BF_MC Write LAG node at addr 0x7103 with id 255 and next node 0 0x00ff_00000c00ff07103c
2024-05-06 11:35:42.633509 INFO  BF_MC Allocated RDM addresses 0x31c0 - 0x31df
2024-05-06 11:35:42.633513 INFO  BF_MC Write L1End node at addr 0x31c0, rid 0, l2 0x7101
2024-05-06 11:35:42.633517 INFO  BF_MC Write L1End node at addr 0x31c1, rid 0, l2 0x7100
2024-05-06 11:35:42.633522 INFO  BF_MC Write L1End node at addr 0x31c2, rid 0, l2 0x70ff
2024-05-06 11:35:42.633526 INFO  BF_MC Write L1End node at addr 0x31c3, rid 0, l2 0x70fe
2024-05-06 11:35:42.633531 INFO  BF_MC Write L1End node at addr 0x31c4, rid 0, l2 0x70fd
2024-05-06 11:35:42.633535 INFO  BF_MC Write L1End node at addr 0x31c5, rid 0, l2 0x70fc
2024-05-06 11:35:42.633540 INFO  BF_MC Write L1End node at addr 0x31c6, rid 0, l2 0x70fb
2024-05-06 11:35:42.633544 INFO  BF_MC Write L1End node at addr 0x31c7, rid 0, l2 0x70fa
2024-05-06 11:35:42.633549 INFO  BF_MC Write L1End node at addr 0x31c8, rid 0, l2 0x70f8
2024-05-06 11:35:42.633553 INFO  BF_MC Write L1End node at addr 0x31c9, rid 0, l2 0x70f6
2024-05-06 11:35:42.633572 INFO  BF_MC Write L1End node at addr 0x31ca, rid 0, l2 0x70f4
2024-05-06 11:35:42.633577 INFO  BF_MC Write L1End node at addr 0x31cb, rid 0, l2 0x70f2
2024-05-06 11:35:42.633581 INFO  BF_MC Write L1End node at addr 0x31cc, rid 0, l2 0x70f0
2024-05-06 11:35:42.633585 INFO  BF_MC Write L1End node at addr 0x31cd, rid 0, l2 0x70ee
2024-05-06 11:35:42.633590 INFO  BF_MC Write L1End node at addr 0x31ce, rid 0, l2 0x70ec
2024-05-06 11:35:42.633594 INFO  BF_MC Write L1End node at addr 0x31cf, rid 0, l2 0x70ea
2024-05-06 11:35:42.633599 INFO  BF_MC Write L1End node at addr 0x31d0, rid 0, l2 0x70e8
2024-05-06 11:35:42.633603 INFO  BF_MC Write L1End node at addr 0x31d1, rid 0, l2 0x70e6
2024-05-06 11:35:42.633608 INFO  BF_MC Write L1End node at addr 0x31d2, rid 0, l2 0x70e4
2024-05-06 11:35:42.633612 INFO  BF_MC Write L1End node at addr 0x31d3, rid 0, l2 0x70e0
2024-05-06 11:35:42.633617 INFO  BF_MC Write L1End node at addr 0x31d4, rid 0, l2 0x70dc
2024-05-06 11:35:42.633621 INFO  BF_MC Write L1End node at addr 0x31d5, rid 0, l2 0x70d8
2024-05-06 11:35:42.633626 INFO  BF_MC Write L1End node at addr 0x31d6, rid 0, l2 0x70d4
2024-05-06 11:35:42.633630 INFO  BF_MC Write L1End node at addr 0x31d7, rid 0, l2 0x70cc
2024-05-06 11:35:42.633634 INFO  BF_MC Write L1End node at addr 0x31d8, rid 0, l2 0x70c4
2024-05-06 11:35:42.633638 INFO  BF_MC Write L1End node at addr 0x31d9, rid 0, l2 0x70bc
2024-05-06 11:35:42.633643 INFO  BF_MC Write L1End node at addr 0x31da, rid 0, l2 0x70a0
2024-05-06 11:35:42.633647 INFO  BF_MC Write L1End node at addr 0x31db, rid 0, l2 0x7087
2024-05-06 11:35:42.633651 INFO  BF_MC Write L1End node at addr 0x31dc, rid 0, l2 0x706e
2024-05-06 11:35:42.633656 INFO  BF_MC Write L1End node at addr 0x31dd, rid 0, l2 0x7055
2024-05-06 11:35:42.633662 INFO  BF_MC Write L1End node at addr 0x31de, rid 0, l2 0x703c
2024-05-06 11:35:42.633666 INFO  BF_MC Write L1End node at addr 0x31df, rid 0, l2 0x7000
2024-05-06 11:35:42.634287 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/0:1(an_eligibility)
2024-05-06 11:35:42.634335 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/0:1(ready)
2024-05-06 11:35:42.634352 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/1:1(an_eligibility)
2024-05-06 11:35:42.634366 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/1:1(ready)
2024-05-06 11:35:42.634392 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/2:1(an_eligibility)
2024-05-06 11:35:42.634412 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/2:1(ready)
2024-05-06 11:35:42.634427 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/3:1(an_eligibility)
2024-05-06 11:35:42.634440 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/3:1(ready)
2024-05-06 11:35:42.634454 DEBUG BF_PLTFM QSFP:  4 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.640724 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/0:1(an_eligibility)
2024-05-06 11:35:42.640756 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/0:1(ready)
2024-05-06 11:35:42.640770 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/1:1(an_eligibility)
2024-05-06 11:35:42.640784 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/1:1(ready)
2024-05-06 11:35:42.640797 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/2:1(an_eligibility)
2024-05-06 11:35:42.640812 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/2:1(ready)
2024-05-06 11:35:42.640825 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/3:1(an_eligibility)
2024-05-06 11:35:42.640839 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/3:1(ready)
2024-05-06 11:35:42.640853 DEBUG BF_PLTFM QSFP: 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.647090 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/0:1(an_eligibility)
2024-05-06 11:35:42.647128 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/0:1(ready)
2024-05-06 11:35:42.647148 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/1:1(an_eligibility)
2024-05-06 11:35:42.647162 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/1:1(ready)
2024-05-06 11:35:42.647177 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/2:1(an_eligibility)
2024-05-06 11:35:42.647190 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/2:1(ready)
2024-05-06 11:35:42.647203 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/3:1(an_eligibility)
2024-05-06 11:35:42.647216 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/3:1(ready)
2024-05-06 11:35:42.647236 DEBUG BF_PLTFM QSFP: 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.647417 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2024-05-06 11:35:42.653414 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/0:1(an_eligibility)
2024-05-06 11:35:42.653449 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/0:1(ready)
2024-05-06 11:35:42.653466 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/1:1(an_eligibility)
2024-05-06 11:35:42.653479 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/1:1(ready)
2024-05-06 11:35:42.653492 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/2:1(an_eligibility)
2024-05-06 11:35:42.653506 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/2:1(ready)
2024-05-06 11:35:42.653521 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/3:1(an_eligibility)
2024-05-06 11:35:42.653534 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/3:1(ready)
2024-05-06 11:35:42.653549 DEBUG BF_PLTFM QSFP: 17 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.659784 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/0:1(an_eligibility)
2024-05-06 11:35:42.659817 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/0:1(ready)
2024-05-06 11:35:42.659845 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/1:1(an_eligibility)
2024-05-06 11:35:42.659859 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/1:1(ready)
2024-05-06 11:35:42.659872 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/2:1(an_eligibility)
2024-05-06 11:35:42.659888 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/2:1(ready)
2024-05-06 11:35:42.659901 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/3:1(an_eligibility)
2024-05-06 11:35:42.659914 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/3:1(ready)
2024-05-06 11:35:42.659929 DEBUG BF_PLTFM QSFP: 18 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.663633 DEBUG BF_PORT 0:68: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.663659 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:68:64(speed):0(fec)
2024-05-06 11:35:42.664010 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2024-05-06 11:35:42.664518 DEBUG BF_PORT 0:68: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.664551 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:68:64(speed):0(fec)
2024-05-06 11:35:42.664737 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2024-05-06 11:35:42.664756 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.664769 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:192:64(speed):0(fec)
2024-05-06 11:35:42.665128 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2024-05-06 11:35:42.665615 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.665627 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:192:64(speed):0(fec)
2024-05-06 11:35:42.665785 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2024-05-06 11:35:42.665792 DEBUG BF_PORT 0:196: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.665797 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:196:64(speed):0(fec)
2024-05-06 11:35:42.666135 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2024-05-06 11:35:42.666623 DEBUG BF_PORT 0:196: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 11:35:42.666635 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:196:64(speed):0(fec)
2024-05-06 11:35:42.666794 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2024-05-06 11:35:42.672704 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/0:1(an_eligibility)
2024-05-06 11:35:42.672757 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/0:1(ready)
2024-05-06 11:35:42.672775 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/1:1(an_eligibility)
2024-05-06 11:35:42.672790 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/1:1(ready)
2024-05-06 11:35:42.672810 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/2:1(an_eligibility)
2024-05-06 11:35:42.672831 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/2:1(ready)
2024-05-06 11:35:42.672853 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/3:1(an_eligibility)
2024-05-06 11:35:42.672875 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/3:1(ready)
2024-05-06 11:35:42.672897 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:42.679135 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/0:1(an_eligibility)
2024-05-06 11:35:42.679168 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/0:1(ready)
2024-05-06 11:35:42.679182 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/1:1(an_eligibility)
2024-05-06 11:35:42.679196 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/1:1(ready)
2024-05-06 11:35:42.679210 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/2:1(an_eligibility)
2024-05-06 11:35:42.679226 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/2:1(ready)
2024-05-06 11:35:42.679239 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/3:1(an_eligibility)
2024-05-06 11:35:42.679269 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/3:1(ready)
2024-05-06 11:35:42.679284 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 11:35:43.853778 DEBUG BF_PLTFM QSFP Scan started..
2024-05-06 11:35:56.188343 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:1/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:56.188492 DEBUG BF_PORT 0:128: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.188526 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:128:64(speed):2(fec)
2024-05-06 11:35:56.189858 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2024-05-06 11:35:56.189889 DEBUG BF_PORT MAC: DIS: 0:47:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:56.190426 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2024-05-06 11:35:56.190460 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2024-05-06 11:35:56.190982 DEBUG BF_PORT 0:128: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.191005 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:128:64(speed):2(fec)
2024-05-06 11:35:56.191182 INFO  BF_DVM Dev 0 port 128 added sts Success (0)
2024-05-06 11:35:56.191199 INFO  BF_PM bf_pm_port_direction_clear:3485 0:1/0
2024-05-06 11:35:56.191233 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:43:d6 

2024-05-06 11:35:56.191269 DEBUG BF_PORT SDS :0:128:0: MAP: Rx inv=0
2024-05-06 11:35:56.191418 DEBUG BF_PORT SDS :0:128:0: MAP: Tx inv=0
2024-05-06 11:35:56.191544 DEBUG BF_PORT SDS :0:128:1: MAP: Rx inv=0
2024-05-06 11:35:56.191664 DEBUG BF_PORT SDS :0:128:1: MAP: Tx inv=0
2024-05-06 11:35:56.191778 DEBUG BF_PORT SDS :0:128:2: MAP: Rx inv=0
2024-05-06 11:35:56.191905 DEBUG BF_PORT SDS :0:128:2: MAP: Tx inv=0
2024-05-06 11:35:56.192015 DEBUG BF_PORT SDS :0:128:3: MAP: Rx inv=0
2024-05-06 11:35:56.192129 DEBUG BF_PORT SDS :0:128:3: MAP: Tx inv=0
2024-05-06 11:35:56.195810 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:2/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:56.195847 DEBUG BF_PORT 0:136: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.195859 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:136:64(speed):2(fec)
2024-05-06 11:35:56.196752 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:35:56.196778 DEBUG BF_PORT MAC: DIS: 0:45:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:56.197225 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2024-05-06 11:35:56.197247 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2024-05-06 11:35:56.197722 DEBUG BF_PORT 0:136: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.197749 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:136:64(speed):2(fec)
2024-05-06 11:35:56.197918 INFO  BF_DVM Dev 0 port 136 added sts Success (0)
2024-05-06 11:35:56.197932 INFO  BF_PM bf_pm_port_direction_clear:3485 0:2/0
2024-05-06 11:35:56.197945 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:43:da 

2024-05-06 11:35:56.197965 DEBUG BF_PORT SDS :0:136:0: MAP: Rx inv=0
2024-05-06 11:35:56.198081 DEBUG BF_PORT SDS :0:136:0: MAP: Tx inv=0
2024-05-06 11:35:56.198192 DEBUG BF_PORT SDS :0:136:1: MAP: Rx inv=0
2024-05-06 11:35:56.198303 DEBUG BF_PORT SDS :0:136:1: MAP: Tx inv=0
2024-05-06 11:35:56.198419 DEBUG BF_PORT SDS :0:136:2: MAP: Rx inv=0
2024-05-06 11:35:56.198531 DEBUG BF_PORT SDS :0:136:2: MAP: Tx inv=0
2024-05-06 11:35:56.198643 DEBUG BF_PORT SDS :0:136:3: MAP: Rx inv=0
2024-05-06 11:35:56.198753 DEBUG BF_PORT SDS :0:136:3: MAP: Tx inv=0
2024-05-06 11:35:56.202068 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:15/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:56.202097 DEBUG BF_PORT 0:12: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.202103 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:12:64(speed):2(fec)
2024-05-06 11:35:56.202745 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2024-05-06 11:35:56.202760 DEBUG BF_PORT MAC: DIS: 0:19:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:56.203139 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2024-05-06 11:35:56.203165 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2024-05-06 11:35:56.203645 DEBUG BF_PORT 0:12: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.203659 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:12:64(speed):2(fec)
2024-05-06 11:35:56.203820 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2024-05-06 11:35:56.203826 INFO  BF_PM bf_pm_port_direction_clear:3485 0:15/0
2024-05-06 11:35:56.203832 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:e 

2024-05-06 11:35:56.203848 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=0
2024-05-06 11:35:56.203963 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=0
2024-05-06 11:35:56.204074 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=0
2024-05-06 11:35:56.204185 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=0
2024-05-06 11:35:56.204297 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2024-05-06 11:35:56.204409 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=0
2024-05-06 11:35:56.204521 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2024-05-06 11:35:56.204632 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=0
2024-05-06 11:35:56.208407 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:16/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:56.208436 DEBUG BF_PORT 0:4: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.208441 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:4:64(speed):2(fec)
2024-05-06 11:35:56.209084 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2024-05-06 11:35:56.209097 DEBUG BF_PORT MAC: DIS: 0:17:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:56.209475 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2024-05-06 11:35:56.209490 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2024-05-06 11:35:56.209965 DEBUG BF_PORT 0:4: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.209977 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:4:64(speed):2(fec)
2024-05-06 11:35:56.210137 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2024-05-06 11:35:56.210144 INFO  BF_PM bf_pm_port_direction_clear:3485 0:16/0
2024-05-06 11:35:56.210150 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:12 

2024-05-06 11:35:56.210165 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=0
2024-05-06 11:35:56.210279 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=0
2024-05-06 11:35:56.210390 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=0
2024-05-06 11:35:56.210503 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=0
2024-05-06 11:35:56.210615 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=0
2024-05-06 11:35:56.210727 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=0
2024-05-06 11:35:56.210838 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=0
2024-05-06 11:35:56.210948 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=0
2024-05-06 11:35:56.214708 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:17/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:56.214735 DEBUG BF_PORT 0:0: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.214741 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:0:64(speed):2(fec)
2024-05-06 11:35:56.215375 DEBUG BF_PORT MAC: DIS: 0:15:0 : Disable channel
2024-05-06 11:35:56.215396 DEBUG BF_PORT MAC: DIS: 0:15:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:56.215795 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2024-05-06 11:35:56.215807 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2024-05-06 11:35:56.216282 DEBUG BF_PORT 0:0: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:56.216294 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:0:64(speed):2(fec)
2024-05-06 11:35:56.216453 INFO  BF_DVM Dev 0 port 0 added sts Success (0)
2024-05-06 11:35:56.216461 INFO  BF_PM bf_pm_port_direction_clear:3485 0:17/0
2024-05-06 11:35:56.216467 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:16 

2024-05-06 11:35:56.216481 DEBUG BF_PORT SDS :0:  0:0: MAP: Rx inv=0
2024-05-06 11:35:56.216595 DEBUG BF_PORT SDS :0:  0:0: MAP: Tx inv=0
2024-05-06 11:35:56.216706 DEBUG BF_PORT SDS :0:  0:1: MAP: Rx inv=0
2024-05-06 11:35:56.216817 DEBUG BF_PORT SDS :0:  0:1: MAP: Tx inv=0
2024-05-06 11:35:56.216938 DEBUG BF_PORT SDS :0:  0:2: MAP: Rx inv=0
2024-05-06 11:35:56.217050 DEBUG BF_PORT SDS :0:  0:2: MAP: Tx inv=0
2024-05-06 11:35:56.217161 DEBUG BF_PORT SDS :0:  0:3: MAP: Rx inv=0
2024-05-06 11:35:56.217272 DEBUG BF_PORT SDS :0:  0:3: MAP: Tx inv=0
2024-05-06 11:35:57.532255 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:18/0:64(speed):2(fec):4(n_lanes)
2024-05-06 11:35:57.532354 DEBUG BF_PORT 0:8: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:57.532371 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:8:64(speed):2(fec)
2024-05-06 11:35:57.533415 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2024-05-06 11:35:57.533449 DEBUG BF_PORT MAC: DIS: 0:13:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 11:35:57.533944 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2024-05-06 11:35:57.533972 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2024-05-06 11:35:57.534490 DEBUG BF_PORT 0:8: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 11:35:57.534522 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:8:64(speed):2(fec)
2024-05-06 11:35:57.534697 INFO  BF_DVM Dev 0 port 8 added sts Success (0)
2024-05-06 11:35:57.534714 INFO  BF_PM bf_pm_port_direction_clear:3485 0:18/0
2024-05-06 11:35:57.534730 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:1a 

2024-05-06 11:35:57.534771 DEBUG BF_PORT SDS :0:  8:0: MAP: Rx inv=0
2024-05-06 11:35:57.534907 DEBUG BF_PORT SDS :0:  8:0: MAP: Tx inv=0
2024-05-06 11:35:57.535032 DEBUG BF_PORT SDS :0:  8:1: MAP: Rx inv=0
2024-05-06 11:35:57.535155 DEBUG BF_PORT SDS :0:  8:1: MAP: Tx inv=0
2024-05-06 11:35:57.535283 DEBUG BF_PORT SDS :0:  8:2: MAP: Rx inv=0
2024-05-06 11:35:57.535406 DEBUG BF_PORT SDS :0:  8:2: MAP: Tx inv=0
2024-05-06 11:35:57.535534 DEBUG BF_PORT SDS :0:  8:3: MAP: Rx inv=0
2024-05-06 11:35:57.535657 DEBUG BF_PORT SDS :0:  8:3: MAP: Tx inv=0
2024-05-06 11:36:04.812533 INFO  BF_PM bf_pm_port_enable:4114 0:1/0
2024-05-06 11:36:04.818181 DEBUG BF_PLTFM QSFP:  1 : ch[0] : dev_port=128 : is COPPER
2024-05-06 11:36:04.818226 DEBUG BF_PORT port_mgr_port_enable:128:0:128:1(enb)
2024-05-06 11:36:04.818242 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:128:1(enb)
2024-05-06 11:36:04.818262 DEBUG BF_PORT PRT :0:128:-: Enable
2024-05-06 11:36:04.818296 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2024-05-06 11:36:04.818359 INFO  BF_PM bf_pm_port_enable:4114 0:2/0
2024-05-06 11:36:04.818603 DEBUG BF_PORT FSM :0:128:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.826652 DEBUG BF_PLTFM QSFP:  2 : ch[0] : dev_port=136 : is COPPER
2024-05-06 11:36:04.826676 DEBUG BF_PORT port_mgr_port_enable:128:0:136:1(enb)
2024-05-06 11:36:04.826684 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:136:1(enb)
2024-05-06 11:36:04.826692 DEBUG BF_PORT PRT :0:136:-: Enable
2024-05-06 11:36:04.826707 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2024-05-06 11:36:04.827203 INFO  BF_PM bf_pm_port_enable:4114 0:15/0
2024-05-06 11:36:04.834106 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.834131 DEBUG BF_PORT FSM :0:136:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.834560 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2024-05-06 11:36:04.834588 DEBUG BF_PORT port_mgr_port_enable:128:0:12:1(enb)
2024-05-06 11:36:04.834596 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:12:1(enb)
2024-05-06 11:36:04.834603 DEBUG BF_PORT PRT :0: 12:-: Enable
2024-05-06 11:36:04.834618 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2024-05-06 11:36:04.834700 INFO  BF_PM bf_pm_port_enable:4114 0:16/0
2024-05-06 11:36:04.849687 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.849707 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.850123 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2024-05-06 11:36:04.850146 DEBUG BF_PORT port_mgr_port_enable:128:0:4:1(enb)
2024-05-06 11:36:04.850164 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:4:1(enb)
2024-05-06 11:36:04.850171 DEBUG BF_PORT PRT :0:  4:-: Enable
2024-05-06 11:36:04.850184 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2024-05-06 11:36:04.850256 INFO  BF_PM bf_pm_port_enable:4114 0:17/0
2024-05-06 11:36:04.865924 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.866357 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  0 : is COPPER
2024-05-06 11:36:04.866390 DEBUG BF_PORT port_mgr_port_enable:128:0:0:1(enb)
2024-05-06 11:36:04.866398 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:0:1(enb)
2024-05-06 11:36:04.866404 DEBUG BF_PORT PRT :0:  0:-: Enable
2024-05-06 11:36:04.866416 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2024-05-06 11:36:04.866493 INFO  BF_PM bf_pm_port_enable:4114 0:18/0
2024-05-06 11:36:04.871531 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port=  8 : is COPPER
2024-05-06 11:36:04.871559 DEBUG BF_PORT port_mgr_port_enable:128:0:8:1(enb)
2024-05-06 11:36:04.871566 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:8:1(enb)
2024-05-06 11:36:04.871574 DEBUG BF_PORT PRT :0:  8:-: Enable
2024-05-06 11:36:04.871585 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2024-05-06 11:36:04.871644 DEBUG BF_PORT 0:1: 62:            raw: d000_2000_0001
2024-05-06 11:36:04.871657 DEBUG BF_PORT 0:1: 62:       AN speed: 100G_CR4 
2024-05-06 11:36:04.871668 DEBUG BF_PORT 0:1: 62:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.872291 DEBUG BF_PORT FSM :0:128:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.872305 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:04.872315 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.887237 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.892076 DEBUG BF_PORT 0:1: 54:            raw: d000_2000_0001
2024-05-06 11:36:04.892087 DEBUG BF_PORT 0:1: 54:       AN speed: 100G_CR4 
2024-05-06 11:36:04.892092 DEBUG BF_PORT 0:1: 54:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.892698 DEBUG BF_PORT FSM :0:136:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.892707 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:04.892713 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.908150 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.908165 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 11:36:04.923459 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 11:36:04.928728 DEBUG BF_PORT 0:0: 88:            raw: d000_2000_0001
2024-05-06 11:36:04.928738 DEBUG BF_PORT 0:0: 88:       AN speed: 100G_CR4 
2024-05-06 11:36:04.928745 DEBUG BF_PORT 0:0: 88:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.929391 DEBUG BF_PORT FSM :0: 12:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.929402 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:04.934853 DEBUG BF_PORT 0:0: 80:            raw: d000_2000_0001
2024-05-06 11:36:04.934866 DEBUG BF_PORT 0:0: 80:       AN speed: 100G_CR4 
2024-05-06 11:36:04.934871 DEBUG BF_PORT 0:0: 80:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.935512 DEBUG BF_PORT FSM :0:  4:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.935521 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:04.941000 DEBUG BF_PORT 0:0: 72:            raw: d000_2000_0001
2024-05-06 11:36:04.941009 DEBUG BF_PORT 0:0: 72:       AN speed: 100G_CR4 
2024-05-06 11:36:04.941015 DEBUG BF_PORT 0:0: 72:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.941659 DEBUG BF_PORT FSM :0:  0:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.941670 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:04.946928 DEBUG BF_PORT 0:0: 64:            raw: d000_2000_0001
2024-05-06 11:36:04.946937 DEBUG BF_PORT 0:0: 64:       AN speed: 100G_CR4 
2024-05-06 11:36:04.946943 DEBUG BF_PORT 0:0: 64:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:04.947582 DEBUG BF_PORT FSM :0:  8:0: Set tx_output_en 1 <rc=0>
2024-05-06 11:36:04.947590 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 11:36:05.020114 DEBUG BF_PORT 0:0: 88:            raw: c000_2001_40a1
2024-05-06 11:36:05.020164 DEBUG BF_PORT 0:0: 88:       AN speed: 100G_CR4 
2024-05-06 11:36:05.020181 DEBUG BF_PORT 0:0: 88:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:05.020195 DEBUG BF_PORT FSM :0: 12:0: LP BASE PG: c000_2001_40a1
2024-05-06 11:36:05.020208 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.020968 DEBUG BF_PORT 0:0: 80:            raw: c000_2005_4021
2024-05-06 11:36:05.020990 DEBUG BF_PORT 0:0: 80:       AN speed: 100G_CR4 
2024-05-06 11:36:05.021004 DEBUG BF_PORT 0:0: 80:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:05.021017 DEBUG BF_PORT FSM :0:  4:0: LP BASE PG: c000_2005_4021
2024-05-06 11:36:05.021030 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.024303 DEBUG BF_PORT 0:0: 72:            raw: c000_2005_40a1
2024-05-06 11:36:05.024325 DEBUG BF_PORT 0:0: 72:       AN speed: 100G_CR4 
2024-05-06 11:36:05.024339 DEBUG BF_PORT 0:0: 72:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:05.024352 DEBUG BF_PORT FSM :0:  0:0: LP BASE PG: c000_2005_40a1
2024-05-06 11:36:05.024367 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.030318 DEBUG BF_PORT 0:0: 64:            raw: c000_2005_40a1
2024-05-06 11:36:05.030336 DEBUG BF_PORT 0:0: 64:       AN speed: 100G_CR4 
2024-05-06 11:36:05.030347 DEBUG BF_PORT 0:0: 64:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 11:36:05.030359 DEBUG BF_PORT FSM :0:  8:0: LP BASE PG: c000_2005_40a1
2024-05-06 11:36:05.030369 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.030608 DEBUG BF_PORT FSM :0: 12:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.030622 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.031130 DEBUG BF_PORT 0:1: 62:            raw: 4000_f3a7_c241
2024-05-06 11:36:05.031145 DEBUG BF_PORT 0:1: 62:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:36:05.031157 DEBUG BF_PORT 0:1: 62:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:36:05.031167 DEBUG BF_PORT FSM :0:128:0: LP BASE PG: 4000_f3a7_c241
2024-05-06 11:36:05.031576 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.033334 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.033570 DEBUG BF_PORT FSM :0:  4:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.033587 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.035532 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.035764 DEBUG BF_PORT FSM :0:  0:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.035778 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.037537 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.040966 DEBUG BF_PORT FSM :0:  8:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.040999 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.042828 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.043328 DEBUG BF_PORT FSM :0:128:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:36:05.045104 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x58: 100GBASE-CR4
2024-05-06 11:36:05.047121 DEBUG BF_PORT FSM :0: 12:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.047134 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2024-05-06 11:36:05.047144 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2024-05-06 11:36:05.048003 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.048500 DEBUG BF_PORT 0:1: 54:            raw: 4000_f3be_c1a1
2024-05-06 11:36:05.048509 DEBUG BF_PORT 0:1: 54:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 11:36:05.048515 DEBUG BF_PORT 0:1: 54:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 11:36:05.048520 DEBUG BF_PORT FSM :0:136:0: LP BASE PG: 4000_f3be_c1a1
2024-05-06 11:36:05.048913 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 11:36:05.050293 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x50: 100GBASE-CR4
2024-05-06 11:36:05.052321 DEBUG BF_PORT FSM :0:  4:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.052336 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2024-05-06 11:36:05.052345 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2024-05-06 11:36:05.053212 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.054617 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x48: 100GBASE-CR4
2024-05-06 11:36:05.056659 DEBUG BF_PORT FSM :0:  0:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.056673 DEBUG BF_PORT MAC: DIS: 0:15:0 : Disable channel
2024-05-06 11:36:05.056683 DEBUG BF_PORT MAC: ENA: 0:15:0 : Enable channel
2024-05-06 11:36:05.057536 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.058928 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x40: 100GBASE-CR4
2024-05-06 11:36:05.060946 DEBUG BF_PORT FSM :0:  8:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.060960 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2024-05-06 11:36:05.060969 DEBUG BF_PORT MAC: ENA: 0:13:0 : Enable channel
2024-05-06 11:36:05.061827 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.062325 DEBUG BF_PORT FSM :0:128:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:36:05.063213 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 04df_0353_e805
2024-05-06 11:36:05.073421 DEBUG BF_PORT FSM :0:128:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:36:05.074313 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0300_0330_c203
2024-05-06 11:36:05.084513 DEBUG BF_PORT FSM :0:128:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:36:05.085490 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 11:36:05.095415 DEBUG BF_PORT FSM :0:128:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.095474 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.097220 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.097746 DEBUG BF_PORT FSM :0:136:0: LP NEXT PG: 0000_0008_c200
2024-05-06 11:36:05.108699 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x13e: 100GBASE-CR4
2024-05-06 11:36:05.110645 DEBUG BF_PORT FSM :0:128:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.110666 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2024-05-06 11:36:05.110687 DEBUG BF_PORT MAC: ENA: 0:47:0 : Enable channel
2024-05-06 11:36:05.111502 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.112592 DEBUG BF_PORT FSM :0:136:0: AN GOOD (early) an_cmpl=0
2024-05-06 11:36:05.112623 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 11:36:05.115207 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 11:36:05.126878 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x136: 100GBASE-CR4
2024-05-06 11:36:05.128860 DEBUG BF_PORT FSM :0:136:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 11:36:05.128893 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2024-05-06 11:36:05.128930 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2024-05-06 11:36:05.129798 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 11:36:05.162268 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.162519 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.162749 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.162971 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.180058 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.180281 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.180500 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.180727 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.183257 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.183488 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.183711 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.183931 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.201152 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.201398 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.201623 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.201840 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.204355 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.204582 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.204799 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.205023 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.222209 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.222442 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.222665 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.222890 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.225447 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.225671 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.225892 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.226116 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.243286 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.243511 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.243730 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.243959 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.246475 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.246698 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.246918 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.247144 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.264266 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.264493 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.264710 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.264927 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.266832 DEBUG BF_PORT 0:0: 89: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.267493 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.267715 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.267934 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.268166 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.271606 DEBUG BF_PORT 0:0: 80: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.271847 DEBUG BF_PORT 0:0: 81: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.272320 DEBUG BF_PORT FSM :0:  4:-: LT: | running  | complete | running  | running  |
2024-05-06 11:36:05.280402 DEBUG BF_PORT 0:0: 72: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.280637 DEBUG BF_PORT 0:0: 73: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.280872 DEBUG BF_PORT 0:0: 74: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.281108 DEBUG BF_PORT 0:0: 75: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 11:36:05.281133 DEBUG BF_PORT FSM :0:  0:-: LT: | complete | complete | complete | running  |
2024-05-06 11:36:05.281362 DEBUG BF_PORT 0:0: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.281617 DEBUG BF_PORT 0:0: 65: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.281850 DEBUG BF_PORT 0:0: 66: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.282088 DEBUG BF_PORT 0:0: 67: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.282102 DEBUG BF_PORT FSM :0:  8:-: LT: | complete | complete | complete | running  |
2024-05-06 11:36:05.285185 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.285411 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.285655 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.285879 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.287558 DEBUG BF_PORT 0:0: 88: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.287800 DEBUG BF_PORT 0:0: 89: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.288050 DEBUG BF_PORT 0:0: 90: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.288289 DEBUG BF_PORT 0:0: 91: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.288309 DEBUG BF_PORT FSM :0: 12:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.288432 DEBUG BF_PORT FSM :0: 12:-: Enable MAC Rx
2024-05-06 11:36:05.288891 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:05.289112 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.289340 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.289566 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.289797 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.292906 DEBUG BF_PORT 0:0: 80: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.293148 DEBUG BF_PORT 0:0: 81: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.293394 DEBUG BF_PORT 0:0: 82: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.293630 DEBUG BF_PORT 0:0: 83: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.293646 DEBUG BF_PORT FSM :0:  4:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.293762 DEBUG BF_PORT FSM :0:  4:-: Enable MAC Rx
2024-05-06 11:36:05.294199 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:05.301560 DEBUG BF_PORT 0:0: 72: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.301800 DEBUG BF_PORT 0:0: 73: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.302030 DEBUG BF_PORT 0:0: 74: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.302257 DEBUG BF_PORT 0:0: 75: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.302286 DEBUG BF_PORT FSM :0:  0:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.302402 DEBUG BF_PORT FSM :0:  0:-: Enable MAC Rx
2024-05-06 11:36:05.302842 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:05.303077 DEBUG BF_PORT 0:0: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.303319 DEBUG BF_PORT 0:0: 65: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.303553 DEBUG BF_PORT 0:0: 66: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.303790 DEBUG BF_PORT 0:0: 67: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.303806 DEBUG BF_PORT FSM :0:  8:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.303931 DEBUG BF_PORT FSM :0:  8:-: Enable MAC Rx
2024-05-06 11:36:05.304376 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:05.306397 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.306623 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.306847 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.307063 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.310147 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.310368 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.310599 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.310818 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.310835 DEBUG BF_PORT FSM :0:128:-: LT: | running  | running  | complete | running  |
2024-05-06 11:36:05.327520 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.327754 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.327989 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.328209 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.331305 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.331545 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.331768 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.331988 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.332006 DEBUG BF_PORT FSM :0:128:-: LT: | running  | running  | complete | running  |
2024-05-06 11:36:05.348702 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.348933 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.349181 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.349432 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.349495 DEBUG BF_PORT FSM :0:136:-: LT: | running  | running  | complete | complete |
2024-05-06 11:36:05.352251 DEBUG BF_PORT 0:1: 62: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.352492 DEBUG BF_PORT 0:1: 63: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.352709 DEBUG BF_PORT 0:1: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.352936 DEBUG BF_PORT 0:1: 65: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.352953 DEBUG BF_PORT FSM :0:128:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.353068 DEBUG BF_PORT FSM :0:128:-: Enable MAC Rx
2024-05-06 11:36:05.353490 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:05.369964 DEBUG BF_PORT 0:1: 54: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.370188 DEBUG BF_PORT 0:1: 55: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.370407 DEBUG BF_PORT 0:1: 56: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.370624 DEBUG BF_PORT 0:1: 57: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 11:36:05.370649 DEBUG BF_PORT FSM :0:136:-: LT: | complete | complete | complete | complete |
2024-05-06 11:36:05.370762 DEBUG BF_PORT FSM :0:136:-: Enable MAC Rx
2024-05-06 11:36:05.371177 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 11:36:06.289073 DEBUG BF_PORT FSM :0: 12:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:06.289176 DEBUG BF_PORT 0 : MAC19: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.289207 DEBUG BF_PORT 0 : MAC19: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.296709 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:06.296737 DEBUG BF_PORT 0: 12: --- Up
2024-05-06 11:36:06.296776 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 15/0 (12) : UP
2024-05-06 11:36:06.315910 DEBUG BF_PORT FSM :0:  4:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:06.315949 DEBUG BF_PORT 0 : MAC17: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.315975 DEBUG BF_PORT 0 : MAC17: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.323402 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:06.323417 DEBUG BF_PORT 0:  4: --- Up
2024-05-06 11:36:06.323435 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 16/0 (4) : UP
2024-05-06 11:36:06.342451 DEBUG BF_PORT FSM :0:  0:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:06.342500 DEBUG BF_PORT 0 : MAC15: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.342528 DEBUG BF_PORT 0 : MAC15: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.349890 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:06.349915 DEBUG BF_PORT 0:  0: --- Up
2024-05-06 11:36:06.349951 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 17/0 (0) : UP
2024-05-06 11:36:06.368974 DEBUG BF_PORT FSM :0:  8:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:06.369038 DEBUG BF_PORT 0 : MAC13: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.369060 DEBUG BF_PORT 0 : MAC13: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:06.376509 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:06.376523 DEBUG BF_PORT 0:  8: --- Up
2024-05-06 11:36:06.376539 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 18/0 (8) : UP
2024-05-06 11:36:06.395395 DEBUG BF_PORT FSM :0:128:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:06.395446 DEBUG BF_PORT FSM :0:136:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:07.395476 DEBUG BF_PORT FSM :0:128:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:07.395572 DEBUG BF_PORT FSM :0:136:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:08.395867 DEBUG BF_PORT FSM :0:128:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:08.395970 DEBUG BF_PORT 0 : MAC47: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:08.396002 DEBUG BF_PORT 0 : MAC47: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:08.402948 DEBUG BF_PORT FSM :0:128:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:08.402985 DEBUG BF_PORT 0:128: --- Up
2024-05-06 11:36:08.403018 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 1/0 (128) : UP
2024-05-06 11:36:08.413520 DEBUG BF_PORT FSM :0:136:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 11:36:08.413540 DEBUG BF_PORT 0 : MAC45: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:08.413553 DEBUG BF_PORT 0 : MAC45: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 11:36:08.420253 DEBUG BF_PORT FSM :0:136:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 11:36:08.420270 DEBUG BF_PORT 0:136: --- Up
2024-05-06 11:36:08.420284 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 2/0 (136) : UP
2024-05-06 12:05:44.373822 DEBUG BF_PLTFM Platform-mgr started 

2024-05-06 12:05:44.380373 DEBUG BF_PLTFM Checking path /tmp/.bf_platform_ingrasys
2024-05-06 12:05:44.389271 DEBUG BF_PLTFM Checking path /sys/bus/i2c/devices/0-0051/eeprom
2024-05-06 12:05:44.538293 DEBUG BF_PLTFM The platform ingrasys s9180_32x has been detected (1)
bd_id: 0x9180

2024-05-06 12:05:44.538495 DEBUG BF_PLTFM Parsing EEPROM DATA ...

2024-05-06 12:05:44.541141 DEBUG BF_PLTFM [sonic] prepare init spi

2024-05-06 12:05:44.541217 DEBUG BF_PLTFM Ready to init qsfp on platform ingrasys: 9180

2024-05-06 12:05:44.541271 DEBUG BF_PLTFM GPIO BASE is 256

2024-05-06 12:05:44.541439 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2024-05-06 12:05:44.541951 DEBUG BF_PLTFM num_ports=33
2024-05-06 12:05:44.542000 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2024-05-06 12:05:44.542039 DEBUG BF_PLTFM QSFP:  1 : RESETL = true
2024-05-06 12:05:44.543503 DEBUG BF_PLTFM QSFP:  2 : RESETL = true
2024-05-06 12:05:44.545459 DEBUG BF_PLTFM QSFP:  3 : RESETL = true
2024-05-06 12:05:44.547424 DEBUG BF_PLTFM QSFP:  4 : RESETL = true
2024-05-06 12:05:44.549399 DEBUG BF_PLTFM QSFP:  5 : RESETL = true
2024-05-06 12:05:44.551354 DEBUG BF_PLTFM QSFP:  6 : RESETL = true
2024-05-06 12:05:44.553335 DEBUG BF_PLTFM QSFP:  7 : RESETL = true
2024-05-06 12:05:44.555307 DEBUG BF_PLTFM QSFP:  8 : RESETL = true
2024-05-06 12:05:44.557274 DEBUG BF_PLTFM QSFP:  9 : RESETL = true
2024-05-06 12:05:44.558690 DEBUG BF_PLTFM QSFP: 10 : RESETL = true
2024-05-06 12:05:44.560103 DEBUG BF_PLTFM QSFP: 11 : RESETL = true
2024-05-06 12:05:44.562194 DEBUG BF_PLTFM QSFP: 12 : RESETL = true
2024-05-06 12:05:44.563614 DEBUG BF_PLTFM QSFP: 13 : RESETL = true
2024-05-06 12:05:44.565037 DEBUG BF_PLTFM QSFP: 14 : RESETL = true
2024-05-06 12:05:44.567121 DEBUG BF_PLTFM QSFP: 15 : RESETL = true
2024-05-06 12:05:44.568536 DEBUG BF_PLTFM QSFP: 16 : RESETL = true
2024-05-06 12:05:44.569958 DEBUG BF_PLTFM QSFP: 17 : RESETL = true
2024-05-06 12:05:44.572048 DEBUG BF_PLTFM QSFP: 18 : RESETL = true
2024-05-06 12:05:44.574127 DEBUG BF_PLTFM QSFP: 19 : RESETL = true
2024-05-06 12:05:44.576211 DEBUG BF_PLTFM QSFP: 20 : RESETL = true
2024-05-06 12:05:44.578194 DEBUG BF_PLTFM QSFP: 21 : RESETL = true
2024-05-06 12:05:44.580273 DEBUG BF_PLTFM QSFP: 22 : RESETL = true
2024-05-06 12:05:44.581690 DEBUG BF_PLTFM QSFP: 23 : RESETL = true
2024-05-06 12:05:44.583105 DEBUG BF_PLTFM QSFP: 24 : RESETL = true
2024-05-06 12:05:44.585207 DEBUG BF_PLTFM QSFP: 25 : RESETL = true
2024-05-06 12:05:44.587285 DEBUG BF_PLTFM QSFP: 26 : RESETL = true
2024-05-06 12:05:44.589367 DEBUG BF_PLTFM QSFP: 27 : RESETL = true
2024-05-06 12:05:44.591359 DEBUG BF_PLTFM QSFP: 28 : RESETL = true
2024-05-06 12:05:44.593444 DEBUG BF_PLTFM QSFP: 29 : RESETL = true
2024-05-06 12:05:44.594410 DEBUG BF_PLTFM QSFP: 30 : RESETL = true
2024-05-06 12:05:44.595374 DEBUG BF_PLTFM QSFP: 31 : RESETL = true
2024-05-06 12:05:44.596350 DEBUG BF_PLTFM QSFP: 32 : RESETL = true
2024-05-06 12:05:44.597327 DEBUG BF_PLTFM QSFP: 33 : RESETL = true
2024-05-06 12:05:44.598397 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2024-05-06 12:05:44.598419 DEBUG BF_PLTFM QSFP:  1 : LPMODE = true
2024-05-06 12:05:44.599401 DEBUG BF_PLTFM QSFP:  1 : RESETL = false
2024-05-06 12:05:44.600371 DEBUG BF_PLTFM QSFP:  2 : LPMODE = true
2024-05-06 12:05:44.601338 DEBUG BF_PLTFM QSFP:  2 : RESETL = false
2024-05-06 12:05:44.602309 DEBUG BF_PLTFM QSFP:  3 : LPMODE = true
2024-05-06 12:05:44.603271 DEBUG BF_PLTFM QSFP:  3 : RESETL = false
2024-05-06 12:05:44.604237 DEBUG BF_PLTFM QSFP:  4 : LPMODE = true
2024-05-06 12:05:44.605197 DEBUG BF_PLTFM QSFP:  4 : RESETL = false
2024-05-06 12:05:44.606158 DEBUG BF_PLTFM QSFP:  5 : LPMODE = true
2024-05-06 12:05:44.607120 DEBUG BF_PLTFM QSFP:  5 : RESETL = false
2024-05-06 12:05:44.608085 DEBUG BF_PLTFM QSFP:  6 : LPMODE = true
2024-05-06 12:05:44.609048 DEBUG BF_PLTFM QSFP:  6 : RESETL = false
2024-05-06 12:05:44.610022 DEBUG BF_PLTFM QSFP:  7 : LPMODE = true
2024-05-06 12:05:44.610984 DEBUG BF_PLTFM QSFP:  7 : RESETL = false
2024-05-06 12:05:44.611951 DEBUG BF_PLTFM QSFP:  8 : LPMODE = true
2024-05-06 12:05:44.612911 DEBUG BF_PLTFM QSFP:  8 : RESETL = false
2024-05-06 12:05:44.613871 DEBUG BF_PLTFM QSFP:  9 : LPMODE = true
2024-05-06 12:05:44.614830 DEBUG BF_PLTFM QSFP:  9 : RESETL = false
2024-05-06 12:05:44.615797 DEBUG BF_PLTFM QSFP: 10 : LPMODE = true
2024-05-06 12:05:44.616758 DEBUG BF_PLTFM QSFP: 10 : RESETL = false
2024-05-06 12:05:44.617718 DEBUG BF_PLTFM QSFP: 11 : LPMODE = true
2024-05-06 12:05:44.618680 DEBUG BF_PLTFM QSFP: 11 : RESETL = false
2024-05-06 12:05:44.619649 DEBUG BF_PLTFM QSFP: 12 : LPMODE = true
2024-05-06 12:05:44.620609 DEBUG BF_PLTFM QSFP: 12 : RESETL = false
2024-05-06 12:05:44.621569 DEBUG BF_PLTFM QSFP: 13 : LPMODE = true
2024-05-06 12:05:44.622531 DEBUG BF_PLTFM QSFP: 13 : RESETL = false
2024-05-06 12:05:44.623497 DEBUG BF_PLTFM QSFP: 14 : LPMODE = true
2024-05-06 12:05:44.624457 DEBUG BF_PLTFM QSFP: 14 : RESETL = false
2024-05-06 12:05:44.625416 DEBUG BF_PLTFM QSFP: 15 : LPMODE = true
2024-05-06 12:05:44.626377 DEBUG BF_PLTFM QSFP: 15 : RESETL = false
2024-05-06 12:05:44.627352 DEBUG BF_PLTFM QSFP: 16 : LPMODE = true
2024-05-06 12:05:44.628320 DEBUG BF_PLTFM QSFP: 16 : RESETL = false
2024-05-06 12:05:44.629280 DEBUG BF_PLTFM QSFP: 17 : LPMODE = true
2024-05-06 12:05:44.630244 DEBUG BF_PLTFM QSFP: 17 : RESETL = false
2024-05-06 12:05:44.631210 DEBUG BF_PLTFM QSFP: 18 : LPMODE = true
2024-05-06 12:05:44.632171 DEBUG BF_PLTFM QSFP: 18 : RESETL = false
2024-05-06 12:05:44.633130 DEBUG BF_PLTFM QSFP: 19 : LPMODE = true
2024-05-06 12:05:44.634092 DEBUG BF_PLTFM QSFP: 19 : RESETL = false
2024-05-06 12:05:44.635060 DEBUG BF_PLTFM QSFP: 20 : LPMODE = true
2024-05-06 12:05:44.636029 DEBUG BF_PLTFM QSFP: 20 : RESETL = false
2024-05-06 12:05:44.636991 DEBUG BF_PLTFM QSFP: 21 : LPMODE = true
2024-05-06 12:05:44.637952 DEBUG BF_PLTFM QSFP: 21 : RESETL = false
2024-05-06 12:05:44.638919 DEBUG BF_PLTFM QSFP: 22 : LPMODE = true
2024-05-06 12:05:44.639879 DEBUG BF_PLTFM QSFP: 22 : RESETL = false
2024-05-06 12:05:44.640840 DEBUG BF_PLTFM QSFP: 23 : LPMODE = true
2024-05-06 12:05:44.641802 DEBUG BF_PLTFM QSFP: 23 : RESETL = false
2024-05-06 12:05:44.642769 DEBUG BF_PLTFM QSFP: 24 : LPMODE = true
2024-05-06 12:05:44.643729 DEBUG BF_PLTFM QSFP: 24 : RESETL = false
2024-05-06 12:05:44.644693 DEBUG BF_PLTFM QSFP: 25 : LPMODE = true
2024-05-06 12:05:44.645664 DEBUG BF_PLTFM QSFP: 25 : RESETL = false
2024-05-06 12:05:44.646628 DEBUG BF_PLTFM QSFP: 26 : LPMODE = true
2024-05-06 12:05:44.647587 DEBUG BF_PLTFM QSFP: 26 : RESETL = false
2024-05-06 12:05:44.648562 DEBUG BF_PLTFM QSFP: 27 : LPMODE = true
2024-05-06 12:05:44.649522 DEBUG BF_PLTFM QSFP: 27 : RESETL = false
2024-05-06 12:05:44.650487 DEBUG BF_PLTFM QSFP: 28 : LPMODE = true
2024-05-06 12:05:44.651447 DEBUG BF_PLTFM QSFP: 28 : RESETL = false
2024-05-06 12:05:44.652410 DEBUG BF_PLTFM QSFP: 29 : LPMODE = true
2024-05-06 12:05:44.653372 DEBUG BF_PLTFM QSFP: 29 : RESETL = false
2024-05-06 12:05:44.654345 DEBUG BF_PLTFM QSFP: 30 : LPMODE = true
2024-05-06 12:05:44.655313 DEBUG BF_PLTFM QSFP: 30 : RESETL = false
2024-05-06 12:05:44.656272 DEBUG BF_PLTFM QSFP: 31 : LPMODE = true
2024-05-06 12:05:44.657234 DEBUG BF_PLTFM QSFP: 31 : RESETL = false
2024-05-06 12:05:44.658198 DEBUG BF_PLTFM QSFP: 32 : LPMODE = true
2024-05-06 12:05:44.659159 DEBUG BF_PLTFM QSFP: 32 : RESETL = false
2024-05-06 12:05:44.660117 DEBUG BF_PLTFM QSFP: 33 : LPMODE = true
2024-05-06 12:05:44.660139 DEBUG BF_PLTFM QSFP: 33 : RESETL = false
2024-05-06 12:05:44.660156 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2024-05-06 12:05:46.660744 DEBUG BF_DVM BF-SDE vesion: 9.2.0
2024-05-06 12:05:46.671081 INFO  BF_TM TM: Registered for device and port discovery
2024-05-06 12:05:46.692750 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2024-05-06 12:05:46.692971 DEBUG BF_LLD  Efuse settings:
2024-05-06 12:05:46.692979 DEBUG BF_LLD                0 : resubmit_disable
2024-05-06 12:05:46.692986 DEBUG BF_LLD                0 : mau_tcam_reduction
2024-05-06 12:05:46.692991 DEBUG BF_LLD                0 : mau_sram_reduction
2024-05-06 12:05:46.692997 DEBUG BF_LLD                0 : packet_generator_disable
2024-05-06 12:05:46.693001 DEBUG BF_LLD                5 : pipe_disable
2024-05-06 12:05:46.693006 DEBUG BF_LLD                0 : mau_stage_disable
2024-05-06 12:05:46.693011 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2024-05-06 12:05:46.693018 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2024-05-06 12:05:46.693023 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2024-05-06 12:05:46.693028 DEBUG BF_LLD                0 : port_speed_reduction
2024-05-06 12:05:46.693032 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2024-05-06 12:05:46.693039 DEBUG BF_LLD                0 : pcie_lane_reduction
2024-05-06 12:05:46.693043 DEBUG BF_LLD                0 : baresync_disable
2024-05-06 12:05:46.693048 DEBUG BF_LLD                0 : frequency_reduction
2024-05-06 12:05:46.693053 DEBUG BF_LLD                0 : frequency_check_disable
2024-05-06 12:05:46.693059 DEBUG BF_LLD                0 : versioning
2024-05-06 12:05:46.693063 DEBUG BF_LLD                8 : chip_part_number
2024-05-06 12:05:46.693068 DEBUG BF_LLD                1 : part_revision_number
2024-05-06 12:05:46.693073 DEBUG BF_LLD                0 : package_id
2024-05-06 12:05:46.693079 DEBUG BF_LLD 70283870e9cc5085 : chip_id
2024-05-06 12:05:46.693084 DEBUG BF_LLD              702 : pmro_and_skew
2024-05-06 12:05:46.693088 DEBUG BF_LLD                5 : voltage_scaling
2024-05-06 12:05:46.693096 DEBUG BF_LLD Wafer-id: PBF988-W14-X10-Y7
2024-05-06 12:05:46.693105 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2024-05-06 12:05:46.693125 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2024-05-06 12:05:46.801560 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1fc
2024-05-06 12:05:46.801614 DEBUG BF_LLD [Unreset] Done after 1 polls
2024-05-06 12:05:46.816847 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2024-05-06 12:05:46.816890 ERROR BF_DVM Program "multi_switch" Pipeline "pipe" cannot be assigned to device 0 pipe 2, only 2 pipe(s) available
2024-05-06 12:05:46.816971 ERROR BF_DVM Program "multi_switch" Pipeline "pipe1" cannot be assigned to device 0 pipe 3, only 2 pipe(s) available
2024-05-06 12:08:14.502325 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 1/0 : Object not found (6)
2024-05-06 12:08:14.503035 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 2/0 : Object not found (6)
2024-05-06 12:08:14.503578 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 15/0 : Object not found (6)
2024-05-06 12:08:14.503929 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 16/0 : Object not found (6)
2024-05-06 12:08:14.505093 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 17/0 : Object not found (6)
2024-05-06 12:08:42.104274 ERROR BF_PM bf_pm_port_front_panel_port_to_dev_port_get:3271 Unable to get the dev port for dev : 0 : front port 18/0 : Object not found (6)
2024-05-06 14:47:35.787407 DEBUG BF_PLTFM Platform-mgr started 

2024-05-06 14:47:35.793173 DEBUG BF_PLTFM Checking path /tmp/.bf_platform_ingrasys
2024-05-06 14:47:35.801110 DEBUG BF_PLTFM Checking path /sys/bus/i2c/devices/0-0051/eeprom
2024-05-06 14:47:35.951167 DEBUG BF_PLTFM The platform ingrasys s9180_32x has been detected (1)
bd_id: 0x9180

2024-05-06 14:47:35.951408 DEBUG BF_PLTFM Parsing EEPROM DATA ...

2024-05-06 14:47:35.953956 DEBUG BF_PLTFM [sonic] prepare init spi

2024-05-06 14:47:35.954062 DEBUG BF_PLTFM Ready to init qsfp on platform ingrasys: 9180

2024-05-06 14:47:35.954138 DEBUG BF_PLTFM GPIO BASE is 256

2024-05-06 14:47:35.954301 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2024-05-06 14:47:35.954987 DEBUG BF_PLTFM num_ports=33
2024-05-06 14:47:35.955053 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2024-05-06 14:47:35.955106 DEBUG BF_PLTFM QSFP:  1 : RESETL = true
2024-05-06 14:47:35.956130 DEBUG BF_PLTFM QSFP:  2 : RESETL = true
2024-05-06 14:47:35.957116 DEBUG BF_PLTFM QSFP:  3 : RESETL = true
2024-05-06 14:47:35.958097 DEBUG BF_PLTFM QSFP:  4 : RESETL = true
2024-05-06 14:47:35.959088 DEBUG BF_PLTFM QSFP:  5 : RESETL = true
2024-05-06 14:47:35.960067 DEBUG BF_PLTFM QSFP:  6 : RESETL = true
2024-05-06 14:47:35.961055 DEBUG BF_PLTFM QSFP:  7 : RESETL = true
2024-05-06 14:47:35.962050 DEBUG BF_PLTFM QSFP:  8 : RESETL = true
2024-05-06 14:47:35.963061 DEBUG BF_PLTFM QSFP:  9 : RESETL = true
2024-05-06 14:47:35.964050 DEBUG BF_PLTFM QSFP: 10 : RESETL = true
2024-05-06 14:47:35.965043 DEBUG BF_PLTFM QSFP: 11 : RESETL = true
2024-05-06 14:47:35.966044 DEBUG BF_PLTFM QSFP: 12 : RESETL = true
2024-05-06 14:47:35.967045 DEBUG BF_PLTFM QSFP: 13 : RESETL = true
2024-05-06 14:47:35.968021 DEBUG BF_PLTFM QSFP: 14 : RESETL = true
2024-05-06 14:47:35.969015 DEBUG BF_PLTFM QSFP: 15 : RESETL = true
2024-05-06 14:47:35.969992 DEBUG BF_PLTFM QSFP: 16 : RESETL = true
2024-05-06 14:47:35.970964 DEBUG BF_PLTFM QSFP: 17 : RESETL = true
2024-05-06 14:47:35.971941 DEBUG BF_PLTFM QSFP: 18 : RESETL = true
2024-05-06 14:47:35.972904 DEBUG BF_PLTFM QSFP: 19 : RESETL = true
2024-05-06 14:47:35.973883 DEBUG BF_PLTFM QSFP: 20 : RESETL = true
2024-05-06 14:47:35.974871 DEBUG BF_PLTFM QSFP: 21 : RESETL = true
2024-05-06 14:47:35.975849 DEBUG BF_PLTFM QSFP: 22 : RESETL = true
2024-05-06 14:47:35.976819 DEBUG BF_PLTFM QSFP: 23 : RESETL = true
2024-05-06 14:47:35.977809 DEBUG BF_PLTFM QSFP: 24 : RESETL = true
2024-05-06 14:47:35.978807 DEBUG BF_PLTFM QSFP: 25 : RESETL = true
2024-05-06 14:47:35.979799 DEBUG BF_PLTFM QSFP: 26 : RESETL = true
2024-05-06 14:47:35.980772 DEBUG BF_PLTFM QSFP: 27 : RESETL = true
2024-05-06 14:47:35.981757 DEBUG BF_PLTFM QSFP: 28 : RESETL = true
2024-05-06 14:47:35.982740 DEBUG BF_PLTFM QSFP: 29 : RESETL = true
2024-05-06 14:47:35.983729 DEBUG BF_PLTFM QSFP: 30 : RESETL = true
2024-05-06 14:47:35.984709 DEBUG BF_PLTFM QSFP: 31 : RESETL = true
2024-05-06 14:47:35.985705 DEBUG BF_PLTFM QSFP: 32 : RESETL = true
2024-05-06 14:47:35.986692 DEBUG BF_PLTFM QSFP: 33 : RESETL = true
2024-05-06 14:47:35.987798 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2024-05-06 14:47:35.987831 DEBUG BF_PLTFM QSFP:  1 : LPMODE = true
2024-05-06 14:47:35.988825 DEBUG BF_PLTFM QSFP:  1 : RESETL = false
2024-05-06 14:47:35.989811 DEBUG BF_PLTFM QSFP:  2 : LPMODE = true
2024-05-06 14:47:35.990810 DEBUG BF_PLTFM QSFP:  2 : RESETL = false
2024-05-06 14:47:35.991788 DEBUG BF_PLTFM QSFP:  3 : LPMODE = true
2024-05-06 14:47:35.992765 DEBUG BF_PLTFM QSFP:  3 : RESETL = false
2024-05-06 14:47:35.993749 DEBUG BF_PLTFM QSFP:  4 : LPMODE = true
2024-05-06 14:47:35.994727 DEBUG BF_PLTFM QSFP:  4 : RESETL = false
2024-05-06 14:47:35.995706 DEBUG BF_PLTFM QSFP:  5 : LPMODE = true
2024-05-06 14:47:35.996687 DEBUG BF_PLTFM QSFP:  5 : RESETL = false
2024-05-06 14:47:35.997677 DEBUG BF_PLTFM QSFP:  6 : LPMODE = true
2024-05-06 14:47:35.998663 DEBUG BF_PLTFM QSFP:  6 : RESETL = false
2024-05-06 14:47:35.999653 DEBUG BF_PLTFM QSFP:  7 : LPMODE = true
2024-05-06 14:47:36.000634 DEBUG BF_PLTFM QSFP:  7 : RESETL = false
2024-05-06 14:47:36.001655 DEBUG BF_PLTFM QSFP:  8 : LPMODE = true
2024-05-06 14:47:36.002636 DEBUG BF_PLTFM QSFP:  8 : RESETL = false
2024-05-06 14:47:36.003618 DEBUG BF_PLTFM QSFP:  9 : LPMODE = true
2024-05-06 14:47:36.004597 DEBUG BF_PLTFM QSFP:  9 : RESETL = false
2024-05-06 14:47:36.005579 DEBUG BF_PLTFM QSFP: 10 : LPMODE = true
2024-05-06 14:47:36.006557 DEBUG BF_PLTFM QSFP: 10 : RESETL = false
2024-05-06 14:47:36.007534 DEBUG BF_PLTFM QSFP: 11 : LPMODE = true
2024-05-06 14:47:36.008511 DEBUG BF_PLTFM QSFP: 11 : RESETL = false
2024-05-06 14:47:36.009490 DEBUG BF_PLTFM QSFP: 12 : LPMODE = true
2024-05-06 14:47:36.010469 DEBUG BF_PLTFM QSFP: 12 : RESETL = false
2024-05-06 14:47:36.011449 DEBUG BF_PLTFM QSFP: 13 : LPMODE = true
2024-05-06 14:47:36.012429 DEBUG BF_PLTFM QSFP: 13 : RESETL = false
2024-05-06 14:47:36.013412 DEBUG BF_PLTFM QSFP: 14 : LPMODE = true
2024-05-06 14:47:36.014396 DEBUG BF_PLTFM QSFP: 14 : RESETL = false
2024-05-06 14:47:36.015373 DEBUG BF_PLTFM QSFP: 15 : LPMODE = true
2024-05-06 14:47:36.016366 DEBUG BF_PLTFM QSFP: 15 : RESETL = false
2024-05-06 14:47:36.017359 DEBUG BF_PLTFM QSFP: 16 : LPMODE = true
2024-05-06 14:47:36.018350 DEBUG BF_PLTFM QSFP: 16 : RESETL = false
2024-05-06 14:47:36.019345 DEBUG BF_PLTFM QSFP: 17 : LPMODE = true
2024-05-06 14:47:36.020339 DEBUG BF_PLTFM QSFP: 17 : RESETL = false
2024-05-06 14:47:36.021335 DEBUG BF_PLTFM QSFP: 18 : LPMODE = true
2024-05-06 14:47:36.022325 DEBUG BF_PLTFM QSFP: 18 : RESETL = false
2024-05-06 14:47:36.023314 DEBUG BF_PLTFM QSFP: 19 : LPMODE = true
2024-05-06 14:47:36.024306 DEBUG BF_PLTFM QSFP: 19 : RESETL = false
2024-05-06 14:47:36.025300 DEBUG BF_PLTFM QSFP: 20 : LPMODE = true
2024-05-06 14:47:36.026276 DEBUG BF_PLTFM QSFP: 20 : RESETL = false
2024-05-06 14:47:36.027254 DEBUG BF_PLTFM QSFP: 21 : LPMODE = true
2024-05-06 14:47:36.028234 DEBUG BF_PLTFM QSFP: 21 : RESETL = false
2024-05-06 14:47:36.029216 DEBUG BF_PLTFM QSFP: 22 : LPMODE = true
2024-05-06 14:47:36.030194 DEBUG BF_PLTFM QSFP: 22 : RESETL = false
2024-05-06 14:47:36.031173 DEBUG BF_PLTFM QSFP: 23 : LPMODE = true
2024-05-06 14:47:36.032149 DEBUG BF_PLTFM QSFP: 23 : RESETL = false
2024-05-06 14:47:36.033130 DEBUG BF_PLTFM QSFP: 24 : LPMODE = true
2024-05-06 14:47:36.034107 DEBUG BF_PLTFM QSFP: 24 : RESETL = false
2024-05-06 14:47:36.035088 DEBUG BF_PLTFM QSFP: 25 : LPMODE = true
2024-05-06 14:47:36.036065 DEBUG BF_PLTFM QSFP: 25 : RESETL = false
2024-05-06 14:47:36.037063 DEBUG BF_PLTFM QSFP: 26 : LPMODE = true
2024-05-06 14:47:36.038046 DEBUG BF_PLTFM QSFP: 26 : RESETL = false
2024-05-06 14:47:36.039035 DEBUG BF_PLTFM QSFP: 27 : LPMODE = true
2024-05-06 14:47:36.040020 DEBUG BF_PLTFM QSFP: 27 : RESETL = false
2024-05-06 14:47:36.040999 DEBUG BF_PLTFM QSFP: 28 : LPMODE = true
2024-05-06 14:47:36.041977 DEBUG BF_PLTFM QSFP: 28 : RESETL = false
2024-05-06 14:47:36.042957 DEBUG BF_PLTFM QSFP: 29 : LPMODE = true
2024-05-06 14:47:36.043935 DEBUG BF_PLTFM QSFP: 29 : RESETL = false
2024-05-06 14:47:36.044918 DEBUG BF_PLTFM QSFP: 30 : LPMODE = true
2024-05-06 14:47:36.045898 DEBUG BF_PLTFM QSFP: 30 : RESETL = false
2024-05-06 14:47:36.046876 DEBUG BF_PLTFM QSFP: 31 : LPMODE = true
2024-05-06 14:47:36.047854 DEBUG BF_PLTFM QSFP: 31 : RESETL = false
2024-05-06 14:47:36.048837 DEBUG BF_PLTFM QSFP: 32 : LPMODE = true
2024-05-06 14:47:36.049816 DEBUG BF_PLTFM QSFP: 32 : RESETL = false
2024-05-06 14:47:36.050811 DEBUG BF_PLTFM QSFP: 33 : LPMODE = true
2024-05-06 14:47:36.050845 DEBUG BF_PLTFM QSFP: 33 : RESETL = false
2024-05-06 14:47:36.050868 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2024-05-06 14:47:38.051441 DEBUG BF_DVM BF-SDE vesion: 9.2.0
2024-05-06 14:47:38.062733 INFO  BF_TM TM: Registered for device and port discovery
2024-05-06 14:47:38.087096 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2024-05-06 14:47:38.087331 DEBUG BF_LLD  Efuse settings:
2024-05-06 14:47:38.087340 DEBUG BF_LLD                0 : resubmit_disable
2024-05-06 14:47:38.087347 DEBUG BF_LLD                0 : mau_tcam_reduction
2024-05-06 14:47:38.087352 DEBUG BF_LLD                0 : mau_sram_reduction
2024-05-06 14:47:38.087358 DEBUG BF_LLD                0 : packet_generator_disable
2024-05-06 14:47:38.087362 DEBUG BF_LLD                5 : pipe_disable
2024-05-06 14:47:38.087368 DEBUG BF_LLD                0 : mau_stage_disable
2024-05-06 14:47:38.087373 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2024-05-06 14:47:38.087388 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2024-05-06 14:47:38.087394 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2024-05-06 14:47:38.087399 DEBUG BF_LLD                0 : port_speed_reduction
2024-05-06 14:47:38.087403 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2024-05-06 14:47:38.087409 DEBUG BF_LLD                0 : pcie_lane_reduction
2024-05-06 14:47:38.087413 DEBUG BF_LLD                0 : baresync_disable
2024-05-06 14:47:38.087418 DEBUG BF_LLD                0 : frequency_reduction
2024-05-06 14:47:38.087423 DEBUG BF_LLD                0 : frequency_check_disable
2024-05-06 14:47:38.087428 DEBUG BF_LLD                0 : versioning
2024-05-06 14:47:38.087433 DEBUG BF_LLD                8 : chip_part_number
2024-05-06 14:47:38.087437 DEBUG BF_LLD                1 : part_revision_number
2024-05-06 14:47:38.087460 DEBUG BF_LLD                0 : package_id
2024-05-06 14:47:38.087466 DEBUG BF_LLD 70283870e9cc5085 : chip_id
2024-05-06 14:47:38.087471 DEBUG BF_LLD              702 : pmro_and_skew
2024-05-06 14:47:38.087476 DEBUG BF_LLD                5 : voltage_scaling
2024-05-06 14:47:38.087484 DEBUG BF_LLD Wafer-id: PBF988-W14-X10-Y7
2024-05-06 14:47:38.087492 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2024-05-06 14:47:38.087512 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2024-05-06 14:47:38.195911 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1fc
2024-05-06 14:47:38.195987 DEBUG BF_LLD [Unreset] Done after 1 polls
2024-05-06 14:47:38.210836 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2024-05-06 14:47:38.210880 ERROR BF_DVM Program "multi_switch" Pipeline "pipe" cannot be assigned to device 0 pipe 2, only 2 pipe(s) available
2024-05-06 14:47:38.210947 ERROR BF_DVM Program "multi_switch" Pipeline "pipe1" cannot be assigned to device 0 pipe 3, only 2 pipe(s) available
2024-05-06 17:31:58.506879 DEBUG BF_PLTFM Platform-mgr started 

2024-05-06 17:31:58.512248 DEBUG BF_PLTFM Checking path /tmp/.bf_platform_ingrasys
2024-05-06 17:31:58.520563 DEBUG BF_PLTFM Checking path /sys/bus/i2c/devices/0-0051/eeprom
2024-05-06 17:31:58.670268 DEBUG BF_PLTFM The platform ingrasys s9180_32x has been detected (1)
bd_id: 0x9180

2024-05-06 17:31:58.670489 DEBUG BF_PLTFM Parsing EEPROM DATA ...

2024-05-06 17:31:58.673184 DEBUG BF_PLTFM [sonic] prepare init spi

2024-05-06 17:31:58.673285 DEBUG BF_PLTFM Ready to init qsfp on platform ingrasys: 9180

2024-05-06 17:31:58.673347 DEBUG BF_PLTFM GPIO BASE is 256

2024-05-06 17:31:58.673485 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2024-05-06 17:31:58.673976 DEBUG BF_PLTFM num_ports=33
2024-05-06 17:31:58.674025 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2024-05-06 17:31:58.674070 DEBUG BF_PLTFM QSFP:  1 : RESETL = true
2024-05-06 17:31:58.675070 DEBUG BF_PLTFM QSFP:  2 : RESETL = true
2024-05-06 17:31:58.676054 DEBUG BF_PLTFM QSFP:  3 : RESETL = true
2024-05-06 17:31:58.677053 DEBUG BF_PLTFM QSFP:  4 : RESETL = true
2024-05-06 17:31:58.678043 DEBUG BF_PLTFM QSFP:  5 : RESETL = true
2024-05-06 17:31:58.679023 DEBUG BF_PLTFM QSFP:  6 : RESETL = true
2024-05-06 17:31:58.679991 DEBUG BF_PLTFM QSFP:  7 : RESETL = true
2024-05-06 17:31:58.680959 DEBUG BF_PLTFM QSFP:  8 : RESETL = true
2024-05-06 17:31:58.681933 DEBUG BF_PLTFM QSFP:  9 : RESETL = true
2024-05-06 17:31:58.682900 DEBUG BF_PLTFM QSFP: 10 : RESETL = true
2024-05-06 17:31:58.683868 DEBUG BF_PLTFM QSFP: 11 : RESETL = true
2024-05-06 17:31:58.684837 DEBUG BF_PLTFM QSFP: 12 : RESETL = true
2024-05-06 17:31:58.685807 DEBUG BF_PLTFM QSFP: 13 : RESETL = true
2024-05-06 17:31:58.686785 DEBUG BF_PLTFM QSFP: 14 : RESETL = true
2024-05-06 17:31:58.687761 DEBUG BF_PLTFM QSFP: 15 : RESETL = true
2024-05-06 17:31:58.688723 DEBUG BF_PLTFM QSFP: 16 : RESETL = true
2024-05-06 17:31:58.689706 DEBUG BF_PLTFM QSFP: 17 : RESETL = true
2024-05-06 17:31:58.690674 DEBUG BF_PLTFM QSFP: 18 : RESETL = true
2024-05-06 17:31:58.691659 DEBUG BF_PLTFM QSFP: 19 : RESETL = true
2024-05-06 17:31:58.692628 DEBUG BF_PLTFM QSFP: 20 : RESETL = true
2024-05-06 17:31:58.693593 DEBUG BF_PLTFM QSFP: 21 : RESETL = true
2024-05-06 17:31:58.694557 DEBUG BF_PLTFM QSFP: 22 : RESETL = true
2024-05-06 17:31:58.695534 DEBUG BF_PLTFM QSFP: 23 : RESETL = true
2024-05-06 17:31:58.696500 DEBUG BF_PLTFM QSFP: 24 : RESETL = true
2024-05-06 17:31:58.697474 DEBUG BF_PLTFM QSFP: 25 : RESETL = true
2024-05-06 17:31:58.698440 DEBUG BF_PLTFM QSFP: 26 : RESETL = true
2024-05-06 17:31:58.699411 DEBUG BF_PLTFM QSFP: 27 : RESETL = true
2024-05-06 17:31:58.700377 DEBUG BF_PLTFM QSFP: 28 : RESETL = true
2024-05-06 17:31:58.701365 DEBUG BF_PLTFM QSFP: 29 : RESETL = true
2024-05-06 17:31:58.702338 DEBUG BF_PLTFM QSFP: 30 : RESETL = true
2024-05-06 17:31:58.703319 DEBUG BF_PLTFM QSFP: 31 : RESETL = true
2024-05-06 17:31:58.704299 DEBUG BF_PLTFM QSFP: 32 : RESETL = true
2024-05-06 17:31:58.705270 DEBUG BF_PLTFM QSFP: 33 : RESETL = true
2024-05-06 17:31:58.706370 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2024-05-06 17:31:58.706413 DEBUG BF_PLTFM QSFP:  1 : LPMODE = true
2024-05-06 17:31:58.707397 DEBUG BF_PLTFM QSFP:  1 : RESETL = false
2024-05-06 17:31:58.708368 DEBUG BF_PLTFM QSFP:  2 : LPMODE = true
2024-05-06 17:31:58.709344 DEBUG BF_PLTFM QSFP:  2 : RESETL = false
2024-05-06 17:31:58.710320 DEBUG BF_PLTFM QSFP:  3 : LPMODE = true
2024-05-06 17:31:58.711300 DEBUG BF_PLTFM QSFP:  3 : RESETL = false
2024-05-06 17:31:58.712272 DEBUG BF_PLTFM QSFP:  4 : LPMODE = true
2024-05-06 17:31:58.713240 DEBUG BF_PLTFM QSFP:  4 : RESETL = false
2024-05-06 17:31:58.714204 DEBUG BF_PLTFM QSFP:  5 : LPMODE = true
2024-05-06 17:31:58.715171 DEBUG BF_PLTFM QSFP:  5 : RESETL = false
2024-05-06 17:31:58.716141 DEBUG BF_PLTFM QSFP:  6 : LPMODE = true
2024-05-06 17:31:58.717109 DEBUG BF_PLTFM QSFP:  6 : RESETL = false
2024-05-06 17:31:58.718073 DEBUG BF_PLTFM QSFP:  7 : LPMODE = true
2024-05-06 17:31:58.719046 DEBUG BF_PLTFM QSFP:  7 : RESETL = false
2024-05-06 17:31:58.720032 DEBUG BF_PLTFM QSFP:  8 : LPMODE = true
2024-05-06 17:31:58.721001 DEBUG BF_PLTFM QSFP:  8 : RESETL = false
2024-05-06 17:31:58.721970 DEBUG BF_PLTFM QSFP:  9 : LPMODE = true
2024-05-06 17:31:58.722937 DEBUG BF_PLTFM QSFP:  9 : RESETL = false
2024-05-06 17:31:58.723907 DEBUG BF_PLTFM QSFP: 10 : LPMODE = true
2024-05-06 17:31:58.724873 DEBUG BF_PLTFM QSFP: 10 : RESETL = false
2024-05-06 17:31:58.725838 DEBUG BF_PLTFM QSFP: 11 : LPMODE = true
2024-05-06 17:31:58.726804 DEBUG BF_PLTFM QSFP: 11 : RESETL = false
2024-05-06 17:31:58.727775 DEBUG BF_PLTFM QSFP: 12 : LPMODE = true
2024-05-06 17:31:58.728741 DEBUG BF_PLTFM QSFP: 12 : RESETL = false
2024-05-06 17:31:58.729704 DEBUG BF_PLTFM QSFP: 13 : LPMODE = true
2024-05-06 17:31:58.730672 DEBUG BF_PLTFM QSFP: 13 : RESETL = false
2024-05-06 17:31:58.731640 DEBUG BF_PLTFM QSFP: 14 : LPMODE = true
2024-05-06 17:31:58.732606 DEBUG BF_PLTFM QSFP: 14 : RESETL = false
2024-05-06 17:31:58.733571 DEBUG BF_PLTFM QSFP: 15 : LPMODE = true
2024-05-06 17:31:58.734537 DEBUG BF_PLTFM QSFP: 15 : RESETL = false
2024-05-06 17:31:58.735524 DEBUG BF_PLTFM QSFP: 16 : LPMODE = true
2024-05-06 17:31:58.736492 DEBUG BF_PLTFM QSFP: 16 : RESETL = false
2024-05-06 17:31:58.737458 DEBUG BF_PLTFM QSFP: 17 : LPMODE = true
2024-05-06 17:31:58.738428 DEBUG BF_PLTFM QSFP: 17 : RESETL = false
2024-05-06 17:31:58.739407 DEBUG BF_PLTFM QSFP: 18 : LPMODE = true
2024-05-06 17:31:58.740373 DEBUG BF_PLTFM QSFP: 18 : RESETL = false
2024-05-06 17:31:58.741348 DEBUG BF_PLTFM QSFP: 19 : LPMODE = true
2024-05-06 17:31:58.742326 DEBUG BF_PLTFM QSFP: 19 : RESETL = false
2024-05-06 17:31:58.743309 DEBUG BF_PLTFM QSFP: 20 : LPMODE = true
2024-05-06 17:31:58.744277 DEBUG BF_PLTFM QSFP: 20 : RESETL = false
2024-05-06 17:31:58.745241 DEBUG BF_PLTFM QSFP: 21 : LPMODE = true
2024-05-06 17:31:58.746209 DEBUG BF_PLTFM QSFP: 21 : RESETL = false
2024-05-06 17:31:58.747183 DEBUG BF_PLTFM QSFP: 22 : LPMODE = true
2024-05-06 17:31:58.748149 DEBUG BF_PLTFM QSFP: 22 : RESETL = false
2024-05-06 17:31:58.749113 DEBUG BF_PLTFM QSFP: 23 : LPMODE = true
2024-05-06 17:31:58.750078 DEBUG BF_PLTFM QSFP: 23 : RESETL = false
2024-05-06 17:31:58.751052 DEBUG BF_PLTFM QSFP: 24 : LPMODE = true
2024-05-06 17:31:58.752030 DEBUG BF_PLTFM QSFP: 24 : RESETL = false
2024-05-06 17:31:58.752999 DEBUG BF_PLTFM QSFP: 25 : LPMODE = true
2024-05-06 17:31:58.753967 DEBUG BF_PLTFM QSFP: 25 : RESETL = false
2024-05-06 17:31:58.754938 DEBUG BF_PLTFM QSFP: 26 : LPMODE = true
2024-05-06 17:31:58.755905 DEBUG BF_PLTFM QSFP: 26 : RESETL = false
2024-05-06 17:31:58.756870 DEBUG BF_PLTFM QSFP: 27 : LPMODE = true
2024-05-06 17:31:58.757836 DEBUG BF_PLTFM QSFP: 27 : RESETL = false
2024-05-06 17:31:58.758808 DEBUG BF_PLTFM QSFP: 28 : LPMODE = true
2024-05-06 17:31:58.759776 DEBUG BF_PLTFM QSFP: 28 : RESETL = false
2024-05-06 17:31:58.760743 DEBUG BF_PLTFM QSFP: 29 : LPMODE = true
2024-05-06 17:31:58.761711 DEBUG BF_PLTFM QSFP: 29 : RESETL = false
2024-05-06 17:31:58.762685 DEBUG BF_PLTFM QSFP: 30 : LPMODE = true
2024-05-06 17:31:58.763662 DEBUG BF_PLTFM QSFP: 30 : RESETL = false
2024-05-06 17:31:58.764629 DEBUG BF_PLTFM QSFP: 31 : LPMODE = true
2024-05-06 17:31:58.765594 DEBUG BF_PLTFM QSFP: 31 : RESETL = false
2024-05-06 17:31:58.766567 DEBUG BF_PLTFM QSFP: 32 : LPMODE = true
2024-05-06 17:31:58.767532 DEBUG BF_PLTFM QSFP: 32 : RESETL = false
2024-05-06 17:31:58.768496 DEBUG BF_PLTFM QSFP: 33 : LPMODE = true
2024-05-06 17:31:58.768522 DEBUG BF_PLTFM QSFP: 33 : RESETL = false
2024-05-06 17:31:58.768538 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2024-05-06 17:32:00.769151 DEBUG BF_DVM BF-SDE vesion: 9.2.0
2024-05-06 17:32:00.778347 INFO  BF_TM TM: Registered for device and port discovery
2024-05-06 17:32:00.800258 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2024-05-06 17:32:00.800527 DEBUG BF_LLD  Efuse settings:
2024-05-06 17:32:00.800541 DEBUG BF_LLD                0 : resubmit_disable
2024-05-06 17:32:00.800551 DEBUG BF_LLD                0 : mau_tcam_reduction
2024-05-06 17:32:00.800559 DEBUG BF_LLD                0 : mau_sram_reduction
2024-05-06 17:32:00.800569 DEBUG BF_LLD                0 : packet_generator_disable
2024-05-06 17:32:00.800575 DEBUG BF_LLD                5 : pipe_disable
2024-05-06 17:32:00.800583 DEBUG BF_LLD                0 : mau_stage_disable
2024-05-06 17:32:00.800589 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2024-05-06 17:32:00.800598 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2024-05-06 17:32:00.800605 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2024-05-06 17:32:00.800612 DEBUG BF_LLD                0 : port_speed_reduction
2024-05-06 17:32:00.800619 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2024-05-06 17:32:00.800628 DEBUG BF_LLD                0 : pcie_lane_reduction
2024-05-06 17:32:00.800635 DEBUG BF_LLD                0 : baresync_disable
2024-05-06 17:32:00.800642 DEBUG BF_LLD                0 : frequency_reduction
2024-05-06 17:32:00.800649 DEBUG BF_LLD                0 : frequency_check_disable
2024-05-06 17:32:00.800657 DEBUG BF_LLD                0 : versioning
2024-05-06 17:32:00.800676 DEBUG BF_LLD                8 : chip_part_number
2024-05-06 17:32:00.800683 DEBUG BF_LLD                1 : part_revision_number
2024-05-06 17:32:00.800690 DEBUG BF_LLD                0 : package_id
2024-05-06 17:32:00.800698 DEBUG BF_LLD 70283870e9cc5085 : chip_id
2024-05-06 17:32:00.800705 DEBUG BF_LLD              702 : pmro_and_skew
2024-05-06 17:32:00.800712 DEBUG BF_LLD                5 : voltage_scaling
2024-05-06 17:32:00.800724 DEBUG BF_LLD Wafer-id: PBF988-W14-X10-Y7
2024-05-06 17:32:00.800736 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2024-05-06 17:32:00.800763 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2024-05-06 17:32:00.909106 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1fc
2024-05-06 17:32:00.909177 DEBUG BF_LLD [Unreset] Done after 1 polls
2024-05-06 17:32:00.926944 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2024-05-06 17:32:00.926996 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2024-05-06 17:32:00.927009 DEBUG BF_PORT port_mgr_tof1_dev_add:80:0
2024-05-06 17:32:00.927022 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2024-05-06 17:32:00.927059 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2024-05-06 17:32:00.927068 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2024-05-06 17:32:00.927075 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2024-05-06 17:32:00.927089 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 1.220000
2024-05-06 17:32:00.929435 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2024-05-06 17:32:00.929558 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2024-05-06 17:32:00.929572 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2024-05-06 17:32:00.929592 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 17:32:00.929659 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2024-05-06 17:32:00.929718 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2024-05-06 17:32:00.929729 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 17:32:00.929792 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2024-05-06 17:32:00.929853 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2024-05-06 17:32:00.929862 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 17:32:00.929926 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2024-05-06 17:32:00.929985 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2024-05-06 17:32:00.929997 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 17:32:00.930061 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2024-05-06 17:32:00.937000 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2024-05-06 17:32:00.937018 DEBUG BF_PORT SDS:         : FW path: /root/bf-sde-9.2.0/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2024-05-06 17:32:00.937028 DEBUG BF_PORT SDS:         : FW ver : 1091
2024-05-06 17:32:00.938718 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2024-05-06 17:32:00.938795 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2024-05-06 17:32:00.938861 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2024-05-06 17:32:00.938932 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2024-05-06 17:32:00.938945 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2024-05-06 17:32:00.938955 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 17:32:00.939020 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939088 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939153 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2024-05-06 17:32:00.939163 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2024-05-06 17:32:00.939173 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 17:32:00.939241 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939320 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939388 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2024-05-06 17:32:00.939400 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2024-05-06 17:32:00.939411 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 17:32:00.939476 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939540 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2024-05-06 17:32:00.939606 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2024-05-06 17:32:00.939619 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2024-05-06 17:32:00.939628 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 17:32:00.939692 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2024-05-06 17:32:01.432919 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2024-05-06 17:32:01.433016 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2024-05-06 17:32:01.433082 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2024-05-06 17:32:01.433147 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2024-05-06 17:32:01.932333 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2024-05-06 17:32:01.932357 DEBUG BF_PORT SDS:         : FW path: /root/bf-sde-9.2.0/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2024-05-06 17:32:01.932365 DEBUG BF_PORT SDS:         : FW ver : 1091
2024-05-06 17:32:04.782500 INFO  BF_TM New device discovered... start TM init
2024-05-06 17:32:04.782564 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2024-05-06 17:32:04.782575 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2024-05-06 17:32:04.782605 INFO  BF_TM PPG Structures initialized
2024-05-06 17:32:04.782805 INFO  BF_TM TM on device 0 is ready for hw configurations
2024-05-06 17:32:04.782818 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2024-05-06 17:32:04.782827 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2024-05-06 17:32:04.782833 INFO  BF_TM TM: Configuring Tofino TM with default setting
2024-05-06 17:32:04.782839 INFO  BF_TM TM: Cells for 2 pkts - 40
2024-05-06 17:32:04.782846 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2024-05-06 17:32:04.782853 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2024-05-06 17:32:04.782859 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2024-05-06 17:32:04.782865 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2024-05-06 17:32:04.782871 INFO  BF_TM TM: Ingress Skid pool size - 0
2024-05-06 17:32:04.782878 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2024-05-06 17:32:04.782884 INFO  BF_TM TM: Egress Q GMin limit - 20
2024-05-06 17:32:04.782890 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2024-05-06 17:32:04.782896 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2024-05-06 17:32:04.782904 INFO  BF_TM TM: Egress AP pool0 size - 30284
2024-05-06 17:32:04.782909 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2024-05-06 17:32:04.782916 INFO  BF_TM TM: Egress Mirror pool size - 1460
2024-05-06 17:32:04.782922 INFO  BF_TM TM: Egress UC CT size  - 4096
2024-05-06 17:32:04.782929 INFO  BF_TM TM: Egress MC CT size  - 8192
2024-05-06 17:32:04.782940 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2024-05-06 17:32:04.782948 INFO  BF_TM CAA block Ready
2024-05-06 17:32:04.782956 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2024-05-06 17:32:04.782963 INFO  BF_TM CLC.CLM block Ready
2024-05-06 17:32:04.782970 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2024-05-06 17:32:04.782978 INFO  BF_TM QLC block[1] Ready Status = 0xf
2024-05-06 17:32:04.782984 INFO  BF_TM QLC block Ready
2024-05-06 17:32:04.782992 INFO  BF_TM PSC block Ready Status = 0xffffffff
2024-05-06 17:32:04.782998 INFO  BF_TM PSC block Ready
2024-05-06 17:32:04.783009 INFO  BF_TM Wac Mem init Done Status = 0x1
2024-05-06 17:32:04.783026 INFO  BF_TM Wac Mem init Complete 
2024-05-06 17:32:04.783035 INFO  BF_TM Qac Mem init Done Status = 0x1
2024-05-06 17:32:04.783041 INFO  BF_TM Qac Mem init Complete 
2024-05-06 17:32:04.783047 INFO  BF_TM SCH Mem init Complete 
2024-05-06 17:32:04.783054 INFO  BF_TM PRC Map Mem init done status = 0x1
2024-05-06 17:32:04.783061 INFO  BF_TM PRC Map Mem init Complete 
2024-05-06 17:32:04.783113 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2024-05-06 17:32:04.783125 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783132 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783139 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783146 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783152 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783158 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783166 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783172 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2024-05-06 17:32:04.783180 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2024-05-06 17:32:04.783642 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2024-05-06 17:32:04.783663 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2024-05-06 17:32:04.783673 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2024-05-06 17:32:04.786022 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2024-05-06 17:32:04.786192 INFO  BF_TM TM on device 0 start interrupt processing
2024-05-06 17:32:04.786202 INFO  BF_TM TM: device 0, device type set to ASIC
2024-05-06 17:32:04.786383 DEBUG BF_TM TM: tm_start_cached_counters_timer:716 counter TIMER_START running dev 0 timer state 1
2024-05-06 17:32:04.786403 INFO  BF_TM TM on device 0 successfully initialized and configured
2024-05-06 17:32:04.787544 DEBUG BF_PORT SDS : 23/ 0 : 0: 38:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787591 DEBUG BF_PORT SDS : 24/ 0 : 0: 30:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787619 DEBUG BF_PORT SDS : 21/ 0 : 0: 28:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787645 DEBUG BF_PORT SDS : 22/ 0 : 0: 20:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787670 DEBUG BF_PORT SDS : 19/ 0 : 0: 18:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787701 DEBUG BF_PORT SDS : 20/ 0 : 0: 10:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787725 DEBUG BF_PORT SDS : 18/ 0 : 0:  8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787749 DEBUG BF_PORT SDS : 17/ 0 : 0:  0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787773 DEBUG BF_PORT SDS : 16/ 0 : 0:  4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787798 DEBUG BF_PORT SDS : 15/ 0 : 0:  c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787820 DEBUG BF_PORT SDS : 14/ 0 : 0: 14:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787844 DEBUG BF_PORT SDS : 13/ 0 : 0: 1c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787866 DEBUG BF_PORT SDS : 12/ 0 : 0: 24:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787897 DEBUG BF_PORT SDS : 11/ 0 : 0: 2c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787918 DEBUG BF_PORT SDS : 10/ 0 : 0: 34:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787938 DEBUG BF_PORT SDS : 9/ 0 : 0: 3c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787957 DEBUG BF_PORT SDS : 8/ 0 : 0: b8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.787982 DEBUG BF_PORT SDS : 7/ 0 : 0: b0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788001 DEBUG BF_PORT SDS : 6/ 0 : 0: a8:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788020 DEBUG BF_PORT SDS : 5/ 0 : 0: a0:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788039 DEBUG BF_PORT SDS : 4/ 0 : 0: 98:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788061 DEBUG BF_PORT SDS : 3/ 0 : 0: 90:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788079 DEBUG BF_PORT SDS : 2/ 0 : 0: 88:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788097 DEBUG BF_PORT SDS : 1/ 0 : 0: 80:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788126 DEBUG BF_PORT SDS : 32/ 0 : 0: 84:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788158 DEBUG BF_PORT SDS : 31/ 0 : 0: 8c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788187 DEBUG BF_PORT SDS : 30/ 0 : 0: 94:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788216 DEBUG BF_PORT SDS : 29/ 0 : 0: 9c:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788245 DEBUG BF_PORT SDS : 27/ 0 : 0: a4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788274 DEBUG BF_PORT SDS : 28/ 0 : 0: ac:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788299 DEBUG BF_PORT SDS : 25/ 0 : 0: b4:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788324 DEBUG BF_PORT SDS : 26/ 0 : 0: bc:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.788353 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <0, 1, 2, 3> : Tx: <0, 1, 2, 3>
2024-05-06 17:32:04.827432 DEBUG BF_PM pm_dev_add_serdes_init:1451 WARN: 0 : Failed to set RR lane count : rc=3
2024-05-06 17:32:04.970664 DEBUG BF_PLTFM QSFP:  3 : PRESENT
2024-05-06 17:32:05.052643 DEBUG BF_PLTFM QSFP:  3 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.053782 DEBUG BF_PLTFM QSFP:  4 : PRESENT
2024-05-06 17:32:05.114426 DEBUG BF_PLTFM QSFP:  4 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.115938 DEBUG BF_PLTFM QSFP: 13 : PRESENT
2024-05-06 17:32:05.178556 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.180764 DEBUG BF_PLTFM QSFP: 14 : PRESENT
2024-05-06 17:32:05.241688 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.243869 DEBUG BF_PLTFM QSFP: 15 : PRESENT
2024-05-06 17:32:05.295928 DEBUG BF_PLTFM QSFP: 15 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.297035 DEBUG BF_PLTFM QSFP: 16 : PRESENT
2024-05-06 17:32:05.349131 DEBUG BF_PLTFM QSFP: 16 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.350240 DEBUG BF_PLTFM QSFP: 17 : PRESENT
2024-05-06 17:32:05.402286 DEBUG BF_PLTFM QSFP: 17 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.403413 DEBUG BF_PLTFM QSFP: 18 : PRESENT
2024-05-06 17:32:05.455479 DEBUG BF_PLTFM QSFP: 18 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.456570 DEBUG BF_PLTFM QSFP: 19 : PRESENT
2024-05-06 17:32:05.538506 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.539606 DEBUG BF_PLTFM QSFP: 20 : PRESENT
2024-05-06 17:32:05.591697 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:32:05.591735 DEBUG BF_PLTFM Enable KR port 1 on 33/2
2024-05-06 17:32:05.591759 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:33/2:1(an_eligibility)
2024-05-06 17:32:05.591803 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:33/2:1(ready)
2024-05-06 17:32:05.591822 DEBUG BF_PLTFM krPortEn = 0x2
2024-05-06 17:32:05.591835 DEBUG BF_PLTFM Enable KR port 2 on 33/3
2024-05-06 17:32:05.591848 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:33/3:1(an_eligibility)
2024-05-06 17:32:05.591862 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:33/3:1(ready)
2024-05-06 17:32:05.591878 DEBUG BF_PLTFM krPortEn = 0x6
2024-05-06 17:32:05.591904 DEBUG BF_PLTFM bf_pm_cold_init:794 Bind QSFP Mgmt callback..
2024-05-06 17:32:05.592050 DEBUG BF_PLTFM pltfm_pm: port led blink thread initialized
2024-05-06 17:32:05.592256 DEBUG BF_PLTFM port_led_blink_run start..
2024-05-06 17:32:05.600833 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/0:1(an_eligibility)
2024-05-06 17:32:05.600931 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/0:1(ready)
2024-05-06 17:32:05.600949 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/1:1(an_eligibility)
2024-05-06 17:32:05.600964 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/1:1(ready)
2024-05-06 17:32:05.600980 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/2:1(an_eligibility)
2024-05-06 17:32:05.600993 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/2:1(ready)
2024-05-06 17:32:05.601007 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:3/3:1(an_eligibility)
2024-05-06 17:32:05.601020 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:3/3:1(ready)
2024-05-06 17:32:05.601043 DEBUG BF_PLTFM QSFP:  3 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.605880 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/0:1(an_eligibility)
2024-05-06 17:32:05.605932 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/0:1(ready)
2024-05-06 17:32:05.605947 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/1:1(an_eligibility)
2024-05-06 17:32:05.605963 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/1:1(ready)
2024-05-06 17:32:05.605977 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/2:1(an_eligibility)
2024-05-06 17:32:05.605990 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/2:1(ready)
2024-05-06 17:32:05.606004 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:4/3:1(an_eligibility)
2024-05-06 17:32:05.606019 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:4/3:1(ready)
2024-05-06 17:32:05.606035 DEBUG BF_PLTFM QSFP:  4 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.607953 INFO  BF_MC Allocated RDM addresses 0x1 - 0x1
2024-05-06 17:32:05.607990 INFO  BF_MC Allocated RDM addresses 0x11ff - 0x11ff
2024-05-06 17:32:05.607997 INFO  BF_MC Allocated RDM addresses 0x21ff - 0x21ff
2024-05-06 17:32:05.608002 INFO  BF_MC Allocated RDM addresses 0x31ff - 0x31ff
2024-05-06 17:32:05.608010 INFO  BF_MC Write L1End node at addr 0x1, rid 0xdead, l2 0
2024-05-06 17:32:05.608015 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0xdead, l2 0
2024-05-06 17:32:05.608020 INFO  BF_MC Write L1End node at addr 0x21ff, rid 0xdead, l2 0
2024-05-06 17:32:05.608025 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0xdead, l2 0
2024-05-06 17:32:05.608030 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2024-05-06 17:32:05.608036 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2024-05-06 17:32:05.608043 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2024-05-06 17:32:05.608048 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2024-05-06 17:32:05.608052 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2024-05-06 17:32:05.608057 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2024-05-06 17:32:05.608072 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2024-05-06 17:32:05.608077 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2024-05-06 17:32:05.608081 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2024-05-06 17:32:05.608086 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2024-05-06 17:32:05.608091 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2024-05-06 17:32:05.608096 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2024-05-06 17:32:05.608102 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2024-05-06 17:32:05.608109 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2024-05-06 17:32:05.608116 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2024-05-06 17:32:05.608121 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2024-05-06 17:32:05.608126 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2024-05-06 17:32:05.608130 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2024-05-06 17:32:05.608135 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2024-05-06 17:32:05.608140 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2024-05-06 17:32:05.608144 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2024-05-06 17:32:05.608149 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2024-05-06 17:32:05.608154 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2024-05-06 17:32:05.608159 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2024-05-06 17:32:05.608163 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2024-05-06 17:32:05.608167 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2024-05-06 17:32:05.608173 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2024-05-06 17:32:05.608177 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2024-05-06 17:32:05.608182 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2024-05-06 17:32:05.608187 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2024-05-06 17:32:05.608192 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2024-05-06 17:32:05.608196 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2024-05-06 17:32:05.608201 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2024-05-06 17:32:05.608205 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2024-05-06 17:32:05.608210 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2024-05-06 17:32:05.608215 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2024-05-06 17:32:05.608219 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2024-05-06 17:32:05.608224 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2024-05-06 17:32:05.608229 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2024-05-06 17:32:05.608236 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2024-05-06 17:32:05.608241 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2024-05-06 17:32:05.608246 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2024-05-06 17:32:05.608252 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2024-05-06 17:32:05.608256 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2024-05-06 17:32:05.608261 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2024-05-06 17:32:05.608265 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2024-05-06 17:32:05.608270 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2024-05-06 17:32:05.608275 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2024-05-06 17:32:05.608279 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2024-05-06 17:32:05.608283 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2024-05-06 17:32:05.608289 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2024-05-06 17:32:05.608293 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2024-05-06 17:32:05.608297 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2024-05-06 17:32:05.608302 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2024-05-06 17:32:05.608307 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2024-05-06 17:32:05.608312 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2024-05-06 17:32:05.608317 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2024-05-06 17:32:05.608322 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2024-05-06 17:32:05.608330 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2024-05-06 17:32:05.608336 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2024-05-06 17:32:05.608342 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2024-05-06 17:32:05.608346 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2024-05-06 17:32:05.608351 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2024-05-06 17:32:05.608356 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2024-05-06 17:32:05.608360 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2024-05-06 17:32:05.608365 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2024-05-06 17:32:05.608370 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2024-05-06 17:32:05.608374 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2024-05-06 17:32:05.608387 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2024-05-06 17:32:05.608398 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2024-05-06 17:32:05.608403 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2024-05-06 17:32:05.608415 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2024-05-06 17:32:05.608420 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2024-05-06 17:32:05.608424 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2024-05-06 17:32:05.608429 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2024-05-06 17:32:05.608434 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2024-05-06 17:32:05.608438 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2024-05-06 17:32:05.608443 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2024-05-06 17:32:05.608448 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2024-05-06 17:32:05.608452 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2024-05-06 17:32:05.608457 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2024-05-06 17:32:05.608461 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2024-05-06 17:32:05.608466 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2024-05-06 17:32:05.608471 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2024-05-06 17:32:05.608475 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2024-05-06 17:32:05.608479 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2024-05-06 17:32:05.608484 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2024-05-06 17:32:05.608489 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2024-05-06 17:32:05.608493 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2024-05-06 17:32:05.608498 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2024-05-06 17:32:05.608503 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2024-05-06 17:32:05.608508 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2024-05-06 17:32:05.608512 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2024-05-06 17:32:05.608517 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2024-05-06 17:32:05.608522 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2024-05-06 17:32:05.608526 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2024-05-06 17:32:05.608531 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2024-05-06 17:32:05.608535 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2024-05-06 17:32:05.608540 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2024-05-06 17:32:05.608545 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2024-05-06 17:32:05.608549 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2024-05-06 17:32:05.608553 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2024-05-06 17:32:05.608558 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2024-05-06 17:32:05.608563 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2024-05-06 17:32:05.608570 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2024-05-06 17:32:05.608575 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2024-05-06 17:32:05.608580 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2024-05-06 17:32:05.608584 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2024-05-06 17:32:05.608589 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2024-05-06 17:32:05.608593 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2024-05-06 17:32:05.608598 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2024-05-06 17:32:05.608603 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2024-05-06 17:32:05.608607 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2024-05-06 17:32:05.608611 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2024-05-06 17:32:05.608617 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2024-05-06 17:32:05.608621 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2024-05-06 17:32:05.608625 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2024-05-06 17:32:05.608630 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2024-05-06 17:32:05.608635 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2024-05-06 17:32:05.608639 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2024-05-06 17:32:05.608644 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2024-05-06 17:32:05.608648 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2024-05-06 17:32:05.608655 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2024-05-06 17:32:05.608662 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2024-05-06 17:32:05.608672 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2024-05-06 17:32:05.608678 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2024-05-06 17:32:05.608686 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2024-05-06 17:32:05.608692 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2024-05-06 17:32:05.608696 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2024-05-06 17:32:05.608701 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2024-05-06 17:32:05.608706 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2024-05-06 17:32:05.608711 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2024-05-06 17:32:05.608715 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2024-05-06 17:32:05.608719 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2024-05-06 17:32:05.608725 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2024-05-06 17:32:05.608729 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2024-05-06 17:32:05.608736 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2024-05-06 17:32:05.608741 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2024-05-06 17:32:05.608746 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2024-05-06 17:32:05.608751 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2024-05-06 17:32:05.608755 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2024-05-06 17:32:05.608760 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2024-05-06 17:32:05.608765 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2024-05-06 17:32:05.608769 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2024-05-06 17:32:05.608773 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2024-05-06 17:32:05.608777 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2024-05-06 17:32:05.608782 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2024-05-06 17:32:05.608787 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2024-05-06 17:32:05.608791 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2024-05-06 17:32:05.608796 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2024-05-06 17:32:05.608801 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2024-05-06 17:32:05.608805 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2024-05-06 17:32:05.608809 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2024-05-06 17:32:05.608814 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2024-05-06 17:32:05.608819 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2024-05-06 17:32:05.608824 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2024-05-06 17:32:05.608828 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2024-05-06 17:32:05.608833 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2024-05-06 17:32:05.608838 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2024-05-06 17:32:05.608842 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2024-05-06 17:32:05.608846 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2024-05-06 17:32:05.608851 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2024-05-06 17:32:05.608856 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2024-05-06 17:32:05.608861 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2024-05-06 17:32:05.608865 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2024-05-06 17:32:05.608870 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2024-05-06 17:32:05.608875 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2024-05-06 17:32:05.608879 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2024-05-06 17:32:05.608884 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2024-05-06 17:32:05.608890 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2024-05-06 17:32:05.608896 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2024-05-06 17:32:05.608900 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2024-05-06 17:32:05.608905 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2024-05-06 17:32:05.608909 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2024-05-06 17:32:05.608914 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2024-05-06 17:32:05.608919 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2024-05-06 17:32:05.608923 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2024-05-06 17:32:05.608927 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2024-05-06 17:32:05.608932 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2024-05-06 17:32:05.608938 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2024-05-06 17:32:05.608946 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2024-05-06 17:32:05.608952 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2024-05-06 17:32:05.608957 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2024-05-06 17:32:05.608962 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2024-05-06 17:32:05.608967 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2024-05-06 17:32:05.608971 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2024-05-06 17:32:05.608977 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2024-05-06 17:32:05.608982 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2024-05-06 17:32:05.608987 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2024-05-06 17:32:05.608991 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2024-05-06 17:32:05.608996 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2024-05-06 17:32:05.609001 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2024-05-06 17:32:05.609005 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2024-05-06 17:32:05.609010 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2024-05-06 17:32:05.609015 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2024-05-06 17:32:05.609019 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2024-05-06 17:32:05.609024 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2024-05-06 17:32:05.609028 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2024-05-06 17:32:05.609033 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2024-05-06 17:32:05.609037 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2024-05-06 17:32:05.609042 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2024-05-06 17:32:05.609049 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2024-05-06 17:32:05.609054 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2024-05-06 17:32:05.609059 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2024-05-06 17:32:05.609063 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2024-05-06 17:32:05.609068 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2024-05-06 17:32:05.609073 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2024-05-06 17:32:05.609078 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2024-05-06 17:32:05.609082 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2024-05-06 17:32:05.609087 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2024-05-06 17:32:05.609092 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2024-05-06 17:32:05.609096 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2024-05-06 17:32:05.609101 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2024-05-06 17:32:05.609105 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2024-05-06 17:32:05.609110 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2024-05-06 17:32:05.609115 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2024-05-06 17:32:05.609119 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2024-05-06 17:32:05.609124 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2024-05-06 17:32:05.609129 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2024-05-06 17:32:05.609134 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2024-05-06 17:32:05.609138 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2024-05-06 17:32:05.609142 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2024-05-06 17:32:05.609147 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2024-05-06 17:32:05.609152 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2024-05-06 17:32:05.609156 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2024-05-06 17:32:05.609161 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2024-05-06 17:32:05.609166 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2024-05-06 17:32:05.609170 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2024-05-06 17:32:05.609174 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2024-05-06 17:32:05.609179 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2024-05-06 17:32:05.609184 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2024-05-06 17:32:05.609188 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2024-05-06 17:32:05.609193 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2024-05-06 17:32:05.609197 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2024-05-06 17:32:05.609205 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2024-05-06 17:32:05.609210 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2024-05-06 17:32:05.609218 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2024-05-06 17:32:05.609224 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2024-05-06 17:32:05.609230 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2024-05-06 17:32:05.609235 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2024-05-06 17:32:05.609239 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2024-05-06 17:32:05.609244 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2024-05-06 17:32:05.609249 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2024-05-06 17:32:05.609253 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2024-05-06 17:32:05.609258 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2024-05-06 17:32:05.609262 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2024-05-06 17:32:05.609267 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2024-05-06 17:32:05.609272 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2024-05-06 17:32:05.609277 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2024-05-06 17:32:05.609281 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2024-05-06 17:32:05.609286 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2024-05-06 17:32:05.609291 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2024-05-06 17:32:05.609297 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2024-05-06 17:32:05.609301 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2024-05-06 17:32:05.609306 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2024-05-06 17:32:05.609311 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2024-05-06 17:32:05.609315 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2024-05-06 17:32:05.609320 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2024-05-06 17:32:05.609325 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2024-05-06 17:32:05.609329 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2024-05-06 17:32:05.609334 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2024-05-06 17:32:05.609340 INFO  BF_MC Allocated RDM addresses 0x20 - 0x3f
2024-05-06 17:32:05.609345 INFO  BF_MC Write L1End node at addr 0x20, rid 0, l2 0x4101
2024-05-06 17:32:05.609349 INFO  BF_MC Write L1End node at addr 0x21, rid 0, l2 0x4100
2024-05-06 17:32:05.609354 INFO  BF_MC Write L1End node at addr 0x22, rid 0, l2 0x40ff
2024-05-06 17:32:05.609358 INFO  BF_MC Write L1End node at addr 0x23, rid 0, l2 0x40fe
2024-05-06 17:32:05.609363 INFO  BF_MC Write L1End node at addr 0x24, rid 0, l2 0x40fd
2024-05-06 17:32:05.609367 INFO  BF_MC Write L1End node at addr 0x25, rid 0, l2 0x40fc
2024-05-06 17:32:05.609371 INFO  BF_MC Write L1End node at addr 0x26, rid 0, l2 0x40fb
2024-05-06 17:32:05.609383 INFO  BF_MC Write L1End node at addr 0x27, rid 0, l2 0x40fa
2024-05-06 17:32:05.609389 INFO  BF_MC Write L1End node at addr 0x28, rid 0, l2 0x40f8
2024-05-06 17:32:05.609393 INFO  BF_MC Write L1End node at addr 0x29, rid 0, l2 0x40f6
2024-05-06 17:32:05.609398 INFO  BF_MC Write L1End node at addr 0x2a, rid 0, l2 0x40f4
2024-05-06 17:32:05.609402 INFO  BF_MC Write L1End node at addr 0x2b, rid 0, l2 0x40f2
2024-05-06 17:32:05.609407 INFO  BF_MC Write L1End node at addr 0x2c, rid 0, l2 0x40f0
2024-05-06 17:32:05.609411 INFO  BF_MC Write L1End node at addr 0x2d, rid 0, l2 0x40ee
2024-05-06 17:32:05.609416 INFO  BF_MC Write L1End node at addr 0x2e, rid 0, l2 0x40ec
2024-05-06 17:32:05.609420 INFO  BF_MC Write L1End node at addr 0x2f, rid 0, l2 0x40ea
2024-05-06 17:32:05.609425 INFO  BF_MC Write L1End node at addr 0x30, rid 0, l2 0x40e8
2024-05-06 17:32:05.609429 INFO  BF_MC Write L1End node at addr 0x31, rid 0, l2 0x40e6
2024-05-06 17:32:05.609433 INFO  BF_MC Write L1End node at addr 0x32, rid 0, l2 0x40e4
2024-05-06 17:32:05.609438 INFO  BF_MC Write L1End node at addr 0x33, rid 0, l2 0x40e0
2024-05-06 17:32:05.609443 INFO  BF_MC Write L1End node at addr 0x34, rid 0, l2 0x40dc
2024-05-06 17:32:05.609447 INFO  BF_MC Write L1End node at addr 0x35, rid 0, l2 0x40d8
2024-05-06 17:32:05.609451 INFO  BF_MC Write L1End node at addr 0x36, rid 0, l2 0x40d4
2024-05-06 17:32:05.609456 INFO  BF_MC Write L1End node at addr 0x37, rid 0, l2 0x40cc
2024-05-06 17:32:05.609461 INFO  BF_MC Write L1End node at addr 0x38, rid 0, l2 0x40c4
2024-05-06 17:32:05.609465 INFO  BF_MC Write L1End node at addr 0x39, rid 0, l2 0x40bc
2024-05-06 17:32:05.609469 INFO  BF_MC Write L1End node at addr 0x3a, rid 0, l2 0x40a0
2024-05-06 17:32:05.609473 INFO  BF_MC Write L1End node at addr 0x3b, rid 0, l2 0x4087
2024-05-06 17:32:05.609478 INFO  BF_MC Write L1End node at addr 0x3c, rid 0, l2 0x406e
2024-05-06 17:32:05.609482 INFO  BF_MC Write L1End node at addr 0x3d, rid 0, l2 0x4055
2024-05-06 17:32:05.609486 INFO  BF_MC Write L1End node at addr 0x3e, rid 0, l2 0x403c
2024-05-06 17:32:05.609491 INFO  BF_MC Write L1End node at addr 0x3f, rid 0, l2 0x4000
2024-05-06 17:32:05.609497 INFO  BF_MC Allocated RDM addresses 0x5000 - 0x5103
2024-05-06 17:32:05.609501 INFO  BF_MC Write LAG node at addr 0x5000 with id 255 and next node 0x5001 0x0000_00000000ff05001c
2024-05-06 17:32:05.609506 INFO  BF_MC Write LAG node at addr 0x5001 with id 255 and next node 0x5002 0x00ff_05002c00ff05001c
2024-05-06 17:32:05.609510 INFO  BF_MC Write LAG node at addr 0x5002 with id 255 and next node 0x5003 0x0000_00000000ff05003c
2024-05-06 17:32:05.609515 INFO  BF_MC Write LAG node at addr 0x5003 with id 255 and next node 0x5004 0x00ff_05004c00ff05003c
2024-05-06 17:32:05.609520 INFO  BF_MC Write LAG node at addr 0x5004 with id 255 and next node 0x5005 0x0000_00000000ff05005c
2024-05-06 17:32:05.609524 INFO  BF_MC Write LAG node at addr 0x5005 with id 255 and next node 0x5006 0x00ff_05006c00ff05005c
2024-05-06 17:32:05.609529 INFO  BF_MC Write LAG node at addr 0x5006 with id 255 and next node 0x5007 0x0000_00000000ff05007c
2024-05-06 17:32:05.609534 INFO  BF_MC Write LAG node at addr 0x5007 with id 255 and next node 0x5008 0x00ff_05008c00ff05007c
2024-05-06 17:32:05.609538 INFO  BF_MC Write LAG node at addr 0x5008 with id 255 and next node 0x5009 0x0000_00000000ff05009c
2024-05-06 17:32:05.609542 INFO  BF_MC Write LAG node at addr 0x5009 with id 255 and next node 0x500a 0x00ff_0500ac00ff05009c
2024-05-06 17:32:05.609547 INFO  BF_MC Write LAG node at addr 0x500a with id 255 and next node 0x500b 0x0000_00000000ff0500bc
2024-05-06 17:32:05.609552 INFO  BF_MC Write LAG node at addr 0x500b with id 255 and next node 0x500c 0x00ff_0500cc00ff0500bc
2024-05-06 17:32:05.609556 INFO  BF_MC Write LAG node at addr 0x500c with id 255 and next node 0x500d 0x0000_00000000ff0500dc
2024-05-06 17:32:05.609561 INFO  BF_MC Write LAG node at addr 0x500d with id 255 and next node 0x500e 0x00ff_0500ec00ff0500dc
2024-05-06 17:32:05.609565 INFO  BF_MC Write LAG node at addr 0x500e with id 255 and next node 0x500f 0x0000_00000000ff0500fc
2024-05-06 17:32:05.609574 INFO  BF_MC Write LAG node at addr 0x500f with id 255 and next node 0x5010 0x00ff_05010c00ff0500fc
2024-05-06 17:32:05.609579 INFO  BF_MC Write LAG node at addr 0x5010 with id 255 and next node 0x5011 0x0000_00000000ff05011c
2024-05-06 17:32:05.609584 INFO  BF_MC Write LAG node at addr 0x5011 with id 255 and next node 0x5012 0x00ff_05012c00ff05011c
2024-05-06 17:32:05.609588 INFO  BF_MC Write LAG node at addr 0x5012 with id 255 and next node 0x5013 0x0000_00000000ff05013c
2024-05-06 17:32:05.609594 INFO  BF_MC Write LAG node at addr 0x5013 with id 255 and next node 0x5014 0x00ff_05014c00ff05013c
2024-05-06 17:32:05.609599 INFO  BF_MC Write LAG node at addr 0x5014 with id 255 and next node 0x5015 0x0000_00000000ff05015c
2024-05-06 17:32:05.609603 INFO  BF_MC Write LAG node at addr 0x5015 with id 255 and next node 0x5016 0x00ff_05016c00ff05015c
2024-05-06 17:32:05.609608 INFO  BF_MC Write LAG node at addr 0x5016 with id 255 and next node 0x5017 0x0000_00000000ff05017c
2024-05-06 17:32:05.609613 INFO  BF_MC Write LAG node at addr 0x5017 with id 255 and next node 0x5018 0x00ff_05018c00ff05017c
2024-05-06 17:32:05.609617 INFO  BF_MC Write LAG node at addr 0x5018 with id 255 and next node 0x5019 0x0000_00000000ff05019c
2024-05-06 17:32:05.609622 INFO  BF_MC Write LAG node at addr 0x5019 with id 255 and next node 0x501a 0x00ff_0501ac00ff05019c
2024-05-06 17:32:05.609627 INFO  BF_MC Write LAG node at addr 0x501a with id 255 and next node 0x501b 0x0000_00000000ff0501bc
2024-05-06 17:32:05.609632 INFO  BF_MC Write LAG node at addr 0x501b with id 255 and next node 0x501c 0x00ff_0501cc00ff0501bc
2024-05-06 17:32:05.609637 INFO  BF_MC Write LAG node at addr 0x501c with id 255 and next node 0x501d 0x0000_00000000ff0501dc
2024-05-06 17:32:05.609641 INFO  BF_MC Write LAG node at addr 0x501d with id 255 and next node 0x501e 0x00ff_0501ec00ff0501dc
2024-05-06 17:32:05.609646 INFO  BF_MC Write LAG node at addr 0x501e with id 255 and next node 0x501f 0x0000_00000000ff0501fc
2024-05-06 17:32:05.609651 INFO  BF_MC Write LAG node at addr 0x501f with id 255 and next node 0x5020 0x00ff_05020c00ff0501fc
2024-05-06 17:32:05.609655 INFO  BF_MC Write LAG node at addr 0x5020 with id 255 and next node 0x5021 0x0000_00000000ff05021c
2024-05-06 17:32:05.609659 INFO  BF_MC Write LAG node at addr 0x5021 with id 255 and next node 0x5022 0x00ff_05022c00ff05021c
2024-05-06 17:32:05.609666 INFO  BF_MC Write LAG node at addr 0x5022 with id 255 and next node 0x5023 0x0000_00000000ff05023c
2024-05-06 17:32:05.609672 INFO  BF_MC Write LAG node at addr 0x5023 with id 255 and next node 0x5024 0x00ff_05024c00ff05023c
2024-05-06 17:32:05.609676 INFO  BF_MC Write LAG node at addr 0x5024 with id 255 and next node 0x5025 0x0000_00000000ff05025c
2024-05-06 17:32:05.609680 INFO  BF_MC Write LAG node at addr 0x5025 with id 255 and next node 0x5026 0x00ff_05026c00ff05025c
2024-05-06 17:32:05.609685 INFO  BF_MC Write LAG node at addr 0x5026 with id 255 and next node 0x5027 0x0000_00000000ff05027c
2024-05-06 17:32:05.609690 INFO  BF_MC Write LAG node at addr 0x5027 with id 255 and next node 0x5028 0x00ff_05028c00ff05027c
2024-05-06 17:32:05.609696 INFO  BF_MC Write LAG node at addr 0x5028 with id 255 and next node 0x5029 0x0000_00000000ff05029c
2024-05-06 17:32:05.609702 INFO  BF_MC Write LAG node at addr 0x5029 with id 255 and next node 0x502a 0x00ff_0502ac00ff05029c
2024-05-06 17:32:05.609710 INFO  BF_MC Write LAG node at addr 0x502a with id 255 and next node 0x502b 0x0000_00000000ff0502bc
2024-05-06 17:32:05.609716 INFO  BF_MC Write LAG node at addr 0x502b with id 255 and next node 0x502c 0x00ff_0502cc00ff0502bc
2024-05-06 17:32:05.609721 INFO  BF_MC Write LAG node at addr 0x502c with id 255 and next node 0x502d 0x0000_00000000ff0502dc
2024-05-06 17:32:05.609726 INFO  BF_MC Write LAG node at addr 0x502d with id 255 and next node 0x502e 0x00ff_0502ec00ff0502dc
2024-05-06 17:32:05.609730 INFO  BF_MC Write LAG node at addr 0x502e with id 255 and next node 0x502f 0x0000_00000000ff0502fc
2024-05-06 17:32:05.609741 INFO  BF_MC Write LAG node at addr 0x502f with id 255 and next node 0x5030 0x00ff_05030c00ff0502fc
2024-05-06 17:32:05.609748 INFO  BF_MC Write LAG node at addr 0x5030 with id 255 and next node 0x5031 0x0000_00000000ff05031c
2024-05-06 17:32:05.609752 INFO  BF_MC Write LAG node at addr 0x5031 with id 255 and next node 0x5032 0x00ff_05032c00ff05031c
2024-05-06 17:32:05.609757 INFO  BF_MC Write LAG node at addr 0x5032 with id 255 and next node 0x5033 0x0000_00000000ff05033c
2024-05-06 17:32:05.609762 INFO  BF_MC Write LAG node at addr 0x5033 with id 255 and next node 0x5034 0x00ff_05034c00ff05033c
2024-05-06 17:32:05.609766 INFO  BF_MC Write LAG node at addr 0x5034 with id 255 and next node 0x5035 0x0000_00000000ff05035c
2024-05-06 17:32:05.609771 INFO  BF_MC Write LAG node at addr 0x5035 with id 255 and next node 0x5036 0x00ff_05036c00ff05035c
2024-05-06 17:32:05.609775 INFO  BF_MC Write LAG node at addr 0x5036 with id 255 and next node 0x5037 0x0000_00000000ff05037c
2024-05-06 17:32:05.609780 INFO  BF_MC Write LAG node at addr 0x5037 with id 255 and next node 0x5038 0x00ff_05038c00ff05037c
2024-05-06 17:32:05.609785 INFO  BF_MC Write LAG node at addr 0x5038 with id 255 and next node 0x5039 0x0000_00000000ff05039c
2024-05-06 17:32:05.609789 INFO  BF_MC Write LAG node at addr 0x5039 with id 255 and next node 0x503a 0x00ff_0503ac00ff05039c
2024-05-06 17:32:05.609793 INFO  BF_MC Write LAG node at addr 0x503a with id 255 and next node 0x503b 0x0000_00000000ff0503bc
2024-05-06 17:32:05.609798 INFO  BF_MC Write LAG node at addr 0x503b with id 255 and next node 0x503c 0x00ff_0503cc00ff0503bc
2024-05-06 17:32:05.609802 INFO  BF_MC Write LAG node at addr 0x503c with id 255 and next node 0x503d 0x0000_00000000ff0503dc
2024-05-06 17:32:05.609807 INFO  BF_MC Write LAG node at addr 0x503d with id 255 and next node 0x503e 0x00ff_0503ec00ff0503dc
2024-05-06 17:32:05.609811 INFO  BF_MC Write LAG node at addr 0x503e with id 255 and next node 0x503f 0x0000_00000000ff0503fc
2024-05-06 17:32:05.609816 INFO  BF_MC Write LAG node at addr 0x503f with id 255 and next node 0x5040 0x00ff_05040c00ff0503fc
2024-05-06 17:32:05.609821 INFO  BF_MC Write LAG node at addr 0x5040 with id 255 and next node 0x5041 0x0000_00000000ff05041c
2024-05-06 17:32:05.609825 INFO  BF_MC Write LAG node at addr 0x5041 with id 255 and next node 0x5042 0x00ff_05042c00ff05041c
2024-05-06 17:32:05.609831 INFO  BF_MC Write LAG node at addr 0x5042 with id 255 and next node 0x5043 0x0000_00000000ff05043c
2024-05-06 17:32:05.609836 INFO  BF_MC Write LAG node at addr 0x5043 with id 255 and next node 0x5044 0x00ff_05044c00ff05043c
2024-05-06 17:32:05.609840 INFO  BF_MC Write LAG node at addr 0x5044 with id 255 and next node 0x5045 0x0000_00000000ff05045c
2024-05-06 17:32:05.609845 INFO  BF_MC Write LAG node at addr 0x5045 with id 255 and next node 0x5046 0x00ff_05046c00ff05045c
2024-05-06 17:32:05.609849 INFO  BF_MC Write LAG node at addr 0x5046 with id 255 and next node 0x5047 0x0000_00000000ff05047c
2024-05-06 17:32:05.609854 INFO  BF_MC Write LAG node at addr 0x5047 with id 255 and next node 0x5048 0x00ff_05048c00ff05047c
2024-05-06 17:32:05.609858 INFO  BF_MC Write LAG node at addr 0x5048 with id 255 and next node 0x5049 0x0000_00000000ff05049c
2024-05-06 17:32:05.609863 INFO  BF_MC Write LAG node at addr 0x5049 with id 255 and next node 0x504a 0x00ff_0504ac00ff05049c
2024-05-06 17:32:05.609867 INFO  BF_MC Write LAG node at addr 0x504a with id 255 and next node 0x504b 0x0000_00000000ff0504bc
2024-05-06 17:32:05.609872 INFO  BF_MC Write LAG node at addr 0x504b with id 255 and next node 0x504c 0x00ff_0504cc00ff0504bc
2024-05-06 17:32:05.609876 INFO  BF_MC Write LAG node at addr 0x504c with id 255 and next node 0x504d 0x0000_00000000ff0504dc
2024-05-06 17:32:05.609881 INFO  BF_MC Write LAG node at addr 0x504d with id 255 and next node 0x504e 0x00ff_0504ec00ff0504dc
2024-05-06 17:32:05.609885 INFO  BF_MC Write LAG node at addr 0x504e with id 255 and next node 0x504f 0x0000_00000000ff0504fc
2024-05-06 17:32:05.609890 INFO  BF_MC Write LAG node at addr 0x504f with id 255 and next node 0x5050 0x00ff_05050c00ff0504fc
2024-05-06 17:32:05.609897 INFO  BF_MC Write LAG node at addr 0x5050 with id 255 and next node 0x5051 0x0000_00000000ff05051c
2024-05-06 17:32:05.609901 INFO  BF_MC Write LAG node at addr 0x5051 with id 255 and next node 0x5052 0x00ff_05052c00ff05051c
2024-05-06 17:32:05.609906 INFO  BF_MC Write LAG node at addr 0x5052 with id 255 and next node 0x5053 0x0000_00000000ff05053c
2024-05-06 17:32:05.609911 INFO  BF_MC Write LAG node at addr 0x5053 with id 255 and next node 0x5054 0x00ff_05054c00ff05053c
2024-05-06 17:32:05.609916 INFO  BF_MC Write LAG node at addr 0x5054 with id 255 and next node 0x5055 0x0000_00000000ff05055c
2024-05-06 17:32:05.609920 INFO  BF_MC Write LAG node at addr 0x5055 with id 255 and next node 0x5056 0x00ff_05056c00ff05055c
2024-05-06 17:32:05.609924 INFO  BF_MC Write LAG node at addr 0x5056 with id 255 and next node 0x5057 0x0000_00000000ff05057c
2024-05-06 17:32:05.609929 INFO  BF_MC Write LAG node at addr 0x5057 with id 255 and next node 0x5058 0x00ff_05058c00ff05057c
2024-05-06 17:32:05.609934 INFO  BF_MC Write LAG node at addr 0x5058 with id 255 and next node 0x5059 0x0000_00000000ff05059c
2024-05-06 17:32:05.609938 INFO  BF_MC Write LAG node at addr 0x5059 with id 255 and next node 0x505a 0x00ff_0505ac00ff05059c
2024-05-06 17:32:05.609942 INFO  BF_MC Write LAG node at addr 0x505a with id 255 and next node 0x505b 0x0000_00000000ff0505bc
2024-05-06 17:32:05.609948 INFO  BF_MC Write LAG node at addr 0x505b with id 255 and next node 0x505c 0x00ff_0505cc00ff0505bc
2024-05-06 17:32:05.609952 INFO  BF_MC Write LAG node at addr 0x505c with id 255 and next node 0x505d 0x0000_00000000ff0505dc
2024-05-06 17:32:05.609957 INFO  BF_MC Write LAG node at addr 0x505d with id 255 and next node 0x505e 0x00ff_0505ec00ff0505dc
2024-05-06 17:32:05.609961 INFO  BF_MC Write LAG node at addr 0x505e with id 255 and next node 0x505f 0x0000_00000000ff0505fc
2024-05-06 17:32:05.609966 INFO  BF_MC Write LAG node at addr 0x505f with id 255 and next node 0x5060 0x00ff_05060c00ff0505fc
2024-05-06 17:32:05.609970 INFO  BF_MC Write LAG node at addr 0x5060 with id 255 and next node 0x5061 0x0000_00000000ff05061c
2024-05-06 17:32:05.609975 INFO  BF_MC Write LAG node at addr 0x5061 with id 255 and next node 0x5062 0x00ff_05062c00ff05061c
2024-05-06 17:32:05.609980 INFO  BF_MC Write LAG node at addr 0x5062 with id 255 and next node 0x5063 0x0000_00000000ff05063c
2024-05-06 17:32:05.609988 INFO  BF_MC Write LAG node at addr 0x5063 with id 255 and next node 0x5064 0x00ff_05064c00ff05063c
2024-05-06 17:32:05.609994 INFO  BF_MC Write LAG node at addr 0x5064 with id 255 and next node 0x5065 0x0000_00000000ff05065c
2024-05-06 17:32:05.610000 INFO  BF_MC Write LAG node at addr 0x5065 with id 255 and next node 0x5066 0x00ff_05066c00ff05065c
2024-05-06 17:32:05.610005 INFO  BF_MC Write LAG node at addr 0x5066 with id 255 and next node 0x5067 0x0000_00000000ff05067c
2024-05-06 17:32:05.610010 INFO  BF_MC Write LAG node at addr 0x5067 with id 255 and next node 0x5068 0x00ff_05068c00ff05067c
2024-05-06 17:32:05.610014 INFO  BF_MC Write LAG node at addr 0x5068 with id 255 and next node 0x5069 0x0000_00000000ff05069c
2024-05-06 17:32:05.610019 INFO  BF_MC Write LAG node at addr 0x5069 with id 255 and next node 0x506a 0x00ff_0506ac00ff05069c
2024-05-06 17:32:05.610023 INFO  BF_MC Write LAG node at addr 0x506a with id 255 and next node 0x506b 0x0000_00000000ff0506bc
2024-05-06 17:32:05.610028 INFO  BF_MC Write LAG node at addr 0x506b with id 255 and next node 0x506c 0x00ff_0506cc00ff0506bc
2024-05-06 17:32:05.610033 INFO  BF_MC Write LAG node at addr 0x506c with id 255 and next node 0x506d 0x0000_00000000ff0506dc
2024-05-06 17:32:05.610037 INFO  BF_MC Write LAG node at addr 0x506d with id 255 and next node 0x506e 0x00ff_0506ec00ff0506dc
2024-05-06 17:32:05.610041 INFO  BF_MC Write LAG node at addr 0x506e with id 255 and next node 0x506f 0x0000_00000000ff0506fc
2024-05-06 17:32:05.610046 INFO  BF_MC Write LAG node at addr 0x506f with id 255 and next node 0x5070 0x00ff_05070c00ff0506fc
2024-05-06 17:32:05.610053 INFO  BF_MC Write LAG node at addr 0x5070 with id 255 and next node 0x5071 0x0000_00000000ff05071c
2024-05-06 17:32:05.610058 INFO  BF_MC Write LAG node at addr 0x5071 with id 255 and next node 0x5072 0x00ff_05072c00ff05071c
2024-05-06 17:32:05.610062 INFO  BF_MC Write LAG node at addr 0x5072 with id 255 and next node 0x5073 0x0000_00000000ff05073c
2024-05-06 17:32:05.610067 INFO  BF_MC Write LAG node at addr 0x5073 with id 255 and next node 0x5074 0x00ff_05074c00ff05073c
2024-05-06 17:32:05.610072 INFO  BF_MC Write LAG node at addr 0x5074 with id 255 and next node 0x5075 0x0000_00000000ff05075c
2024-05-06 17:32:05.610076 INFO  BF_MC Write LAG node at addr 0x5075 with id 255 and next node 0x5076 0x00ff_05076c00ff05075c
2024-05-06 17:32:05.610081 INFO  BF_MC Write LAG node at addr 0x5076 with id 255 and next node 0x5077 0x0000_00000000ff05077c
2024-05-06 17:32:05.610086 INFO  BF_MC Write LAG node at addr 0x5077 with id 255 and next node 0x5078 0x00ff_05078c00ff05077c
2024-05-06 17:32:05.610090 INFO  BF_MC Write LAG node at addr 0x5078 with id 255 and next node 0x5079 0x0000_00000000ff05079c
2024-05-06 17:32:05.610094 INFO  BF_MC Write LAG node at addr 0x5079 with id 255 and next node 0x507a 0x00ff_0507ac00ff05079c
2024-05-06 17:32:05.610099 INFO  BF_MC Write LAG node at addr 0x507a with id 255 and next node 0x507b 0x0000_00000000ff0507bc
2024-05-06 17:32:05.610104 INFO  BF_MC Write LAG node at addr 0x507b with id 255 and next node 0x507c 0x00ff_0507cc00ff0507bc
2024-05-06 17:32:05.610108 INFO  BF_MC Write LAG node at addr 0x507c with id 255 and next node 0x507d 0x0000_00000000ff0507dc
2024-05-06 17:32:05.610112 INFO  BF_MC Write LAG node at addr 0x507d with id 255 and next node 0x507e 0x00ff_0507ec00ff0507dc
2024-05-06 17:32:05.610117 INFO  BF_MC Write LAG node at addr 0x507e with id 255 and next node 0x507f 0x0000_00000000ff0507fc
2024-05-06 17:32:05.610122 INFO  BF_MC Write LAG node at addr 0x507f with id 255 and next node 0x5080 0x00ff_05080c00ff0507fc
2024-05-06 17:32:05.610126 INFO  BF_MC Write LAG node at addr 0x5080 with id 255 and next node 0x5081 0x0000_00000000ff05081c
2024-05-06 17:32:05.610130 INFO  BF_MC Write LAG node at addr 0x5081 with id 255 and next node 0x5082 0x00ff_05082c00ff05081c
2024-05-06 17:32:05.610136 INFO  BF_MC Write LAG node at addr 0x5082 with id 255 and next node 0x5083 0x0000_00000000ff05083c
2024-05-06 17:32:05.610141 INFO  BF_MC Write LAG node at addr 0x5083 with id 255 and next node 0x5084 0x00ff_05084c00ff05083c
2024-05-06 17:32:05.610145 INFO  BF_MC Write LAG node at addr 0x5084 with id 255 and next node 0x5085 0x0000_00000000ff05085c
2024-05-06 17:32:05.610150 INFO  BF_MC Write LAG node at addr 0x5085 with id 255 and next node 0x5086 0x00ff_05086c00ff05085c
2024-05-06 17:32:05.610154 INFO  BF_MC Write LAG node at addr 0x5086 with id 255 and next node 0x5087 0x0000_00000000ff05087c
2024-05-06 17:32:05.610159 INFO  BF_MC Write LAG node at addr 0x5087 with id 255 and next node 0x5088 0x00ff_05088c00ff05087c
2024-05-06 17:32:05.610163 INFO  BF_MC Write LAG node at addr 0x5088 with id 255 and next node 0x5089 0x0000_00000000ff05089c
2024-05-06 17:32:05.610168 INFO  BF_MC Write LAG node at addr 0x5089 with id 255 and next node 0x508a 0x00ff_0508ac00ff05089c
2024-05-06 17:32:05.610172 INFO  BF_MC Write LAG node at addr 0x508a with id 255 and next node 0x508b 0x0000_00000000ff0508bc
2024-05-06 17:32:05.610177 INFO  BF_MC Write LAG node at addr 0x508b with id 255 and next node 0x508c 0x00ff_0508cc00ff0508bc
2024-05-06 17:32:05.610181 INFO  BF_MC Write LAG node at addr 0x508c with id 255 and next node 0x508d 0x0000_00000000ff0508dc
2024-05-06 17:32:05.610186 INFO  BF_MC Write LAG node at addr 0x508d with id 255 and next node 0x508e 0x00ff_0508ec00ff0508dc
2024-05-06 17:32:05.610190 INFO  BF_MC Write LAG node at addr 0x508e with id 255 and next node 0x508f 0x0000_00000000ff0508fc
2024-05-06 17:32:05.610195 INFO  BF_MC Write LAG node at addr 0x508f with id 255 and next node 0x5090 0x00ff_05090c00ff0508fc
2024-05-06 17:32:05.610199 INFO  BF_MC Write LAG node at addr 0x5090 with id 255 and next node 0x5091 0x0000_00000000ff05091c
2024-05-06 17:32:05.610206 INFO  BF_MC Write LAG node at addr 0x5091 with id 255 and next node 0x5092 0x00ff_05092c00ff05091c
2024-05-06 17:32:05.610211 INFO  BF_MC Write LAG node at addr 0x5092 with id 255 and next node 0x5093 0x0000_00000000ff05093c
2024-05-06 17:32:05.610216 INFO  BF_MC Write LAG node at addr 0x5093 with id 255 and next node 0x5094 0x00ff_05094c00ff05093c
2024-05-06 17:32:05.610221 INFO  BF_MC Write LAG node at addr 0x5094 with id 255 and next node 0x5095 0x0000_00000000ff05095c
2024-05-06 17:32:05.610225 INFO  BF_MC Write LAG node at addr 0x5095 with id 255 and next node 0x5096 0x00ff_05096c00ff05095c
2024-05-06 17:32:05.610230 INFO  BF_MC Write LAG node at addr 0x5096 with id 255 and next node 0x5097 0x0000_00000000ff05097c
2024-05-06 17:32:05.610235 INFO  BF_MC Write LAG node at addr 0x5097 with id 255 and next node 0x5098 0x00ff_05098c00ff05097c
2024-05-06 17:32:05.610239 INFO  BF_MC Write LAG node at addr 0x5098 with id 255 and next node 0x5099 0x0000_00000000ff05099c
2024-05-06 17:32:05.610243 INFO  BF_MC Write LAG node at addr 0x5099 with id 255 and next node 0x509a 0x00ff_0509ac00ff05099c
2024-05-06 17:32:05.610248 INFO  BF_MC Write LAG node at addr 0x509a with id 255 and next node 0x509b 0x0000_00000000ff0509bc
2024-05-06 17:32:05.610253 INFO  BF_MC Write LAG node at addr 0x509b with id 255 and next node 0x509c 0x00ff_0509cc00ff0509bc
2024-05-06 17:32:05.610258 INFO  BF_MC Write LAG node at addr 0x509c with id 255 and next node 0x509d 0x0000_00000000ff0509dc
2024-05-06 17:32:05.610266 INFO  BF_MC Write LAG node at addr 0x509d with id 255 and next node 0x509e 0x00ff_0509ec00ff0509dc
2024-05-06 17:32:05.610273 INFO  BF_MC Write LAG node at addr 0x509e with id 255 and next node 0x509f 0x0000_00000000ff0509fc
2024-05-06 17:32:05.610279 INFO  BF_MC Write LAG node at addr 0x509f with id 255 and next node 0x50a0 0x00ff_050a0c00ff0509fc
2024-05-06 17:32:05.610283 INFO  BF_MC Write LAG node at addr 0x50a0 with id 255 and next node 0x50a1 0x0000_00000000ff050a1c
2024-05-06 17:32:05.610288 INFO  BF_MC Write LAG node at addr 0x50a1 with id 255 and next node 0x50a2 0x00ff_050a2c00ff050a1c
2024-05-06 17:32:05.610293 INFO  BF_MC Write LAG node at addr 0x50a2 with id 255 and next node 0x50a3 0x0000_00000000ff050a3c
2024-05-06 17:32:05.610298 INFO  BF_MC Write LAG node at addr 0x50a3 with id 255 and next node 0x50a4 0x00ff_050a4c00ff050a3c
2024-05-06 17:32:05.610302 INFO  BF_MC Write LAG node at addr 0x50a4 with id 255 and next node 0x50a5 0x0000_00000000ff050a5c
2024-05-06 17:32:05.610307 INFO  BF_MC Write LAG node at addr 0x50a5 with id 255 and next node 0x50a6 0x00ff_050a6c00ff050a5c
2024-05-06 17:32:05.610311 INFO  BF_MC Write LAG node at addr 0x50a6 with id 255 and next node 0x50a7 0x0000_00000000ff050a7c
2024-05-06 17:32:05.610316 INFO  BF_MC Write LAG node at addr 0x50a7 with id 255 and next node 0x50a8 0x00ff_050a8c00ff050a7c
2024-05-06 17:32:05.610320 INFO  BF_MC Write LAG node at addr 0x50a8 with id 255 and next node 0x50a9 0x0000_00000000ff050a9c
2024-05-06 17:32:05.610325 INFO  BF_MC Write LAG node at addr 0x50a9 with id 255 and next node 0x50aa 0x00ff_050aac00ff050a9c
2024-05-06 17:32:05.610329 INFO  BF_MC Write LAG node at addr 0x50aa with id 255 and next node 0x50ab 0x0000_00000000ff050abc
2024-05-06 17:32:05.610334 INFO  BF_MC Write LAG node at addr 0x50ab with id 255 and next node 0x50ac 0x00ff_050acc00ff050abc
2024-05-06 17:32:05.610339 INFO  BF_MC Write LAG node at addr 0x50ac with id 255 and next node 0x50ad 0x0000_00000000ff050adc
2024-05-06 17:32:05.610343 INFO  BF_MC Write LAG node at addr 0x50ad with id 255 and next node 0x50ae 0x00ff_050aec00ff050adc
2024-05-06 17:32:05.610347 INFO  BF_MC Write LAG node at addr 0x50ae with id 255 and next node 0x50af 0x0000_00000000ff050afc
2024-05-06 17:32:05.610352 INFO  BF_MC Write LAG node at addr 0x50af with id 255 and next node 0x50b0 0x00ff_050b0c00ff050afc
2024-05-06 17:32:05.610357 INFO  BF_MC Write LAG node at addr 0x50b0 with id 255 and next node 0x50b1 0x0000_00000000ff050b1c
2024-05-06 17:32:05.610363 INFO  BF_MC Write LAG node at addr 0x50b1 with id 255 and next node 0x50b2 0x00ff_050b2c00ff050b1c
2024-05-06 17:32:05.610368 INFO  BF_MC Write LAG node at addr 0x50b2 with id 255 and next node 0x50b3 0x0000_00000000ff050b3c
2024-05-06 17:32:05.610373 INFO  BF_MC Write LAG node at addr 0x50b3 with id 255 and next node 0x50b4 0x00ff_050b4c00ff050b3c
2024-05-06 17:32:05.610382 INFO  BF_MC Write LAG node at addr 0x50b4 with id 255 and next node 0x50b5 0x0000_00000000ff050b5c
2024-05-06 17:32:05.610387 INFO  BF_MC Write LAG node at addr 0x50b5 with id 255 and next node 0x50b6 0x00ff_050b6c00ff050b5c
2024-05-06 17:32:05.610391 INFO  BF_MC Write LAG node at addr 0x50b6 with id 255 and next node 0x50b7 0x0000_00000000ff050b7c
2024-05-06 17:32:05.610397 INFO  BF_MC Write LAG node at addr 0x50b7 with id 255 and next node 0x50b8 0x00ff_050b8c00ff050b7c
2024-05-06 17:32:05.610401 INFO  BF_MC Write LAG node at addr 0x50b8 with id 255 and next node 0x50b9 0x0000_00000000ff050b9c
2024-05-06 17:32:05.610405 INFO  BF_MC Write LAG node at addr 0x50b9 with id 255 and next node 0x50ba 0x00ff_050bac00ff050b9c
2024-05-06 17:32:05.610410 INFO  BF_MC Write LAG node at addr 0x50ba with id 255 and next node 0x50bb 0x0000_00000000ff050bbc
2024-05-06 17:32:05.610415 INFO  BF_MC Write LAG node at addr 0x50bb with id 255 and next node 0x50bc 0x00ff_050bcc00ff050bbc
2024-05-06 17:32:05.610419 INFO  BF_MC Write LAG node at addr 0x50bc with id 255 and next node 0x50bd 0x0000_00000000ff050bdc
2024-05-06 17:32:05.610424 INFO  BF_MC Write LAG node at addr 0x50bd with id 255 and next node 0x50be 0x00ff_050bec00ff050bdc
2024-05-06 17:32:05.610428 INFO  BF_MC Write LAG node at addr 0x50be with id 255 and next node 0x50bf 0x0000_00000000ff050bfc
2024-05-06 17:32:05.610433 INFO  BF_MC Write LAG node at addr 0x50bf with id 255 and next node 0x50c0 0x00ff_050c0c00ff050bfc
2024-05-06 17:32:05.610437 INFO  BF_MC Write LAG node at addr 0x50c0 with id 255 and next node 0x50c1 0x0000_00000000ff050c1c
2024-05-06 17:32:05.610442 INFO  BF_MC Write LAG node at addr 0x50c1 with id 255 and next node 0x50c2 0x00ff_050c2c00ff050c1c
2024-05-06 17:32:05.610447 INFO  BF_MC Write LAG node at addr 0x50c2 with id 255 and next node 0x50c3 0x0000_00000000ff050c3c
2024-05-06 17:32:05.610453 INFO  BF_MC Write LAG node at addr 0x50c3 with id 255 and next node 0x50c4 0x00ff_050c4c00ff050c3c
2024-05-06 17:32:05.610457 INFO  BF_MC Write LAG node at addr 0x50c4 with id 255 and next node 0x50c5 0x0000_00000000ff050c5c
2024-05-06 17:32:05.611328 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/0:1(an_eligibility)
2024-05-06 17:32:05.611374 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/0:1(ready)
2024-05-06 17:32:05.611414 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/1:1(an_eligibility)
2024-05-06 17:32:05.611429 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/1:1(ready)
2024-05-06 17:32:05.611443 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/2:1(an_eligibility)
2024-05-06 17:32:05.611457 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/2:1(ready)
2024-05-06 17:32:05.611472 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/3:1(an_eligibility)
2024-05-06 17:32:05.611486 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/3:1(ready)
2024-05-06 17:32:05.611502 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.612450 INFO  BF_MC Write LAG node at addr 0x50c5 with id 255 and next node 0x50c6 0x00ff_050c6c00ff050c5c
2024-05-06 17:32:05.612470 INFO  BF_MC Write LAG node at addr 0x50c6 with id 255 and next node 0x50c7 0x0000_00000000ff050c7c
2024-05-06 17:32:05.612476 INFO  BF_MC Write LAG node at addr 0x50c7 with id 255 and next node 0x50c8 0x00ff_050c8c00ff050c7c
2024-05-06 17:32:05.612481 INFO  BF_MC Write LAG node at addr 0x50c8 with id 255 and next node 0x50c9 0x0000_00000000ff050c9c
2024-05-06 17:32:05.612486 INFO  BF_MC Write LAG node at addr 0x50c9 with id 255 and next node 0x50ca 0x00ff_050cac00ff050c9c
2024-05-06 17:32:05.612496 INFO  BF_MC Write LAG node at addr 0x50ca with id 255 and next node 0x50cb 0x0000_00000000ff050cbc
2024-05-06 17:32:05.612501 INFO  BF_MC Write LAG node at addr 0x50cb with id 255 and next node 0x50cc 0x00ff_050ccc00ff050cbc
2024-05-06 17:32:05.612505 INFO  BF_MC Write LAG node at addr 0x50cc with id 255 and next node 0x50cd 0x0000_00000000ff050cdc
2024-05-06 17:32:05.612510 INFO  BF_MC Write LAG node at addr 0x50cd with id 255 and next node 0x50ce 0x00ff_050cec00ff050cdc
2024-05-06 17:32:05.612515 INFO  BF_MC Write LAG node at addr 0x50ce with id 255 and next node 0x50cf 0x0000_00000000ff050cfc
2024-05-06 17:32:05.612519 INFO  BF_MC Write LAG node at addr 0x50cf with id 255 and next node 0x50d0 0x00ff_050d0c00ff050cfc
2024-05-06 17:32:05.612524 INFO  BF_MC Write LAG node at addr 0x50d0 with id 255 and next node 0x50d1 0x0000_00000000ff050d1c
2024-05-06 17:32:05.612529 INFO  BF_MC Write LAG node at addr 0x50d1 with id 255 and next node 0x50d2 0x00ff_050d2c00ff050d1c
2024-05-06 17:32:05.612534 INFO  BF_MC Write LAG node at addr 0x50d2 with id 255 and next node 0x50d3 0x0000_00000000ff050d3c
2024-05-06 17:32:05.612538 INFO  BF_MC Write LAG node at addr 0x50d3 with id 255 and next node 0x50d4 0x00ff_050d4c00ff050d3c
2024-05-06 17:32:05.612543 INFO  BF_MC Write LAG node at addr 0x50d4 with id 255 and next node 0x50d5 0x0000_00000000ff050d5c
2024-05-06 17:32:05.612548 INFO  BF_MC Write LAG node at addr 0x50d5 with id 255 and next node 0x50d6 0x00ff_050d6c00ff050d5c
2024-05-06 17:32:05.612553 INFO  BF_MC Write LAG node at addr 0x50d6 with id 255 and next node 0x50d7 0x0000_00000000ff050d7c
2024-05-06 17:32:05.612557 INFO  BF_MC Write LAG node at addr 0x50d7 with id 255 and next node 0x50d8 0x00ff_050d8c00ff050d7c
2024-05-06 17:32:05.612561 INFO  BF_MC Write LAG node at addr 0x50d8 with id 255 and next node 0x50d9 0x0000_00000000ff050d9c
2024-05-06 17:32:05.612567 INFO  BF_MC Write LAG node at addr 0x50d9 with id 255 and next node 0x50da 0x00ff_050dac00ff050d9c
2024-05-06 17:32:05.612577 INFO  BF_MC Write LAG node at addr 0x50da with id 255 and next node 0x50db 0x0000_00000000ff050dbc
2024-05-06 17:32:05.612583 INFO  BF_MC Write LAG node at addr 0x50db with id 255 and next node 0x50dc 0x00ff_050dcc00ff050dbc
2024-05-06 17:32:05.612587 INFO  BF_MC Write LAG node at addr 0x50dc with id 255 and next node 0x50dd 0x0000_00000000ff050ddc
2024-05-06 17:32:05.612592 INFO  BF_MC Write LAG node at addr 0x50dd with id 255 and next node 0x50de 0x00ff_050dec00ff050ddc
2024-05-06 17:32:05.612597 INFO  BF_MC Write LAG node at addr 0x50de with id 255 and next node 0x50df 0x0000_00000000ff050dfc
2024-05-06 17:32:05.612601 INFO  BF_MC Write LAG node at addr 0x50df with id 255 and next node 0x50e0 0x00ff_050e0c00ff050dfc
2024-05-06 17:32:05.612606 INFO  BF_MC Write LAG node at addr 0x50e0 with id 255 and next node 0x50e1 0x0000_00000000ff050e1c
2024-05-06 17:32:05.612610 INFO  BF_MC Write LAG node at addr 0x50e1 with id 255 and next node 0x50e2 0x00ff_050e2c00ff050e1c
2024-05-06 17:32:05.612616 INFO  BF_MC Write LAG node at addr 0x50e2 with id 255 and next node 0x50e3 0x0000_00000000ff050e3c
2024-05-06 17:32:05.612620 INFO  BF_MC Write LAG node at addr 0x50e3 with id 255 and next node 0x50e4 0x00ff_050e4c00ff050e3c
2024-05-06 17:32:05.612625 INFO  BF_MC Write LAG node at addr 0x50e4 with id 255 and next node 0x50e5 0x0000_00000000ff050e5c
2024-05-06 17:32:05.612629 INFO  BF_MC Write LAG node at addr 0x50e5 with id 255 and next node 0x50e6 0x00ff_050e6c00ff050e5c
2024-05-06 17:32:05.612634 INFO  BF_MC Write LAG node at addr 0x50e6 with id 255 and next node 0x50e7 0x0000_00000000ff050e7c
2024-05-06 17:32:05.612639 INFO  BF_MC Write LAG node at addr 0x50e7 with id 255 and next node 0x50e8 0x00ff_050e8c00ff050e7c
2024-05-06 17:32:05.612643 INFO  BF_MC Write LAG node at addr 0x50e8 with id 255 and next node 0x50e9 0x0000_00000000ff050e9c
2024-05-06 17:32:05.612647 INFO  BF_MC Write LAG node at addr 0x50e9 with id 255 and next node 0x50ea 0x00ff_050eac00ff050e9c
2024-05-06 17:32:05.612655 INFO  BF_MC Write LAG node at addr 0x50ea with id 255 and next node 0x50eb 0x0000_00000000ff050ebc
2024-05-06 17:32:05.612660 INFO  BF_MC Write LAG node at addr 0x50eb with id 255 and next node 0x50ec 0x00ff_050ecc00ff050ebc
2024-05-06 17:32:05.612664 INFO  BF_MC Write LAG node at addr 0x50ec with id 255 and next node 0x50ed 0x0000_00000000ff050edc
2024-05-06 17:32:05.612669 INFO  BF_MC Write LAG node at addr 0x50ed with id 255 and next node 0x50ee 0x00ff_050eec00ff050edc
2024-05-06 17:32:05.612675 INFO  BF_MC Write LAG node at addr 0x50ee with id 255 and next node 0x50ef 0x0000_00000000ff050efc
2024-05-06 17:32:05.612680 INFO  BF_MC Write LAG node at addr 0x50ef with id 255 and next node 0x50f0 0x00ff_050f0c00ff050efc
2024-05-06 17:32:05.612684 INFO  BF_MC Write LAG node at addr 0x50f0 with id 255 and next node 0x50f1 0x0000_00000000ff050f1c
2024-05-06 17:32:05.612689 INFO  BF_MC Write LAG node at addr 0x50f1 with id 255 and next node 0x50f2 0x00ff_050f2c00ff050f1c
2024-05-06 17:32:05.612694 INFO  BF_MC Write LAG node at addr 0x50f2 with id 255 and next node 0x50f3 0x0000_00000000ff050f3c
2024-05-06 17:32:05.612698 INFO  BF_MC Write LAG node at addr 0x50f3 with id 255 and next node 0x50f4 0x00ff_050f4c00ff050f3c
2024-05-06 17:32:05.612703 INFO  BF_MC Write LAG node at addr 0x50f4 with id 255 and next node 0x50f5 0x0000_00000000ff050f5c
2024-05-06 17:32:05.612707 INFO  BF_MC Write LAG node at addr 0x50f5 with id 255 and next node 0x50f6 0x00ff_050f6c00ff050f5c
2024-05-06 17:32:05.612712 INFO  BF_MC Write LAG node at addr 0x50f6 with id 255 and next node 0x50f7 0x0000_00000000ff050f7c
2024-05-06 17:32:05.612716 INFO  BF_MC Write LAG node at addr 0x50f7 with id 255 and next node 0x50f8 0x00ff_050f8c00ff050f7c
2024-05-06 17:32:05.612721 INFO  BF_MC Write LAG node at addr 0x50f8 with id 255 and next node 0x50f9 0x0000_00000000ff050f9c
2024-05-06 17:32:05.612725 INFO  BF_MC Write LAG node at addr 0x50f9 with id 255 and next node 0x50fa 0x00ff_050fac00ff050f9c
2024-05-06 17:32:05.612730 INFO  BF_MC Write LAG node at addr 0x50fa with id 255 and next node 0x50fb 0x0000_00000000ff050fbc
2024-05-06 17:32:05.612734 INFO  BF_MC Write LAG node at addr 0x50fb with id 255 and next node 0x50fc 0x00ff_050fcc00ff050fbc
2024-05-06 17:32:05.612739 INFO  BF_MC Write LAG node at addr 0x50fc with id 255 and next node 0x50fd 0x0000_00000000ff050fdc
2024-05-06 17:32:05.612743 INFO  BF_MC Write LAG node at addr 0x50fd with id 255 and next node 0x50fe 0x00ff_050fec00ff050fdc
2024-05-06 17:32:05.612748 INFO  BF_MC Write LAG node at addr 0x50fe with id 255 and next node 0x50ff 0x0000_00000000ff050ffc
2024-05-06 17:32:05.612753 INFO  BF_MC Write LAG node at addr 0x50ff with id 255 and next node 0x5100 0x00ff_05100c00ff050ffc
2024-05-06 17:32:05.612757 INFO  BF_MC Write LAG node at addr 0x5100 with id 255 and next node 0x5101 0x0000_00000000ff05101c
2024-05-06 17:32:05.612761 INFO  BF_MC Write LAG node at addr 0x5101 with id 255 and next node 0x5102 0x00ff_05102c00ff05101c
2024-05-06 17:32:05.612766 INFO  BF_MC Write LAG node at addr 0x5102 with id 255 and next node 0x5103 0x0000_00000000ff05103c
2024-05-06 17:32:05.612771 INFO  BF_MC Write LAG node at addr 0x5103 with id 255 and next node 0 0x00ff_00000c00ff05103c
2024-05-06 17:32:05.612777 INFO  BF_MC Allocated RDM addresses 0x11c0 - 0x11df
2024-05-06 17:32:05.612782 INFO  BF_MC Write L1End node at addr 0x11c0, rid 0, l2 0x5101
2024-05-06 17:32:05.612787 INFO  BF_MC Write L1End node at addr 0x11c1, rid 0, l2 0x5100
2024-05-06 17:32:05.612791 INFO  BF_MC Write L1End node at addr 0x11c2, rid 0, l2 0x50ff
2024-05-06 17:32:05.612795 INFO  BF_MC Write L1End node at addr 0x11c3, rid 0, l2 0x50fe
2024-05-06 17:32:05.612800 INFO  BF_MC Write L1End node at addr 0x11c4, rid 0, l2 0x50fd
2024-05-06 17:32:05.612805 INFO  BF_MC Write L1End node at addr 0x11c5, rid 0, l2 0x50fc
2024-05-06 17:32:05.612810 INFO  BF_MC Write L1End node at addr 0x11c6, rid 0, l2 0x50fb
2024-05-06 17:32:05.612815 INFO  BF_MC Write L1End node at addr 0x11c7, rid 0, l2 0x50fa
2024-05-06 17:32:05.612819 INFO  BF_MC Write L1End node at addr 0x11c8, rid 0, l2 0x50f8
2024-05-06 17:32:05.612828 INFO  BF_MC Write L1End node at addr 0x11c9, rid 0, l2 0x50f6
2024-05-06 17:32:05.612832 INFO  BF_MC Write L1End node at addr 0x11ca, rid 0, l2 0x50f4
2024-05-06 17:32:05.612836 INFO  BF_MC Write L1End node at addr 0x11cb, rid 0, l2 0x50f2
2024-05-06 17:32:05.612843 INFO  BF_MC Write L1End node at addr 0x11cc, rid 0, l2 0x50f0
2024-05-06 17:32:05.612850 INFO  BF_MC Write L1End node at addr 0x11cd, rid 0, l2 0x50ee
2024-05-06 17:32:05.612856 INFO  BF_MC Write L1End node at addr 0x11ce, rid 0, l2 0x50ec
2024-05-06 17:32:05.612861 INFO  BF_MC Write L1End node at addr 0x11cf, rid 0, l2 0x50ea
2024-05-06 17:32:05.612865 INFO  BF_MC Write L1End node at addr 0x11d0, rid 0, l2 0x50e8
2024-05-06 17:32:05.612870 INFO  BF_MC Write L1End node at addr 0x11d1, rid 0, l2 0x50e6
2024-05-06 17:32:05.612874 INFO  BF_MC Write L1End node at addr 0x11d2, rid 0, l2 0x50e4
2024-05-06 17:32:05.612878 INFO  BF_MC Write L1End node at addr 0x11d3, rid 0, l2 0x50e0
2024-05-06 17:32:05.612883 INFO  BF_MC Write L1End node at addr 0x11d4, rid 0, l2 0x50dc
2024-05-06 17:32:05.612887 INFO  BF_MC Write L1End node at addr 0x11d5, rid 0, l2 0x50d8
2024-05-06 17:32:05.612892 INFO  BF_MC Write L1End node at addr 0x11d6, rid 0, l2 0x50d4
2024-05-06 17:32:05.612896 INFO  BF_MC Write L1End node at addr 0x11d7, rid 0, l2 0x50cc
2024-05-06 17:32:05.612900 INFO  BF_MC Write L1End node at addr 0x11d8, rid 0, l2 0x50c4
2024-05-06 17:32:05.612906 INFO  BF_MC Write L1End node at addr 0x11d9, rid 0, l2 0x50bc
2024-05-06 17:32:05.612912 INFO  BF_MC Write L1End node at addr 0x11da, rid 0, l2 0x50a0
2024-05-06 17:32:05.612919 INFO  BF_MC Write L1End node at addr 0x11db, rid 0, l2 0x5087
2024-05-06 17:32:05.612923 INFO  BF_MC Write L1End node at addr 0x11dc, rid 0, l2 0x506e
2024-05-06 17:32:05.612928 INFO  BF_MC Write L1End node at addr 0x11dd, rid 0, l2 0x5055
2024-05-06 17:32:05.612932 INFO  BF_MC Write L1End node at addr 0x11de, rid 0, l2 0x503c
2024-05-06 17:32:05.612937 INFO  BF_MC Write L1End node at addr 0x11df, rid 0, l2 0x5000
2024-05-06 17:32:05.612942 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2024-05-06 17:32:05.612948 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2024-05-06 17:32:05.612952 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2024-05-06 17:32:05.612957 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2024-05-06 17:32:05.612962 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2024-05-06 17:32:05.612967 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2024-05-06 17:32:05.612971 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2024-05-06 17:32:05.612975 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2024-05-06 17:32:05.612980 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2024-05-06 17:32:05.612986 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2024-05-06 17:32:05.612991 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2024-05-06 17:32:05.612995 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2024-05-06 17:32:05.613000 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2024-05-06 17:32:05.613005 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2024-05-06 17:32:05.613009 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2024-05-06 17:32:05.613014 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2024-05-06 17:32:05.613018 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2024-05-06 17:32:05.613026 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2024-05-06 17:32:05.613030 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2024-05-06 17:32:05.613035 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2024-05-06 17:32:05.613039 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2024-05-06 17:32:05.613044 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2024-05-06 17:32:05.613049 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2024-05-06 17:32:05.613053 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2024-05-06 17:32:05.613058 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2024-05-06 17:32:05.613063 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2024-05-06 17:32:05.613067 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2024-05-06 17:32:05.613071 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2024-05-06 17:32:05.613076 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2024-05-06 17:32:05.613081 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2024-05-06 17:32:05.613085 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2024-05-06 17:32:05.613090 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2024-05-06 17:32:05.613094 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2024-05-06 17:32:05.613099 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2024-05-06 17:32:05.613103 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2024-05-06 17:32:05.613108 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2024-05-06 17:32:05.613112 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2024-05-06 17:32:05.613120 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2024-05-06 17:32:05.613128 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2024-05-06 17:32:05.613134 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2024-05-06 17:32:05.613138 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2024-05-06 17:32:05.613145 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2024-05-06 17:32:05.613149 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2024-05-06 17:32:05.613153 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2024-05-06 17:32:05.613158 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2024-05-06 17:32:05.613163 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2024-05-06 17:32:05.613167 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2024-05-06 17:32:05.613172 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2024-05-06 17:32:05.613176 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2024-05-06 17:32:05.613184 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2024-05-06 17:32:05.613188 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2024-05-06 17:32:05.613193 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2024-05-06 17:32:05.613197 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2024-05-06 17:32:05.613202 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2024-05-06 17:32:05.613207 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2024-05-06 17:32:05.613211 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2024-05-06 17:32:05.613215 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2024-05-06 17:32:05.613221 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2024-05-06 17:32:05.613225 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2024-05-06 17:32:05.613229 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2024-05-06 17:32:05.613234 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2024-05-06 17:32:05.613239 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2024-05-06 17:32:05.613243 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2024-05-06 17:32:05.613247 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2024-05-06 17:32:05.613252 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2024-05-06 17:32:05.613257 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2024-05-06 17:32:05.613261 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2024-05-06 17:32:05.613265 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2024-05-06 17:32:05.613270 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2024-05-06 17:32:05.613275 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2024-05-06 17:32:05.613279 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2024-05-06 17:32:05.613284 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2024-05-06 17:32:05.613288 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2024-05-06 17:32:05.613294 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2024-05-06 17:32:05.613298 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2024-05-06 17:32:05.613303 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2024-05-06 17:32:05.613307 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2024-05-06 17:32:05.613312 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2024-05-06 17:32:05.613317 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2024-05-06 17:32:05.613321 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2024-05-06 17:32:05.613325 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2024-05-06 17:32:05.613330 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2024-05-06 17:32:05.613337 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2024-05-06 17:32:05.613342 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2024-05-06 17:32:05.613346 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2024-05-06 17:32:05.613351 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2024-05-06 17:32:05.613356 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2024-05-06 17:32:05.613361 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2024-05-06 17:32:05.613365 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2024-05-06 17:32:05.613370 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2024-05-06 17:32:05.613374 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2024-05-06 17:32:05.613385 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2024-05-06 17:32:05.613391 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2024-05-06 17:32:05.613401 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2024-05-06 17:32:05.613407 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2024-05-06 17:32:05.613412 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2024-05-06 17:32:05.613416 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2024-05-06 17:32:05.613422 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2024-05-06 17:32:05.613426 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2024-05-06 17:32:05.613431 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2024-05-06 17:32:05.613435 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2024-05-06 17:32:05.613440 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2024-05-06 17:32:05.613446 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2024-05-06 17:32:05.613451 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2024-05-06 17:32:05.613455 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2024-05-06 17:32:05.613462 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2024-05-06 17:32:05.613466 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2024-05-06 17:32:05.613471 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2024-05-06 17:32:05.613475 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2024-05-06 17:32:05.613480 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2024-05-06 17:32:05.613484 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2024-05-06 17:32:05.613489 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2024-05-06 17:32:05.613493 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2024-05-06 17:32:05.613498 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2024-05-06 17:32:05.613505 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2024-05-06 17:32:05.613510 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2024-05-06 17:32:05.613514 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2024-05-06 17:32:05.613520 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2024-05-06 17:32:05.613524 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2024-05-06 17:32:05.613528 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2024-05-06 17:32:05.613533 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2024-05-06 17:32:05.613538 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2024-05-06 17:32:05.613543 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2024-05-06 17:32:05.613547 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2024-05-06 17:32:05.613552 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2024-05-06 17:32:05.613557 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2024-05-06 17:32:05.613561 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2024-05-06 17:32:05.613565 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2024-05-06 17:32:05.613570 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2024-05-06 17:32:05.613575 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2024-05-06 17:32:05.613579 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2024-05-06 17:32:05.613583 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2024-05-06 17:32:05.613588 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2024-05-06 17:32:05.613593 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2024-05-06 17:32:05.613597 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2024-05-06 17:32:05.613601 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2024-05-06 17:32:05.613606 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2024-05-06 17:32:05.613612 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2024-05-06 17:32:05.613616 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2024-05-06 17:32:05.613621 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2024-05-06 17:32:05.613625 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2024-05-06 17:32:05.613630 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2024-05-06 17:32:05.613634 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2024-05-06 17:32:05.613639 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2024-05-06 17:32:05.613643 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2024-05-06 17:32:05.613648 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2024-05-06 17:32:05.613652 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2024-05-06 17:32:05.613659 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2024-05-06 17:32:05.613664 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2024-05-06 17:32:05.613669 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2024-05-06 17:32:05.613673 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2024-05-06 17:32:05.613680 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2024-05-06 17:32:05.613688 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2024-05-06 17:32:05.613694 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2024-05-06 17:32:05.613699 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2024-05-06 17:32:05.613703 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2024-05-06 17:32:05.613708 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2024-05-06 17:32:05.613713 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2024-05-06 17:32:05.613717 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2024-05-06 17:32:05.613722 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2024-05-06 17:32:05.613726 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2024-05-06 17:32:05.613731 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2024-05-06 17:32:05.613735 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2024-05-06 17:32:05.613740 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2024-05-06 17:32:05.613744 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2024-05-06 17:32:05.613749 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2024-05-06 17:32:05.613754 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2024-05-06 17:32:05.613759 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2024-05-06 17:32:05.613763 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2024-05-06 17:32:05.613770 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2024-05-06 17:32:05.613775 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2024-05-06 17:32:05.613780 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2024-05-06 17:32:05.613784 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2024-05-06 17:32:05.613789 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2024-05-06 17:32:05.613793 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2024-05-06 17:32:05.613798 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2024-05-06 17:32:05.613802 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2024-05-06 17:32:05.613807 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2024-05-06 17:32:05.613811 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2024-05-06 17:32:05.613819 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2024-05-06 17:32:05.613823 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2024-05-06 17:32:05.613828 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2024-05-06 17:32:05.613833 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2024-05-06 17:32:05.613837 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2024-05-06 17:32:05.613842 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2024-05-06 17:32:05.613847 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2024-05-06 17:32:05.613851 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2024-05-06 17:32:05.613856 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2024-05-06 17:32:05.613860 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2024-05-06 17:32:05.613865 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2024-05-06 17:32:05.613869 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2024-05-06 17:32:05.613874 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2024-05-06 17:32:05.613878 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2024-05-06 17:32:05.613883 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2024-05-06 17:32:05.613888 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2024-05-06 17:32:05.613892 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2024-05-06 17:32:05.613896 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2024-05-06 17:32:05.613901 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2024-05-06 17:32:05.613906 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2024-05-06 17:32:05.613910 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2024-05-06 17:32:05.613914 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2024-05-06 17:32:05.613920 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2024-05-06 17:32:05.613925 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2024-05-06 17:32:05.613929 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2024-05-06 17:32:05.613933 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2024-05-06 17:32:05.613939 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2024-05-06 17:32:05.613943 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2024-05-06 17:32:05.613947 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2024-05-06 17:32:05.613953 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2024-05-06 17:32:05.613962 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2024-05-06 17:32:05.613968 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2024-05-06 17:32:05.613975 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2024-05-06 17:32:05.613985 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2024-05-06 17:32:05.613991 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2024-05-06 17:32:05.613995 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2024-05-06 17:32:05.614000 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2024-05-06 17:32:05.614004 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2024-05-06 17:32:05.614009 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2024-05-06 17:32:05.614014 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2024-05-06 17:32:05.614018 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2024-05-06 17:32:05.614023 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2024-05-06 17:32:05.614028 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2024-05-06 17:32:05.614032 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2024-05-06 17:32:05.614036 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2024-05-06 17:32:05.614041 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2024-05-06 17:32:05.614046 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2024-05-06 17:32:05.614050 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2024-05-06 17:32:05.614054 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2024-05-06 17:32:05.614059 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2024-05-06 17:32:05.614064 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2024-05-06 17:32:05.614069 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2024-05-06 17:32:05.614073 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2024-05-06 17:32:05.614078 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2024-05-06 17:32:05.614084 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2024-05-06 17:32:05.614088 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2024-05-06 17:32:05.614094 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2024-05-06 17:32:05.614098 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2024-05-06 17:32:05.614103 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2024-05-06 17:32:05.614108 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2024-05-06 17:32:05.614112 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2024-05-06 17:32:05.614116 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2024-05-06 17:32:05.614121 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2024-05-06 17:32:05.614126 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2024-05-06 17:32:05.614130 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2024-05-06 17:32:05.614137 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2024-05-06 17:32:05.614142 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2024-05-06 17:32:05.614146 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2024-05-06 17:32:05.614151 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2024-05-06 17:32:05.614155 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2024-05-06 17:32:05.614160 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2024-05-06 17:32:05.614164 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2024-05-06 17:32:05.614169 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2024-05-06 17:32:05.614173 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2024-05-06 17:32:05.614178 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2024-05-06 17:32:05.614183 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2024-05-06 17:32:05.614187 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2024-05-06 17:32:05.614192 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2024-05-06 17:32:05.614197 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2024-05-06 17:32:05.614202 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2024-05-06 17:32:05.614206 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2024-05-06 17:32:05.614210 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2024-05-06 17:32:05.614217 INFO  BF_MC Allocated RDM addresses 0x21c0 - 0x21df
2024-05-06 17:32:05.614221 INFO  BF_MC Write L1End node at addr 0x21c0, rid 0, l2 0x6101
2024-05-06 17:32:05.614227 INFO  BF_MC Write L1End node at addr 0x21c1, rid 0, l2 0x6100
2024-05-06 17:32:05.614234 INFO  BF_MC Write L1End node at addr 0x21c2, rid 0, l2 0x60ff
2024-05-06 17:32:05.614242 INFO  BF_MC Write L1End node at addr 0x21c3, rid 0, l2 0x60fe
2024-05-06 17:32:05.614246 INFO  BF_MC Write L1End node at addr 0x21c4, rid 0, l2 0x60fd
2024-05-06 17:32:05.614251 INFO  BF_MC Write L1End node at addr 0x21c5, rid 0, l2 0x60fc
2024-05-06 17:32:05.614255 INFO  BF_MC Write L1End node at addr 0x21c6, rid 0, l2 0x60fb
2024-05-06 17:32:05.614260 INFO  BF_MC Write L1End node at addr 0x21c7, rid 0, l2 0x60fa
2024-05-06 17:32:05.614264 INFO  BF_MC Write L1End node at addr 0x21c8, rid 0, l2 0x60f8
2024-05-06 17:32:05.614268 INFO  BF_MC Write L1End node at addr 0x21c9, rid 0, l2 0x60f6
2024-05-06 17:32:05.614272 INFO  BF_MC Write L1End node at addr 0x21ca, rid 0, l2 0x60f4
2024-05-06 17:32:05.614277 INFO  BF_MC Write L1End node at addr 0x21cb, rid 0, l2 0x60f2
2024-05-06 17:32:05.614281 INFO  BF_MC Write L1End node at addr 0x21cc, rid 0, l2 0x60f0
2024-05-06 17:32:05.614285 INFO  BF_MC Write L1End node at addr 0x21cd, rid 0, l2 0x60ee
2024-05-06 17:32:05.614290 INFO  BF_MC Write L1End node at addr 0x21ce, rid 0, l2 0x60ec
2024-05-06 17:32:05.614294 INFO  BF_MC Write L1End node at addr 0x21cf, rid 0, l2 0x60ea
2024-05-06 17:32:05.614298 INFO  BF_MC Write L1End node at addr 0x21d0, rid 0, l2 0x60e8
2024-05-06 17:32:05.614303 INFO  BF_MC Write L1End node at addr 0x21d1, rid 0, l2 0x60e6
2024-05-06 17:32:05.614307 INFO  BF_MC Write L1End node at addr 0x21d2, rid 0, l2 0x60e4
2024-05-06 17:32:05.614312 INFO  BF_MC Write L1End node at addr 0x21d3, rid 0, l2 0x60e0
2024-05-06 17:32:05.614316 INFO  BF_MC Write L1End node at addr 0x21d4, rid 0, l2 0x60dc
2024-05-06 17:32:05.614322 INFO  BF_MC Write L1End node at addr 0x21d5, rid 0, l2 0x60d8
2024-05-06 17:32:05.614327 INFO  BF_MC Write L1End node at addr 0x21d6, rid 0, l2 0x60d4
2024-05-06 17:32:05.614332 INFO  BF_MC Write L1End node at addr 0x21d7, rid 0, l2 0x60cc
2024-05-06 17:32:05.614336 INFO  BF_MC Write L1End node at addr 0x21d8, rid 0, l2 0x60c4
2024-05-06 17:32:05.614340 INFO  BF_MC Write L1End node at addr 0x21d9, rid 0, l2 0x60bc
2024-05-06 17:32:05.614344 INFO  BF_MC Write L1End node at addr 0x21da, rid 0, l2 0x60a0
2024-05-06 17:32:05.614349 INFO  BF_MC Write L1End node at addr 0x21db, rid 0, l2 0x6087
2024-05-06 17:32:05.614353 INFO  BF_MC Write L1End node at addr 0x21dc, rid 0, l2 0x606e
2024-05-06 17:32:05.614357 INFO  BF_MC Write L1End node at addr 0x21dd, rid 0, l2 0x6055
2024-05-06 17:32:05.614361 INFO  BF_MC Write L1End node at addr 0x21de, rid 0, l2 0x603c
2024-05-06 17:32:05.614366 INFO  BF_MC Write L1End node at addr 0x21df, rid 0, l2 0x6000
2024-05-06 17:32:05.614372 INFO  BF_MC Allocated RDM addresses 0x7000 - 0x7103
2024-05-06 17:32:05.614377 INFO  BF_MC Write LAG node at addr 0x7000 with id 255 and next node 0x7001 0x0000_00000000ff07001c
2024-05-06 17:32:05.614387 INFO  BF_MC Write LAG node at addr 0x7001 with id 255 and next node 0x7002 0x00ff_07002c00ff07001c
2024-05-06 17:32:05.614394 INFO  BF_MC Write LAG node at addr 0x7002 with id 255 and next node 0x7003 0x0000_00000000ff07003c
2024-05-06 17:32:05.614398 INFO  BF_MC Write LAG node at addr 0x7003 with id 255 and next node 0x7004 0x00ff_07004c00ff07003c
2024-05-06 17:32:05.614403 INFO  BF_MC Write LAG node at addr 0x7004 with id 255 and next node 0x7005 0x0000_00000000ff07005c
2024-05-06 17:32:05.614407 INFO  BF_MC Write LAG node at addr 0x7005 with id 255 and next node 0x7006 0x00ff_07006c00ff07005c
2024-05-06 17:32:05.614412 INFO  BF_MC Write LAG node at addr 0x7006 with id 255 and next node 0x7007 0x0000_00000000ff07007c
2024-05-06 17:32:05.614417 INFO  BF_MC Write LAG node at addr 0x7007 with id 255 and next node 0x7008 0x00ff_07008c00ff07007c
2024-05-06 17:32:05.614421 INFO  BF_MC Write LAG node at addr 0x7008 with id 255 and next node 0x7009 0x0000_00000000ff07009c
2024-05-06 17:32:05.614426 INFO  BF_MC Write LAG node at addr 0x7009 with id 255 and next node 0x700a 0x00ff_0700ac00ff07009c
2024-05-06 17:32:05.614431 INFO  BF_MC Write LAG node at addr 0x700a with id 255 and next node 0x700b 0x0000_00000000ff0700bc
2024-05-06 17:32:05.614436 INFO  BF_MC Write LAG node at addr 0x700b with id 255 and next node 0x700c 0x00ff_0700cc00ff0700bc
2024-05-06 17:32:05.614440 INFO  BF_MC Write LAG node at addr 0x700c with id 255 and next node 0x700d 0x0000_00000000ff0700dc
2024-05-06 17:32:05.614444 INFO  BF_MC Write LAG node at addr 0x700d with id 255 and next node 0x700e 0x00ff_0700ec00ff0700dc
2024-05-06 17:32:05.614449 INFO  BF_MC Write LAG node at addr 0x700e with id 255 and next node 0x700f 0x0000_00000000ff0700fc
2024-05-06 17:32:05.614454 INFO  BF_MC Write LAG node at addr 0x700f with id 255 and next node 0x7010 0x00ff_07010c00ff0700fc
2024-05-06 17:32:05.614458 INFO  BF_MC Write LAG node at addr 0x7010 with id 255 and next node 0x7011 0x0000_00000000ff07011c
2024-05-06 17:32:05.614463 INFO  BF_MC Write LAG node at addr 0x7011 with id 255 and next node 0x7012 0x00ff_07012c00ff07011c
2024-05-06 17:32:05.614468 INFO  BF_MC Write LAG node at addr 0x7012 with id 255 and next node 0x7013 0x0000_00000000ff07013c
2024-05-06 17:32:05.614472 INFO  BF_MC Write LAG node at addr 0x7013 with id 255 and next node 0x7014 0x00ff_07014c00ff07013c
2024-05-06 17:32:05.614477 INFO  BF_MC Write LAG node at addr 0x7014 with id 255 and next node 0x7015 0x0000_00000000ff07015c
2024-05-06 17:32:05.614481 INFO  BF_MC Write LAG node at addr 0x7015 with id 255 and next node 0x7016 0x00ff_07016c00ff07015c
2024-05-06 17:32:05.614486 INFO  BF_MC Write LAG node at addr 0x7016 with id 255 and next node 0x7017 0x0000_00000000ff07017c
2024-05-06 17:32:05.614491 INFO  BF_MC Write LAG node at addr 0x7017 with id 255 and next node 0x7018 0x00ff_07018c00ff07017c
2024-05-06 17:32:05.614498 INFO  BF_MC Write LAG node at addr 0x7018 with id 255 and next node 0x7019 0x0000_00000000ff07019c
2024-05-06 17:32:05.614506 INFO  BF_MC Write LAG node at addr 0x7019 with id 255 and next node 0x701a 0x00ff_0701ac00ff07019c
2024-05-06 17:32:05.614514 INFO  BF_MC Write LAG node at addr 0x701a with id 255 and next node 0x701b 0x0000_00000000ff0701bc
2024-05-06 17:32:05.614518 INFO  BF_MC Write LAG node at addr 0x701b with id 255 and next node 0x701c 0x00ff_0701cc00ff0701bc
2024-05-06 17:32:05.614523 INFO  BF_MC Write LAG node at addr 0x701c with id 255 and next node 0x701d 0x0000_00000000ff0701dc
2024-05-06 17:32:05.614527 INFO  BF_MC Write LAG node at addr 0x701d with id 255 and next node 0x701e 0x00ff_0701ec00ff0701dc
2024-05-06 17:32:05.614532 INFO  BF_MC Write LAG node at addr 0x701e with id 255 and next node 0x701f 0x0000_00000000ff0701fc
2024-05-06 17:32:05.614537 INFO  BF_MC Write LAG node at addr 0x701f with id 255 and next node 0x7020 0x00ff_07020c00ff0701fc
2024-05-06 17:32:05.614541 INFO  BF_MC Write LAG node at addr 0x7020 with id 255 and next node 0x7021 0x0000_00000000ff07021c
2024-05-06 17:32:05.614546 INFO  BF_MC Write LAG node at addr 0x7021 with id 255 and next node 0x7022 0x00ff_07022c00ff07021c
2024-05-06 17:32:05.614552 INFO  BF_MC Write LAG node at addr 0x7022 with id 255 and next node 0x7023 0x0000_00000000ff07023c
2024-05-06 17:32:05.614557 INFO  BF_MC Write LAG node at addr 0x7023 with id 255 and next node 0x7024 0x00ff_07024c00ff07023c
2024-05-06 17:32:05.614561 INFO  BF_MC Write LAG node at addr 0x7024 with id 255 and next node 0x7025 0x0000_00000000ff07025c
2024-05-06 17:32:05.614565 INFO  BF_MC Write LAG node at addr 0x7025 with id 255 and next node 0x7026 0x00ff_07026c00ff07025c
2024-05-06 17:32:05.614570 INFO  BF_MC Write LAG node at addr 0x7026 with id 255 and next node 0x7027 0x0000_00000000ff07027c
2024-05-06 17:32:05.614575 INFO  BF_MC Write LAG node at addr 0x7027 with id 255 and next node 0x7028 0x00ff_07028c00ff07027c
2024-05-06 17:32:05.614579 INFO  BF_MC Write LAG node at addr 0x7028 with id 255 and next node 0x7029 0x0000_00000000ff07029c
2024-05-06 17:32:05.614584 INFO  BF_MC Write LAG node at addr 0x7029 with id 255 and next node 0x702a 0x00ff_0702ac00ff07029c
2024-05-06 17:32:05.614589 INFO  BF_MC Write LAG node at addr 0x702a with id 255 and next node 0x702b 0x0000_00000000ff0702bc
2024-05-06 17:32:05.614593 INFO  BF_MC Write LAG node at addr 0x702b with id 255 and next node 0x702c 0x00ff_0702cc00ff0702bc
2024-05-06 17:32:05.614597 INFO  BF_MC Write LAG node at addr 0x702c with id 255 and next node 0x702d 0x0000_00000000ff0702dc
2024-05-06 17:32:05.614602 INFO  BF_MC Write LAG node at addr 0x702d with id 255 and next node 0x702e 0x00ff_0702ec00ff0702dc
2024-05-06 17:32:05.614607 INFO  BF_MC Write LAG node at addr 0x702e with id 255 and next node 0x702f 0x0000_00000000ff0702fc
2024-05-06 17:32:05.614611 INFO  BF_MC Write LAG node at addr 0x702f with id 255 and next node 0x7030 0x00ff_07030c00ff0702fc
2024-05-06 17:32:05.614616 INFO  BF_MC Write LAG node at addr 0x7030 with id 255 and next node 0x7031 0x0000_00000000ff07031c
2024-05-06 17:32:05.614620 INFO  BF_MC Write LAG node at addr 0x7031 with id 255 and next node 0x7032 0x00ff_07032c00ff07031c
2024-05-06 17:32:05.614625 INFO  BF_MC Write LAG node at addr 0x7032 with id 255 and next node 0x7033 0x0000_00000000ff07033c
2024-05-06 17:32:05.614630 INFO  BF_MC Write LAG node at addr 0x7033 with id 255 and next node 0x7034 0x00ff_07034c00ff07033c
2024-05-06 17:32:05.614634 INFO  BF_MC Write LAG node at addr 0x7034 with id 255 and next node 0x7035 0x0000_00000000ff07035c
2024-05-06 17:32:05.614639 INFO  BF_MC Write LAG node at addr 0x7035 with id 255 and next node 0x7036 0x00ff_07036c00ff07035c
2024-05-06 17:32:05.614644 INFO  BF_MC Write LAG node at addr 0x7036 with id 255 and next node 0x7037 0x0000_00000000ff07037c
2024-05-06 17:32:05.614648 INFO  BF_MC Write LAG node at addr 0x7037 with id 255 and next node 0x7038 0x00ff_07038c00ff07037c
2024-05-06 17:32:05.614653 INFO  BF_MC Write LAG node at addr 0x7038 with id 255 and next node 0x7039 0x0000_00000000ff07039c
2024-05-06 17:32:05.614659 INFO  BF_MC Write LAG node at addr 0x7039 with id 255 and next node 0x703a 0x00ff_0703ac00ff07039c
2024-05-06 17:32:05.614665 INFO  BF_MC Write LAG node at addr 0x703a with id 255 and next node 0x703b 0x0000_00000000ff0703bc
2024-05-06 17:32:05.614669 INFO  BF_MC Write LAG node at addr 0x703b with id 255 and next node 0x703c 0x00ff_0703cc00ff0703bc
2024-05-06 17:32:05.614673 INFO  BF_MC Write LAG node at addr 0x703c with id 255 and next node 0x703d 0x0000_00000000ff0703dc
2024-05-06 17:32:05.614678 INFO  BF_MC Write LAG node at addr 0x703d with id 255 and next node 0x703e 0x00ff_0703ec00ff0703dc
2024-05-06 17:32:05.614683 INFO  BF_MC Write LAG node at addr 0x703e with id 255 and next node 0x703f 0x0000_00000000ff0703fc
2024-05-06 17:32:05.614687 INFO  BF_MC Write LAG node at addr 0x703f with id 255 and next node 0x7040 0x00ff_07040c00ff0703fc
2024-05-06 17:32:05.614692 INFO  BF_MC Write LAG node at addr 0x7040 with id 255 and next node 0x7041 0x0000_00000000ff07041c
2024-05-06 17:32:05.614696 INFO  BF_MC Write LAG node at addr 0x7041 with id 255 and next node 0x7042 0x00ff_07042c00ff07041c
2024-05-06 17:32:05.614703 INFO  BF_MC Write LAG node at addr 0x7042 with id 255 and next node 0x7043 0x0000_00000000ff07043c
2024-05-06 17:32:05.614707 INFO  BF_MC Write LAG node at addr 0x7043 with id 255 and next node 0x7044 0x00ff_07044c00ff07043c
2024-05-06 17:32:05.614712 INFO  BF_MC Write LAG node at addr 0x7044 with id 255 and next node 0x7045 0x0000_00000000ff07045c
2024-05-06 17:32:05.614716 INFO  BF_MC Write LAG node at addr 0x7045 with id 255 and next node 0x7046 0x00ff_07046c00ff07045c
2024-05-06 17:32:05.614721 INFO  BF_MC Write LAG node at addr 0x7046 with id 255 and next node 0x7047 0x0000_00000000ff07047c
2024-05-06 17:32:05.614725 INFO  BF_MC Write LAG node at addr 0x7047 with id 255 and next node 0x7048 0x00ff_07048c00ff07047c
2024-05-06 17:32:05.614730 INFO  BF_MC Write LAG node at addr 0x7048 with id 255 and next node 0x7049 0x0000_00000000ff07049c
2024-05-06 17:32:05.614734 INFO  BF_MC Write LAG node at addr 0x7049 with id 255 and next node 0x704a 0x00ff_0704ac00ff07049c
2024-05-06 17:32:05.614739 INFO  BF_MC Write LAG node at addr 0x704a with id 255 and next node 0x704b 0x0000_00000000ff0704bc
2024-05-06 17:32:05.614744 INFO  BF_MC Write LAG node at addr 0x704b with id 255 and next node 0x704c 0x00ff_0704cc00ff0704bc
2024-05-06 17:32:05.614766 INFO  BF_MC Write LAG node at addr 0x704c with id 255 and next node 0x704d 0x0000_00000000ff0704dc
2024-05-06 17:32:05.614771 INFO  BF_MC Write LAG node at addr 0x704d with id 255 and next node 0x704e 0x00ff_0704ec00ff0704dc
2024-05-06 17:32:05.614776 INFO  BF_MC Write LAG node at addr 0x704e with id 255 and next node 0x704f 0x0000_00000000ff0704fc
2024-05-06 17:32:05.614780 INFO  BF_MC Write LAG node at addr 0x704f with id 255 and next node 0x7050 0x00ff_07050c00ff0704fc
2024-05-06 17:32:05.614784 INFO  BF_MC Write LAG node at addr 0x7050 with id 255 and next node 0x7051 0x0000_00000000ff07051c
2024-05-06 17:32:05.614789 INFO  BF_MC Write LAG node at addr 0x7051 with id 255 and next node 0x7052 0x00ff_07052c00ff07051c
2024-05-06 17:32:05.614794 INFO  BF_MC Write LAG node at addr 0x7052 with id 255 and next node 0x7053 0x0000_00000000ff07053c
2024-05-06 17:32:05.614798 INFO  BF_MC Write LAG node at addr 0x7053 with id 255 and next node 0x7054 0x00ff_07054c00ff07053c
2024-05-06 17:32:05.614803 INFO  BF_MC Write LAG node at addr 0x7054 with id 255 and next node 0x7055 0x0000_00000000ff07055c
2024-05-06 17:32:05.614807 INFO  BF_MC Write LAG node at addr 0x7055 with id 255 and next node 0x7056 0x00ff_07056c00ff07055c
2024-05-06 17:32:05.614812 INFO  BF_MC Write LAG node at addr 0x7056 with id 255 and next node 0x7057 0x0000_00000000ff07057c
2024-05-06 17:32:05.614816 INFO  BF_MC Write LAG node at addr 0x7057 with id 255 and next node 0x7058 0x00ff_07058c00ff07057c
2024-05-06 17:32:05.614821 INFO  BF_MC Write LAG node at addr 0x7058 with id 255 and next node 0x7059 0x0000_00000000ff07059c
2024-05-06 17:32:05.614829 INFO  BF_MC Write LAG node at addr 0x7059 with id 255 and next node 0x705a 0x00ff_0705ac00ff07059c
2024-05-06 17:32:05.614834 INFO  BF_MC Write LAG node at addr 0x705a with id 255 and next node 0x705b 0x0000_00000000ff0705bc
2024-05-06 17:32:05.614838 INFO  BF_MC Write LAG node at addr 0x705b with id 255 and next node 0x705c 0x00ff_0705cc00ff0705bc
2024-05-06 17:32:05.614843 INFO  BF_MC Write LAG node at addr 0x705c with id 255 and next node 0x705d 0x0000_00000000ff0705dc
2024-05-06 17:32:05.614847 INFO  BF_MC Write LAG node at addr 0x705d with id 255 and next node 0x705e 0x00ff_0705ec00ff0705dc
2024-05-06 17:32:05.614852 INFO  BF_MC Write LAG node at addr 0x705e with id 255 and next node 0x705f 0x0000_00000000ff0705fc
2024-05-06 17:32:05.614857 INFO  BF_MC Write LAG node at addr 0x705f with id 255 and next node 0x7060 0x00ff_07060c00ff0705fc
2024-05-06 17:32:05.614861 INFO  BF_MC Write LAG node at addr 0x7060 with id 255 and next node 0x7061 0x0000_00000000ff07061c
2024-05-06 17:32:05.614866 INFO  BF_MC Write LAG node at addr 0x7061 with id 255 and next node 0x7062 0x00ff_07062c00ff07061c
2024-05-06 17:32:05.614871 INFO  BF_MC Write LAG node at addr 0x7062 with id 255 and next node 0x7063 0x0000_00000000ff07063c
2024-05-06 17:32:05.614876 INFO  BF_MC Write LAG node at addr 0x7063 with id 255 and next node 0x7064 0x00ff_07064c00ff07063c
2024-05-06 17:32:05.614880 INFO  BF_MC Write LAG node at addr 0x7064 with id 255 and next node 0x7065 0x0000_00000000ff07065c
2024-05-06 17:32:05.614885 INFO  BF_MC Write LAG node at addr 0x7065 with id 255 and next node 0x7066 0x00ff_07066c00ff07065c
2024-05-06 17:32:05.614890 INFO  BF_MC Write LAG node at addr 0x7066 with id 255 and next node 0x7067 0x0000_00000000ff07067c
2024-05-06 17:32:05.614894 INFO  BF_MC Write LAG node at addr 0x7067 with id 255 and next node 0x7068 0x00ff_07068c00ff07067c
2024-05-06 17:32:05.614898 INFO  BF_MC Write LAG node at addr 0x7068 with id 255 and next node 0x7069 0x0000_00000000ff07069c
2024-05-06 17:32:05.614903 INFO  BF_MC Write LAG node at addr 0x7069 with id 255 and next node 0x706a 0x00ff_0706ac00ff07069c
2024-05-06 17:32:05.614908 INFO  BF_MC Write LAG node at addr 0x706a with id 255 and next node 0x706b 0x0000_00000000ff0706bc
2024-05-06 17:32:05.614912 INFO  BF_MC Write LAG node at addr 0x706b with id 255 and next node 0x706c 0x00ff_0706cc00ff0706bc
2024-05-06 17:32:05.614916 INFO  BF_MC Write LAG node at addr 0x706c with id 255 and next node 0x706d 0x0000_00000000ff0706dc
2024-05-06 17:32:05.616592 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/0:1(an_eligibility)
2024-05-06 17:32:05.616634 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/0:1(ready)
2024-05-06 17:32:05.616649 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/1:1(an_eligibility)
2024-05-06 17:32:05.616663 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/1:1(ready)
2024-05-06 17:32:05.616677 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/2:1(an_eligibility)
2024-05-06 17:32:05.616692 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/2:1(ready)
2024-05-06 17:32:05.616705 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/3:1(an_eligibility)
2024-05-06 17:32:05.616719 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/3:1(ready)
2024-05-06 17:32:05.616734 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.618961 INFO  BF_MC Write LAG node at addr 0x706d with id 255 and next node 0x706e 0x00ff_0706ec00ff0706dc
2024-05-06 17:32:05.619012 INFO  BF_MC Write LAG node at addr 0x706e with id 255 and next node 0x706f 0x0000_00000000ff0706fc
2024-05-06 17:32:05.619018 INFO  BF_MC Write LAG node at addr 0x706f with id 255 and next node 0x7070 0x00ff_07070c00ff0706fc
2024-05-06 17:32:05.619023 INFO  BF_MC Write LAG node at addr 0x7070 with id 255 and next node 0x7071 0x0000_00000000ff07071c
2024-05-06 17:32:05.619028 INFO  BF_MC Write LAG node at addr 0x7071 with id 255 and next node 0x7072 0x00ff_07072c00ff07071c
2024-05-06 17:32:05.619037 INFO  BF_MC Write LAG node at addr 0x7072 with id 255 and next node 0x7073 0x0000_00000000ff07073c
2024-05-06 17:32:05.619042 INFO  BF_MC Write LAG node at addr 0x7073 with id 255 and next node 0x7074 0x00ff_07074c00ff07073c
2024-05-06 17:32:05.619046 INFO  BF_MC Write LAG node at addr 0x7074 with id 255 and next node 0x7075 0x0000_00000000ff07075c
2024-05-06 17:32:05.619051 INFO  BF_MC Write LAG node at addr 0x7075 with id 255 and next node 0x7076 0x00ff_07076c00ff07075c
2024-05-06 17:32:05.619056 INFO  BF_MC Write LAG node at addr 0x7076 with id 255 and next node 0x7077 0x0000_00000000ff07077c
2024-05-06 17:32:05.619060 INFO  BF_MC Write LAG node at addr 0x7077 with id 255 and next node 0x7078 0x00ff_07078c00ff07077c
2024-05-06 17:32:05.619065 INFO  BF_MC Write LAG node at addr 0x7078 with id 255 and next node 0x7079 0x0000_00000000ff07079c
2024-05-06 17:32:05.619070 INFO  BF_MC Write LAG node at addr 0x7079 with id 255 and next node 0x707a 0x00ff_0707ac00ff07079c
2024-05-06 17:32:05.619079 INFO  BF_MC Write LAG node at addr 0x707a with id 255 and next node 0x707b 0x0000_00000000ff0707bc
2024-05-06 17:32:05.619087 INFO  BF_MC Write LAG node at addr 0x707b with id 255 and next node 0x707c 0x00ff_0707cc00ff0707bc
2024-05-06 17:32:05.619092 INFO  BF_MC Write LAG node at addr 0x707c with id 255 and next node 0x707d 0x0000_00000000ff0707dc
2024-05-06 17:32:05.619097 INFO  BF_MC Write LAG node at addr 0x707d with id 255 and next node 0x707e 0x00ff_0707ec00ff0707dc
2024-05-06 17:32:05.619101 INFO  BF_MC Write LAG node at addr 0x707e with id 255 and next node 0x707f 0x0000_00000000ff0707fc
2024-05-06 17:32:05.619106 INFO  BF_MC Write LAG node at addr 0x707f with id 255 and next node 0x7080 0x00ff_07080c00ff0707fc
2024-05-06 17:32:05.619110 INFO  BF_MC Write LAG node at addr 0x7080 with id 255 and next node 0x7081 0x0000_00000000ff07081c
2024-05-06 17:32:05.619115 INFO  BF_MC Write LAG node at addr 0x7081 with id 255 and next node 0x7082 0x00ff_07082c00ff07081c
2024-05-06 17:32:05.619120 INFO  BF_MC Write LAG node at addr 0x7082 with id 255 and next node 0x7083 0x0000_00000000ff07083c
2024-05-06 17:32:05.619124 INFO  BF_MC Write LAG node at addr 0x7083 with id 255 and next node 0x7084 0x00ff_07084c00ff07083c
2024-05-06 17:32:05.619129 INFO  BF_MC Write LAG node at addr 0x7084 with id 255 and next node 0x7085 0x0000_00000000ff07085c
2024-05-06 17:32:05.619135 INFO  BF_MC Write LAG node at addr 0x7085 with id 255 and next node 0x7086 0x00ff_07086c00ff07085c
2024-05-06 17:32:05.619140 INFO  BF_MC Write LAG node at addr 0x7086 with id 255 and next node 0x7087 0x0000_00000000ff07087c
2024-05-06 17:32:05.619144 INFO  BF_MC Write LAG node at addr 0x7087 with id 255 and next node 0x7088 0x00ff_07088c00ff07087c
2024-05-06 17:32:05.619149 INFO  BF_MC Write LAG node at addr 0x7088 with id 255 and next node 0x7089 0x0000_00000000ff07089c
2024-05-06 17:32:05.619154 INFO  BF_MC Write LAG node at addr 0x7089 with id 255 and next node 0x708a 0x00ff_0708ac00ff07089c
2024-05-06 17:32:05.619158 INFO  BF_MC Write LAG node at addr 0x708a with id 255 and next node 0x708b 0x0000_00000000ff0708bc
2024-05-06 17:32:05.619163 INFO  BF_MC Write LAG node at addr 0x708b with id 255 and next node 0x708c 0x00ff_0708cc00ff0708bc
2024-05-06 17:32:05.619167 INFO  BF_MC Write LAG node at addr 0x708c with id 255 and next node 0x708d 0x0000_00000000ff0708dc
2024-05-06 17:32:05.619172 INFO  BF_MC Write LAG node at addr 0x708d with id 255 and next node 0x708e 0x00ff_0708ec00ff0708dc
2024-05-06 17:32:05.619176 INFO  BF_MC Write LAG node at addr 0x708e with id 255 and next node 0x708f 0x0000_00000000ff0708fc
2024-05-06 17:32:05.619181 INFO  BF_MC Write LAG node at addr 0x708f with id 255 and next node 0x7090 0x00ff_07090c00ff0708fc
2024-05-06 17:32:05.619185 INFO  BF_MC Write LAG node at addr 0x7090 with id 255 and next node 0x7091 0x0000_00000000ff07091c
2024-05-06 17:32:05.619190 INFO  BF_MC Write LAG node at addr 0x7091 with id 255 and next node 0x7092 0x00ff_07092c00ff07091c
2024-05-06 17:32:05.619194 INFO  BF_MC Write LAG node at addr 0x7092 with id 255 and next node 0x7093 0x0000_00000000ff07093c
2024-05-06 17:32:05.619201 INFO  BF_MC Write LAG node at addr 0x7093 with id 255 and next node 0x7094 0x00ff_07094c00ff07093c
2024-05-06 17:32:05.619206 INFO  BF_MC Write LAG node at addr 0x7094 with id 255 and next node 0x7095 0x0000_00000000ff07095c
2024-05-06 17:32:05.619211 INFO  BF_MC Write LAG node at addr 0x7095 with id 255 and next node 0x7096 0x00ff_07096c00ff07095c
2024-05-06 17:32:05.619215 INFO  BF_MC Write LAG node at addr 0x7096 with id 255 and next node 0x7097 0x0000_00000000ff07097c
2024-05-06 17:32:05.619221 INFO  BF_MC Write LAG node at addr 0x7097 with id 255 and next node 0x7098 0x00ff_07098c00ff07097c
2024-05-06 17:32:05.619228 INFO  BF_MC Write LAG node at addr 0x7098 with id 255 and next node 0x7099 0x0000_00000000ff07099c
2024-05-06 17:32:05.619233 INFO  BF_MC Write LAG node at addr 0x7099 with id 255 and next node 0x709a 0x00ff_0709ac00ff07099c
2024-05-06 17:32:05.619237 INFO  BF_MC Write LAG node at addr 0x709a with id 255 and next node 0x709b 0x0000_00000000ff0709bc
2024-05-06 17:32:05.619242 INFO  BF_MC Write LAG node at addr 0x709b with id 255 and next node 0x709c 0x00ff_0709cc00ff0709bc
2024-05-06 17:32:05.619246 INFO  BF_MC Write LAG node at addr 0x709c with id 255 and next node 0x709d 0x0000_00000000ff0709dc
2024-05-06 17:32:05.619255 INFO  BF_MC Write LAG node at addr 0x709d with id 255 and next node 0x709e 0x00ff_0709ec00ff0709dc
2024-05-06 17:32:05.619260 INFO  BF_MC Write LAG node at addr 0x709e with id 255 and next node 0x709f 0x0000_00000000ff0709fc
2024-05-06 17:32:05.619264 INFO  BF_MC Write LAG node at addr 0x709f with id 255 and next node 0x70a0 0x00ff_070a0c00ff0709fc
2024-05-06 17:32:05.619269 INFO  BF_MC Write LAG node at addr 0x70a0 with id 255 and next node 0x70a1 0x0000_00000000ff070a1c
2024-05-06 17:32:05.619274 INFO  BF_MC Write LAG node at addr 0x70a1 with id 255 and next node 0x70a2 0x00ff_070a2c00ff070a1c
2024-05-06 17:32:05.619278 INFO  BF_MC Write LAG node at addr 0x70a2 with id 255 and next node 0x70a3 0x0000_00000000ff070a3c
2024-05-06 17:32:05.619282 INFO  BF_MC Write LAG node at addr 0x70a3 with id 255 and next node 0x70a4 0x00ff_070a4c00ff070a3c
2024-05-06 17:32:05.619287 INFO  BF_MC Write LAG node at addr 0x70a4 with id 255 and next node 0x70a5 0x0000_00000000ff070a5c
2024-05-06 17:32:05.619292 INFO  BF_MC Write LAG node at addr 0x70a5 with id 255 and next node 0x70a6 0x00ff_070a6c00ff070a5c
2024-05-06 17:32:05.619296 INFO  BF_MC Write LAG node at addr 0x70a6 with id 255 and next node 0x70a7 0x0000_00000000ff070a7c
2024-05-06 17:32:05.619301 INFO  BF_MC Write LAG node at addr 0x70a7 with id 255 and next node 0x70a8 0x00ff_070a8c00ff070a7c
2024-05-06 17:32:05.619305 INFO  BF_MC Write LAG node at addr 0x70a8 with id 255 and next node 0x70a9 0x0000_00000000ff070a9c
2024-05-06 17:32:05.619310 INFO  BF_MC Write LAG node at addr 0x70a9 with id 255 and next node 0x70aa 0x00ff_070aac00ff070a9c
2024-05-06 17:32:05.619315 INFO  BF_MC Write LAG node at addr 0x70aa with id 255 and next node 0x70ab 0x0000_00000000ff070abc
2024-05-06 17:32:05.619319 INFO  BF_MC Write LAG node at addr 0x70ab with id 255 and next node 0x70ac 0x00ff_070acc00ff070abc
2024-05-06 17:32:05.619323 INFO  BF_MC Write LAG node at addr 0x70ac with id 255 and next node 0x70ad 0x0000_00000000ff070adc
2024-05-06 17:32:05.619328 INFO  BF_MC Write LAG node at addr 0x70ad with id 255 and next node 0x70ae 0x00ff_070aec00ff070adc
2024-05-06 17:32:05.619333 INFO  BF_MC Write LAG node at addr 0x70ae with id 255 and next node 0x70af 0x0000_00000000ff070afc
2024-05-06 17:32:05.619337 INFO  BF_MC Write LAG node at addr 0x70af with id 255 and next node 0x70b0 0x00ff_070b0c00ff070afc
2024-05-06 17:32:05.619341 INFO  BF_MC Write LAG node at addr 0x70b0 with id 255 and next node 0x70b1 0x0000_00000000ff070b1c
2024-05-06 17:32:05.619347 INFO  BF_MC Write LAG node at addr 0x70b1 with id 255 and next node 0x70b2 0x00ff_070b2c00ff070b1c
2024-05-06 17:32:05.619356 INFO  BF_MC Write LAG node at addr 0x70b2 with id 255 and next node 0x70b3 0x0000_00000000ff070b3c
2024-05-06 17:32:05.619366 INFO  BF_MC Write LAG node at addr 0x70b3 with id 255 and next node 0x70b4 0x00ff_070b4c00ff070b3c
2024-05-06 17:32:05.619371 INFO  BF_MC Write LAG node at addr 0x70b4 with id 255 and next node 0x70b5 0x0000_00000000ff070b5c
2024-05-06 17:32:05.619376 INFO  BF_MC Write LAG node at addr 0x70b5 with id 255 and next node 0x70b6 0x00ff_070b6c00ff070b5c
2024-05-06 17:32:05.619389 INFO  BF_MC Write LAG node at addr 0x70b6 with id 255 and next node 0x70b7 0x0000_00000000ff070b7c
2024-05-06 17:32:05.619394 INFO  BF_MC Write LAG node at addr 0x70b7 with id 255 and next node 0x70b8 0x00ff_070b8c00ff070b7c
2024-05-06 17:32:05.619398 INFO  BF_MC Write LAG node at addr 0x70b8 with id 255 and next node 0x70b9 0x0000_00000000ff070b9c
2024-05-06 17:32:05.619403 INFO  BF_MC Write LAG node at addr 0x70b9 with id 255 and next node 0x70ba 0x00ff_070bac00ff070b9c
2024-05-06 17:32:05.619408 INFO  BF_MC Write LAG node at addr 0x70ba with id 255 and next node 0x70bb 0x0000_00000000ff070bbc
2024-05-06 17:32:05.619412 INFO  BF_MC Write LAG node at addr 0x70bb with id 255 and next node 0x70bc 0x00ff_070bcc00ff070bbc
2024-05-06 17:32:05.619416 INFO  BF_MC Write LAG node at addr 0x70bc with id 255 and next node 0x70bd 0x0000_00000000ff070bdc
2024-05-06 17:32:05.619422 INFO  BF_MC Write LAG node at addr 0x70bd with id 255 and next node 0x70be 0x00ff_070bec00ff070bdc
2024-05-06 17:32:05.619426 INFO  BF_MC Write LAG node at addr 0x70be with id 255 and next node 0x70bf 0x0000_00000000ff070bfc
2024-05-06 17:32:05.619430 INFO  BF_MC Write LAG node at addr 0x70bf with id 255 and next node 0x70c0 0x00ff_070c0c00ff070bfc
2024-05-06 17:32:05.619435 INFO  BF_MC Write LAG node at addr 0x70c0 with id 255 and next node 0x70c1 0x0000_00000000ff070c1c
2024-05-06 17:32:05.619440 INFO  BF_MC Write LAG node at addr 0x70c1 with id 255 and next node 0x70c2 0x00ff_070c2c00ff070c1c
2024-05-06 17:32:05.619444 INFO  BF_MC Write LAG node at addr 0x70c2 with id 255 and next node 0x70c3 0x0000_00000000ff070c3c
2024-05-06 17:32:05.619449 INFO  BF_MC Write LAG node at addr 0x70c3 with id 255 and next node 0x70c4 0x00ff_070c4c00ff070c3c
2024-05-06 17:32:05.619453 INFO  BF_MC Write LAG node at addr 0x70c4 with id 255 and next node 0x70c5 0x0000_00000000ff070c5c
2024-05-06 17:32:05.619458 INFO  BF_MC Write LAG node at addr 0x70c5 with id 255 and next node 0x70c6 0x00ff_070c6c00ff070c5c
2024-05-06 17:32:05.619463 INFO  BF_MC Write LAG node at addr 0x70c6 with id 255 and next node 0x70c7 0x0000_00000000ff070c7c
2024-05-06 17:32:05.619467 INFO  BF_MC Write LAG node at addr 0x70c7 with id 255 and next node 0x70c8 0x00ff_070c8c00ff070c7c
2024-05-06 17:32:05.619472 INFO  BF_MC Write LAG node at addr 0x70c8 with id 255 and next node 0x70c9 0x0000_00000000ff070c9c
2024-05-06 17:32:05.619477 INFO  BF_MC Write LAG node at addr 0x70c9 with id 255 and next node 0x70ca 0x00ff_070cac00ff070c9c
2024-05-06 17:32:05.619482 INFO  BF_MC Write LAG node at addr 0x70ca with id 255 and next node 0x70cb 0x0000_00000000ff070cbc
2024-05-06 17:32:05.619486 INFO  BF_MC Write LAG node at addr 0x70cb with id 255 and next node 0x70cc 0x00ff_070ccc00ff070cbc
2024-05-06 17:32:05.619491 INFO  BF_MC Write LAG node at addr 0x70cc with id 255 and next node 0x70cd 0x0000_00000000ff070cdc
2024-05-06 17:32:05.619497 INFO  BF_MC Write LAG node at addr 0x70cd with id 255 and next node 0x70ce 0x00ff_070cec00ff070cdc
2024-05-06 17:32:05.619501 INFO  BF_MC Write LAG node at addr 0x70ce with id 255 and next node 0x70cf 0x0000_00000000ff070cfc
2024-05-06 17:32:05.619505 INFO  BF_MC Write LAG node at addr 0x70cf with id 255 and next node 0x70d0 0x00ff_070d0c00ff070cfc
2024-05-06 17:32:05.619510 INFO  BF_MC Write LAG node at addr 0x70d0 with id 255 and next node 0x70d1 0x0000_00000000ff070d1c
2024-05-06 17:32:05.619515 INFO  BF_MC Write LAG node at addr 0x70d1 with id 255 and next node 0x70d2 0x00ff_070d2c00ff070d1c
2024-05-06 17:32:05.619520 INFO  BF_MC Write LAG node at addr 0x70d2 with id 255 and next node 0x70d3 0x0000_00000000ff070d3c
2024-05-06 17:32:05.619524 INFO  BF_MC Write LAG node at addr 0x70d3 with id 255 and next node 0x70d4 0x00ff_070d4c00ff070d3c
2024-05-06 17:32:05.619531 INFO  BF_MC Write LAG node at addr 0x70d4 with id 255 and next node 0x70d5 0x0000_00000000ff070d5c
2024-05-06 17:32:05.619537 INFO  BF_MC Write LAG node at addr 0x70d5 with id 255 and next node 0x70d6 0x00ff_070d6c00ff070d5c
2024-05-06 17:32:05.619541 INFO  BF_MC Write LAG node at addr 0x70d6 with id 255 and next node 0x70d7 0x0000_00000000ff070d7c
2024-05-06 17:32:05.619546 INFO  BF_MC Write LAG node at addr 0x70d7 with id 255 and next node 0x70d8 0x00ff_070d8c00ff070d7c
2024-05-06 17:32:05.619550 INFO  BF_MC Write LAG node at addr 0x70d8 with id 255 and next node 0x70d9 0x0000_00000000ff070d9c
2024-05-06 17:32:05.619555 INFO  BF_MC Write LAG node at addr 0x70d9 with id 255 and next node 0x70da 0x00ff_070dac00ff070d9c
2024-05-06 17:32:05.619559 INFO  BF_MC Write LAG node at addr 0x70da with id 255 and next node 0x70db 0x0000_00000000ff070dbc
2024-05-06 17:32:05.619564 INFO  BF_MC Write LAG node at addr 0x70db with id 255 and next node 0x70dc 0x00ff_070dcc00ff070dbc
2024-05-06 17:32:05.619568 INFO  BF_MC Write LAG node at addr 0x70dc with id 255 and next node 0x70dd 0x0000_00000000ff070ddc
2024-05-06 17:32:05.619573 INFO  BF_MC Write LAG node at addr 0x70dd with id 255 and next node 0x70de 0x00ff_070dec00ff070ddc
2024-05-06 17:32:05.619578 INFO  BF_MC Write LAG node at addr 0x70de with id 255 and next node 0x70df 0x0000_00000000ff070dfc
2024-05-06 17:32:05.619582 INFO  BF_MC Write LAG node at addr 0x70df with id 255 and next node 0x70e0 0x00ff_070e0c00ff070dfc
2024-05-06 17:32:05.619587 INFO  BF_MC Write LAG node at addr 0x70e0 with id 255 and next node 0x70e1 0x0000_00000000ff070e1c
2024-05-06 17:32:05.619592 INFO  BF_MC Write LAG node at addr 0x70e1 with id 255 and next node 0x70e2 0x00ff_070e2c00ff070e1c
2024-05-06 17:32:05.619596 INFO  BF_MC Write LAG node at addr 0x70e2 with id 255 and next node 0x70e3 0x0000_00000000ff070e3c
2024-05-06 17:32:05.619600 INFO  BF_MC Write LAG node at addr 0x70e3 with id 255 and next node 0x70e4 0x00ff_070e4c00ff070e3c
2024-05-06 17:32:05.619607 INFO  BF_MC Write LAG node at addr 0x70e4 with id 255 and next node 0x70e5 0x0000_00000000ff070e5c
2024-05-06 17:32:05.619615 INFO  BF_MC Write LAG node at addr 0x70e5 with id 255 and next node 0x70e6 0x00ff_070e6c00ff070e5c
2024-05-06 17:32:05.619620 INFO  BF_MC Write LAG node at addr 0x70e6 with id 255 and next node 0x70e7 0x0000_00000000ff070e7c
2024-05-06 17:32:05.619625 INFO  BF_MC Write LAG node at addr 0x70e7 with id 255 and next node 0x70e8 0x00ff_070e8c00ff070e7c
2024-05-06 17:32:05.619634 INFO  BF_MC Write LAG node at addr 0x70e8 with id 255 and next node 0x70e9 0x0000_00000000ff070e9c
2024-05-06 17:32:05.619641 INFO  BF_MC Write LAG node at addr 0x70e9 with id 255 and next node 0x70ea 0x00ff_070eac00ff070e9c
2024-05-06 17:32:05.619645 INFO  BF_MC Write LAG node at addr 0x70ea with id 255 and next node 0x70eb 0x0000_00000000ff070ebc
2024-05-06 17:32:05.619650 INFO  BF_MC Write LAG node at addr 0x70eb with id 255 and next node 0x70ec 0x00ff_070ecc00ff070ebc
2024-05-06 17:32:05.619654 INFO  BF_MC Write LAG node at addr 0x70ec with id 255 and next node 0x70ed 0x0000_00000000ff070edc
2024-05-06 17:32:05.619659 INFO  BF_MC Write LAG node at addr 0x70ed with id 255 and next node 0x70ee 0x00ff_070eec00ff070edc
2024-05-06 17:32:05.619664 INFO  BF_MC Write LAG node at addr 0x70ee with id 255 and next node 0x70ef 0x0000_00000000ff070efc
2024-05-06 17:32:05.619668 INFO  BF_MC Write LAG node at addr 0x70ef with id 255 and next node 0x70f0 0x00ff_070f0c00ff070efc
2024-05-06 17:32:05.619673 INFO  BF_MC Write LAG node at addr 0x70f0 with id 255 and next node 0x70f1 0x0000_00000000ff070f1c
2024-05-06 17:32:05.619678 INFO  BF_MC Write LAG node at addr 0x70f1 with id 255 and next node 0x70f2 0x00ff_070f2c00ff070f1c
2024-05-06 17:32:05.619682 INFO  BF_MC Write LAG node at addr 0x70f2 with id 255 and next node 0x70f3 0x0000_00000000ff070f3c
2024-05-06 17:32:05.619686 INFO  BF_MC Write LAG node at addr 0x70f3 with id 255 and next node 0x70f4 0x00ff_070f4c00ff070f3c
2024-05-06 17:32:05.619693 INFO  BF_MC Write LAG node at addr 0x70f4 with id 255 and next node 0x70f5 0x0000_00000000ff070f5c
2024-05-06 17:32:05.619698 INFO  BF_MC Write LAG node at addr 0x70f5 with id 255 and next node 0x70f6 0x00ff_070f6c00ff070f5c
2024-05-06 17:32:05.619703 INFO  BF_MC Write LAG node at addr 0x70f6 with id 255 and next node 0x70f7 0x0000_00000000ff070f7c
2024-05-06 17:32:05.619707 INFO  BF_MC Write LAG node at addr 0x70f7 with id 255 and next node 0x70f8 0x00ff_070f8c00ff070f7c
2024-05-06 17:32:05.619712 INFO  BF_MC Write LAG node at addr 0x70f8 with id 255 and next node 0x70f9 0x0000_00000000ff070f9c
2024-05-06 17:32:05.619717 INFO  BF_MC Write LAG node at addr 0x70f9 with id 255 and next node 0x70fa 0x00ff_070fac00ff070f9c
2024-05-06 17:32:05.619722 INFO  BF_MC Write LAG node at addr 0x70fa with id 255 and next node 0x70fb 0x0000_00000000ff070fbc
2024-05-06 17:32:05.619726 INFO  BF_MC Write LAG node at addr 0x70fb with id 255 and next node 0x70fc 0x00ff_070fcc00ff070fbc
2024-05-06 17:32:05.619731 INFO  BF_MC Write LAG node at addr 0x70fc with id 255 and next node 0x70fd 0x0000_00000000ff070fdc
2024-05-06 17:32:05.619736 INFO  BF_MC Write LAG node at addr 0x70fd with id 255 and next node 0x70fe 0x00ff_070fec00ff070fdc
2024-05-06 17:32:05.619741 INFO  BF_MC Write LAG node at addr 0x70fe with id 255 and next node 0x70ff 0x0000_00000000ff070ffc
2024-05-06 17:32:05.619745 INFO  BF_MC Write LAG node at addr 0x70ff with id 255 and next node 0x7100 0x00ff_07100c00ff070ffc
2024-05-06 17:32:05.619749 INFO  BF_MC Write LAG node at addr 0x7100 with id 255 and next node 0x7101 0x0000_00000000ff07101c
2024-05-06 17:32:05.619754 INFO  BF_MC Write LAG node at addr 0x7101 with id 255 and next node 0x7102 0x00ff_07102c00ff07101c
2024-05-06 17:32:05.619759 INFO  BF_MC Write LAG node at addr 0x7102 with id 255 and next node 0x7103 0x0000_00000000ff07103c
2024-05-06 17:32:05.619763 INFO  BF_MC Write LAG node at addr 0x7103 with id 255 and next node 0 0x00ff_00000c00ff07103c
2024-05-06 17:32:05.619769 INFO  BF_MC Allocated RDM addresses 0x31c0 - 0x31df
2024-05-06 17:32:05.619775 INFO  BF_MC Write L1End node at addr 0x31c0, rid 0, l2 0x7101
2024-05-06 17:32:05.619779 INFO  BF_MC Write L1End node at addr 0x31c1, rid 0, l2 0x7100
2024-05-06 17:32:05.619783 INFO  BF_MC Write L1End node at addr 0x31c2, rid 0, l2 0x70ff
2024-05-06 17:32:05.619787 INFO  BF_MC Write L1End node at addr 0x31c3, rid 0, l2 0x70fe
2024-05-06 17:32:05.619792 INFO  BF_MC Write L1End node at addr 0x31c4, rid 0, l2 0x70fd
2024-05-06 17:32:05.619796 INFO  BF_MC Write L1End node at addr 0x31c5, rid 0, l2 0x70fc
2024-05-06 17:32:05.619801 INFO  BF_MC Write L1End node at addr 0x31c6, rid 0, l2 0x70fb
2024-05-06 17:32:05.619805 INFO  BF_MC Write L1End node at addr 0x31c7, rid 0, l2 0x70fa
2024-05-06 17:32:05.619810 INFO  BF_MC Write L1End node at addr 0x31c8, rid 0, l2 0x70f8
2024-05-06 17:32:05.619814 INFO  BF_MC Write L1End node at addr 0x31c9, rid 0, l2 0x70f6
2024-05-06 17:32:05.619818 INFO  BF_MC Write L1End node at addr 0x31ca, rid 0, l2 0x70f4
2024-05-06 17:32:05.619822 INFO  BF_MC Write L1End node at addr 0x31cb, rid 0, l2 0x70f2
2024-05-06 17:32:05.619827 INFO  BF_MC Write L1End node at addr 0x31cc, rid 0, l2 0x70f0
2024-05-06 17:32:05.619831 INFO  BF_MC Write L1End node at addr 0x31cd, rid 0, l2 0x70ee
2024-05-06 17:32:05.619836 INFO  BF_MC Write L1End node at addr 0x31ce, rid 0, l2 0x70ec
2024-05-06 17:32:05.619840 INFO  BF_MC Write L1End node at addr 0x31cf, rid 0, l2 0x70ea
2024-05-06 17:32:05.619845 INFO  BF_MC Write L1End node at addr 0x31d0, rid 0, l2 0x70e8
2024-05-06 17:32:05.619849 INFO  BF_MC Write L1End node at addr 0x31d1, rid 0, l2 0x70e6
2024-05-06 17:32:05.619853 INFO  BF_MC Write L1End node at addr 0x31d2, rid 0, l2 0x70e4
2024-05-06 17:32:05.619857 INFO  BF_MC Write L1End node at addr 0x31d3, rid 0, l2 0x70e0
2024-05-06 17:32:05.619862 INFO  BF_MC Write L1End node at addr 0x31d4, rid 0, l2 0x70dc
2024-05-06 17:32:05.619866 INFO  BF_MC Write L1End node at addr 0x31d5, rid 0, l2 0x70d8
2024-05-06 17:32:05.619873 INFO  BF_MC Write L1End node at addr 0x31d6, rid 0, l2 0x70d4
2024-05-06 17:32:05.619877 INFO  BF_MC Write L1End node at addr 0x31d7, rid 0, l2 0x70cc
2024-05-06 17:32:05.619882 INFO  BF_MC Write L1End node at addr 0x31d8, rid 0, l2 0x70c4
2024-05-06 17:32:05.619886 INFO  BF_MC Write L1End node at addr 0x31d9, rid 0, l2 0x70bc
2024-05-06 17:32:05.619890 INFO  BF_MC Write L1End node at addr 0x31da, rid 0, l2 0x70a0
2024-05-06 17:32:05.619894 INFO  BF_MC Write L1End node at addr 0x31db, rid 0, l2 0x7087
2024-05-06 17:32:05.619900 INFO  BF_MC Write L1End node at addr 0x31dc, rid 0, l2 0x706e
2024-05-06 17:32:05.619908 INFO  BF_MC Write L1End node at addr 0x31dd, rid 0, l2 0x7055
2024-05-06 17:32:05.619914 INFO  BF_MC Write L1End node at addr 0x31de, rid 0, l2 0x703c
2024-05-06 17:32:05.619918 INFO  BF_MC Write L1End node at addr 0x31df, rid 0, l2 0x7000
2024-05-06 17:32:05.621975 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/0:1(an_eligibility)
2024-05-06 17:32:05.622007 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/0:1(ready)
2024-05-06 17:32:05.622021 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/1:1(an_eligibility)
2024-05-06 17:32:05.622035 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/1:1(ready)
2024-05-06 17:32:05.622050 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/2:1(an_eligibility)
2024-05-06 17:32:05.622063 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/2:1(ready)
2024-05-06 17:32:05.622076 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:15/3:1(an_eligibility)
2024-05-06 17:32:05.622090 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:15/3:1(ready)
2024-05-06 17:32:05.622109 DEBUG BF_PLTFM QSFP: 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.627217 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/0:1(an_eligibility)
2024-05-06 17:32:05.627247 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/0:1(ready)
2024-05-06 17:32:05.627261 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/1:1(an_eligibility)
2024-05-06 17:32:05.627276 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/1:1(ready)
2024-05-06 17:32:05.627289 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/2:1(an_eligibility)
2024-05-06 17:32:05.627303 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/2:1(ready)
2024-05-06 17:32:05.627316 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:16/3:1(an_eligibility)
2024-05-06 17:32:05.627331 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:16/3:1(ready)
2024-05-06 17:32:05.627345 DEBUG BF_PLTFM QSFP: 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.631164 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2024-05-06 17:32:05.632619 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/0:1(an_eligibility)
2024-05-06 17:32:05.632663 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/0:1(ready)
2024-05-06 17:32:05.632677 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/1:1(an_eligibility)
2024-05-06 17:32:05.632690 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/1:1(ready)
2024-05-06 17:32:05.632704 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/2:1(an_eligibility)
2024-05-06 17:32:05.632719 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/2:1(ready)
2024-05-06 17:32:05.632732 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:17/3:1(an_eligibility)
2024-05-06 17:32:05.632746 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:17/3:1(ready)
2024-05-06 17:32:05.632760 DEBUG BF_PLTFM QSFP: 17 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.637877 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/0:1(an_eligibility)
2024-05-06 17:32:05.637910 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/0:1(ready)
2024-05-06 17:32:05.637944 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/1:1(an_eligibility)
2024-05-06 17:32:05.637965 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/1:1(ready)
2024-05-06 17:32:05.637986 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/2:1(an_eligibility)
2024-05-06 17:32:05.637999 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/2:1(ready)
2024-05-06 17:32:05.638013 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:18/3:1(an_eligibility)
2024-05-06 17:32:05.638026 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:18/3:1(ready)
2024-05-06 17:32:05.638045 DEBUG BF_PLTFM QSFP: 18 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.647599 DEBUG BF_PORT 0:68: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.647631 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:68:64(speed):0(fec)
2024-05-06 17:32:05.647978 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2024-05-06 17:32:05.648457 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/0:1(an_eligibility)
2024-05-06 17:32:05.648480 DEBUG BF_PORT 0:68: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.648491 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:68:64(speed):0(fec)
2024-05-06 17:32:05.648492 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/0:1(ready)
2024-05-06 17:32:05.648510 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/1:1(an_eligibility)
2024-05-06 17:32:05.648523 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/1:1(ready)
2024-05-06 17:32:05.648536 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/2:1(an_eligibility)
2024-05-06 17:32:05.648549 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/2:1(ready)
2024-05-06 17:32:05.648564 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/3:1(an_eligibility)
2024-05-06 17:32:05.648577 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/3:1(ready)
2024-05-06 17:32:05.648592 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:05.648652 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2024-05-06 17:32:05.648662 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.648666 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:192:64(speed):0(fec)
2024-05-06 17:32:05.648997 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2024-05-06 17:32:05.649490 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.649506 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:192:64(speed):0(fec)
2024-05-06 17:32:05.649664 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2024-05-06 17:32:05.649670 DEBUG BF_PORT 0:196: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.649674 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:196:64(speed):0(fec)
2024-05-06 17:32:05.650005 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2024-05-06 17:32:05.650497 DEBUG BF_PORT 0:196: 64(speed): 0(fec): 4(n_lanes)
2024-05-06 17:32:05.650510 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:196:64(speed):0(fec)
2024-05-06 17:32:05.650668 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2024-05-06 17:32:05.653865 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/0:1(an_eligibility)
2024-05-06 17:32:05.653918 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/0:1(ready)
2024-05-06 17:32:05.653933 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/1:1(an_eligibility)
2024-05-06 17:32:05.653948 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/1:1(ready)
2024-05-06 17:32:05.653963 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/2:1(an_eligibility)
2024-05-06 17:32:05.653976 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/2:1(ready)
2024-05-06 17:32:05.653990 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/3:1(an_eligibility)
2024-05-06 17:32:05.654004 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/3:1(ready)
2024-05-06 17:32:05.654041 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:32:06.828490 DEBUG BF_PLTFM QSFP Scan started..
2024-05-06 17:32:40.451186 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:13/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.451356 DEBUG BF_PORT 0:28: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.451411 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:28:64(speed):2(fec)
2024-05-06 17:32:40.453013 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2024-05-06 17:32:40.453082 DEBUG BF_PORT MAC: DIS: 0:23:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.453702 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2024-05-06 17:32:40.453745 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2024-05-06 17:32:40.454291 DEBUG BF_PORT 0:28: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.454323 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:28:64(speed):2(fec)
2024-05-06 17:32:40.454507 INFO  BF_DVM Dev 0 port 28 added sts Success (0)
2024-05-06 17:32:40.454533 INFO  BF_PM bf_pm_port_direction_clear:3485 0:13/0
2024-05-06 17:32:40.454562 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:6 

2024-05-06 17:32:40.454611 DEBUG BF_PORT SDS :0: 28:0: MAP: Rx inv=0
2024-05-06 17:32:40.454760 DEBUG BF_PORT SDS :0: 28:0: MAP: Tx inv=0
2024-05-06 17:32:40.454897 DEBUG BF_PORT SDS :0: 28:1: MAP: Rx inv=0
2024-05-06 17:32:40.455022 DEBUG BF_PORT SDS :0: 28:1: MAP: Tx inv=0
2024-05-06 17:32:40.455164 DEBUG BF_PORT SDS :0: 28:2: MAP: Rx inv=0
2024-05-06 17:32:40.455303 DEBUG BF_PORT SDS :0: 28:2: MAP: Tx inv=0
2024-05-06 17:32:40.455436 DEBUG BF_PORT SDS :0: 28:3: MAP: Rx inv=0
2024-05-06 17:32:40.455563 DEBUG BF_PORT SDS :0: 28:3: MAP: Tx inv=0
2024-05-06 17:32:40.459598 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:14/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.459660 DEBUG BF_PORT 0:20: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.459679 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:20:64(speed):2(fec)
2024-05-06 17:32:40.460648 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2024-05-06 17:32:40.460676 DEBUG BF_PORT MAC: DIS: 0:21:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.461153 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2024-05-06 17:32:40.461177 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2024-05-06 17:32:40.461687 DEBUG BF_PORT 0:20: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.461714 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:20:64(speed):2(fec)
2024-05-06 17:32:40.461888 INFO  BF_DVM Dev 0 port 20 added sts Success (0)
2024-05-06 17:32:40.461906 INFO  BF_PM bf_pm_port_direction_clear:3485 0:14/0
2024-05-06 17:32:40.461923 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:a 

2024-05-06 17:32:40.461953 DEBUG BF_PORT SDS :0: 20:0: MAP: Rx inv=0
2024-05-06 17:32:40.462083 DEBUG BF_PORT SDS :0: 20:0: MAP: Tx inv=0
2024-05-06 17:32:40.462212 DEBUG BF_PORT SDS :0: 20:1: MAP: Rx inv=0
2024-05-06 17:32:40.462335 DEBUG BF_PORT SDS :0: 20:1: MAP: Tx inv=0
2024-05-06 17:32:40.462460 DEBUG BF_PORT SDS :0: 20:2: MAP: Rx inv=0
2024-05-06 17:32:40.462586 DEBUG BF_PORT SDS :0: 20:2: MAP: Tx inv=0
2024-05-06 17:32:40.462714 DEBUG BF_PORT SDS :0: 20:3: MAP: Rx inv=0
2024-05-06 17:32:40.462836 DEBUG BF_PORT SDS :0: 20:3: MAP: Tx inv=0
2024-05-06 17:32:40.466655 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:15/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.466684 DEBUG BF_PORT 0:12: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.466693 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:12:64(speed):2(fec)
2024-05-06 17:32:40.467329 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2024-05-06 17:32:40.467341 DEBUG BF_PORT MAC: DIS: 0:19:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.467719 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2024-05-06 17:32:40.467747 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2024-05-06 17:32:40.468224 DEBUG BF_PORT 0:12: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.468236 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:12:64(speed):2(fec)
2024-05-06 17:32:40.468384 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2024-05-06 17:32:40.468392 INFO  BF_PM bf_pm_port_direction_clear:3485 0:15/0
2024-05-06 17:32:40.468399 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:e 

2024-05-06 17:32:40.468412 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=0
2024-05-06 17:32:40.468528 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=0
2024-05-06 17:32:40.468641 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=0
2024-05-06 17:32:40.468753 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=0
2024-05-06 17:32:40.468865 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2024-05-06 17:32:40.468975 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=0
2024-05-06 17:32:40.469088 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2024-05-06 17:32:40.469199 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=0
2024-05-06 17:32:40.473041 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:16/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.473070 DEBUG BF_PORT 0:4: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.473078 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:4:64(speed):2(fec)
2024-05-06 17:32:40.473719 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2024-05-06 17:32:40.473733 DEBUG BF_PORT MAC: DIS: 0:17:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.474125 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2024-05-06 17:32:40.474140 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2024-05-06 17:32:40.474615 DEBUG BF_PORT 0:4: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.474628 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:4:64(speed):2(fec)
2024-05-06 17:32:40.474789 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2024-05-06 17:32:40.474796 INFO  BF_PM bf_pm_port_direction_clear:3485 0:16/0
2024-05-06 17:32:40.474803 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:12 

2024-05-06 17:32:40.474815 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=0
2024-05-06 17:32:40.474930 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=0
2024-05-06 17:32:40.475043 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=0
2024-05-06 17:32:40.475154 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=0
2024-05-06 17:32:40.475266 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=0
2024-05-06 17:32:40.475377 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=0
2024-05-06 17:32:40.475497 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=0
2024-05-06 17:32:40.475608 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=0
2024-05-06 17:32:40.479413 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:17/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.479442 DEBUG BF_PORT 0:0: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.479448 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:0:64(speed):2(fec)
2024-05-06 17:32:40.480069 DEBUG BF_PORT MAC: DIS: 0:15:0 : Disable channel
2024-05-06 17:32:40.480081 DEBUG BF_PORT MAC: DIS: 0:15:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.480456 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 0 before wait 1 is 0
2024-05-06 17:32:40.480473 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 0 after 0 waits
2024-05-06 17:32:40.480951 DEBUG BF_PORT 0:0: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.480974 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:0:64(speed):2(fec)
2024-05-06 17:32:40.481149 INFO  BF_DVM Dev 0 port 0 added sts Success (0)
2024-05-06 17:32:40.481167 INFO  BF_PM bf_pm_port_direction_clear:3485 0:17/0
2024-05-06 17:32:40.481182 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:16 

2024-05-06 17:32:40.481213 DEBUG BF_PORT SDS :0:  0:0: MAP: Rx inv=0
2024-05-06 17:32:40.481341 DEBUG BF_PORT SDS :0:  0:0: MAP: Tx inv=0
2024-05-06 17:32:40.481472 DEBUG BF_PORT SDS :0:  0:1: MAP: Rx inv=0
2024-05-06 17:32:40.481584 DEBUG BF_PORT SDS :0:  0:1: MAP: Tx inv=0
2024-05-06 17:32:40.481695 DEBUG BF_PORT SDS :0:  0:2: MAP: Rx inv=0
2024-05-06 17:32:40.481812 DEBUG BF_PORT SDS :0:  0:2: MAP: Tx inv=0
2024-05-06 17:32:40.481926 DEBUG BF_PORT SDS :0:  0:3: MAP: Rx inv=0
2024-05-06 17:32:40.482036 DEBUG BF_PORT SDS :0:  0:3: MAP: Tx inv=0
2024-05-06 17:32:40.485838 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:18/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.485867 DEBUG BF_PORT 0:8: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.485874 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:8:64(speed):2(fec)
2024-05-06 17:32:40.486515 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2024-05-06 17:32:40.486529 DEBUG BF_PORT MAC: DIS: 0:13:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.486953 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2024-05-06 17:32:40.487016 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2024-05-06 17:32:40.487560 DEBUG BF_PORT 0:8: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.487592 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:8:64(speed):2(fec)
2024-05-06 17:32:40.487772 INFO  BF_DVM Dev 0 port 8 added sts Success (0)
2024-05-06 17:32:40.487791 INFO  BF_PM bf_pm_port_direction_clear:3485 0:18/0
2024-05-06 17:32:40.487810 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:1a 

2024-05-06 17:32:40.487853 DEBUG BF_PORT SDS :0:  8:0: MAP: Rx inv=0
2024-05-06 17:32:40.488000 DEBUG BF_PORT SDS :0:  8:0: MAP: Tx inv=0
2024-05-06 17:32:40.488135 DEBUG BF_PORT SDS :0:  8:1: MAP: Rx inv=0
2024-05-06 17:32:40.488259 DEBUG BF_PORT SDS :0:  8:1: MAP: Tx inv=0
2024-05-06 17:32:40.488399 DEBUG BF_PORT SDS :0:  8:2: MAP: Rx inv=0
2024-05-06 17:32:40.488525 DEBUG BF_PORT SDS :0:  8:2: MAP: Tx inv=0
2024-05-06 17:32:40.488655 DEBUG BF_PORT SDS :0:  8:3: MAP: Rx inv=0
2024-05-06 17:32:40.488781 DEBUG BF_PORT SDS :0:  8:3: MAP: Tx inv=0
2024-05-06 17:32:40.492854 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:19/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:40.492925 DEBUG BF_PORT 0:24: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.492947 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:24:64(speed):2(fec)
2024-05-06 17:32:40.493964 DEBUG BF_PORT MAC: DIS: 0: 9:0 : Disable channel
2024-05-06 17:32:40.493995 DEBUG BF_PORT MAC: DIS: 0: 9:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:40.494469 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 24 before wait 1 is 0
2024-05-06 17:32:40.494505 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 24 after 0 waits
2024-05-06 17:32:40.495017 DEBUG BF_PORT 0:24: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:40.495042 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:24:64(speed):2(fec)
2024-05-06 17:32:40.495217 INFO  BF_DVM Dev 0 port 24 added sts Success (0)
2024-05-06 17:32:40.495235 INFO  BF_PM bf_pm_port_direction_clear:3485 0:19/0
2024-05-06 17:32:40.495251 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:1e 

2024-05-06 17:32:40.495285 DEBUG BF_PORT SDS :0: 24:0: MAP: Rx inv=0
2024-05-06 17:32:40.495417 DEBUG BF_PORT SDS :0: 24:0: MAP: Tx inv=0
2024-05-06 17:32:40.495552 DEBUG BF_PORT SDS :0: 24:1: MAP: Rx inv=0
2024-05-06 17:32:40.495676 DEBUG BF_PORT SDS :0: 24:1: MAP: Tx inv=0
2024-05-06 17:32:40.495802 DEBUG BF_PORT SDS :0: 24:2: MAP: Rx inv=0
2024-05-06 17:32:40.495928 DEBUG BF_PORT SDS :0: 24:2: MAP: Tx inv=0
2024-05-06 17:32:40.496056 DEBUG BF_PORT SDS :0: 24:3: MAP: Rx inv=0
2024-05-06 17:32:40.496181 DEBUG BF_PORT SDS :0: 24:3: MAP: Tx inv=0
2024-05-06 17:32:41.743861 INFO  BF_PM bf_pm_port_add_with_lanes:3876 0:20/0:64(speed):2(fec):4(n_lanes)
2024-05-06 17:32:41.743992 DEBUG BF_PORT 0:16: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:41.744014 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:16:64(speed):2(fec)
2024-05-06 17:32:41.745106 DEBUG BF_PORT MAC: DIS: 0:11:0 : Disable channel
2024-05-06 17:32:41.745155 DEBUG BF_PORT MAC: DIS: 0:11:0 : ERROR! : ch0mode.ena = 0!
2024-05-06 17:32:41.745684 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 16 before wait 1 is 0
2024-05-06 17:32:41.745741 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 16 after 0 waits
2024-05-06 17:32:41.746267 DEBUG BF_PORT 0:16: 64(speed): 2(fec): 4(n_lanes)
2024-05-06 17:32:41.746301 DEBUG BF_PORT port_mgr_tof1_port_add:1021:0:16:64(speed):2(fec)
2024-05-06 17:32:41.746482 INFO  BF_DVM Dev 0 port 16 added sts Success (0)
2024-05-06 17:32:41.746506 INFO  BF_PM bf_pm_port_direction_clear:3485 0:20/0
2024-05-06 17:32:41.746525 DEBUG BF_PLTFM Extended Mac addr: 6c:ec:5a:62:44:22 

2024-05-06 17:32:41.746565 DEBUG BF_PORT SDS :0: 16:0: MAP: Rx inv=0
2024-05-06 17:32:41.746708 DEBUG BF_PORT SDS :0: 16:0: MAP: Tx inv=0
2024-05-06 17:32:41.746846 DEBUG BF_PORT SDS :0: 16:1: MAP: Rx inv=0
2024-05-06 17:32:41.746975 DEBUG BF_PORT SDS :0: 16:1: MAP: Tx inv=0
2024-05-06 17:32:41.747101 DEBUG BF_PORT SDS :0: 16:2: MAP: Rx inv=0
2024-05-06 17:32:41.747228 DEBUG BF_PORT SDS :0: 16:2: MAP: Tx inv=0
2024-05-06 17:32:41.747357 DEBUG BF_PORT SDS :0: 16:3: MAP: Rx inv=0
2024-05-06 17:32:41.747482 DEBUG BF_PORT SDS :0: 16:3: MAP: Tx inv=0
2024-05-06 17:32:48.912438 INFO  BF_PM bf_pm_port_enable:4114 0:13/0
2024-05-06 17:32:48.916851 DEBUG BF_PLTFM QSFP: 13 : ch[0] : dev_port= 28 : is COPPER
2024-05-06 17:32:48.916924 DEBUG BF_PORT port_mgr_port_enable:128:0:28:1(enb)
2024-05-06 17:32:48.916942 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:28:1(enb)
2024-05-06 17:32:48.916963 DEBUG BF_PORT PRT :0: 28:-: Enable
2024-05-06 17:32:48.917001 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2024-05-06 17:32:48.917128 INFO  BF_PM bf_pm_port_enable:4114 0:14/0
2024-05-06 17:32:48.917401 DEBUG BF_PORT FSM :0: 28:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:48.932984 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:48.933447 DEBUG BF_PLTFM QSFP: 14 : ch[0] : dev_port= 20 : is COPPER
2024-05-06 17:32:48.933516 DEBUG BF_PORT port_mgr_port_enable:128:0:20:1(enb)
2024-05-06 17:32:48.933530 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:20:1(enb)
2024-05-06 17:32:48.933545 DEBUG BF_PORT PRT :0: 20:-: Enable
2024-05-06 17:32:48.933569 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2024-05-06 17:32:48.933684 INFO  BF_PM bf_pm_port_enable:4114 0:15/0
2024-05-06 17:32:48.933721 DEBUG BF_PORT FSM :0: 20:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:48.948433 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:48.948907 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2024-05-06 17:32:48.948959 DEBUG BF_PORT port_mgr_port_enable:128:0:12:1(enb)
2024-05-06 17:32:48.948972 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:12:1(enb)
2024-05-06 17:32:48.948986 DEBUG BF_PORT PRT :0: 12:-: Enable
2024-05-06 17:32:48.949009 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2024-05-06 17:32:48.949126 INFO  BF_PM bf_pm_port_enable:4114 0:16/0
2024-05-06 17:32:48.954512 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2024-05-06 17:32:48.954558 DEBUG BF_PORT port_mgr_port_enable:128:0:4:1(enb)
2024-05-06 17:32:48.954572 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:4:1(enb)
2024-05-06 17:32:48.954587 DEBUG BF_PORT PRT :0:  4:-: Enable
2024-05-06 17:32:48.954611 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2024-05-06 17:32:48.954623 DEBUG BF_PORT 0:0:104:            raw: d000_2000_0001
2024-05-06 17:32:48.954638 DEBUG BF_PORT 0:0:104:       AN speed: 100G_CR4 
2024-05-06 17:32:48.954647 DEBUG BF_PORT 0:0:104:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:48.954751 INFO  BF_PM bf_pm_port_enable:4114 0:17/0
2024-05-06 17:32:48.955292 DEBUG BF_PORT FSM :0: 28:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:48.955305 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:48.955314 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:48.970999 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:48.971027 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:48.971470 DEBUG BF_PLTFM QSFP: 17 : ch[0] : dev_port=  0 : is COPPER
2024-05-06 17:32:48.971524 DEBUG BF_PORT port_mgr_port_enable:128:0:0:1(enb)
2024-05-06 17:32:48.971537 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:0:1(enb)
2024-05-06 17:32:48.971552 DEBUG BF_PORT PRT :0:  0:-: Enable
2024-05-06 17:32:48.971583 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 0
2024-05-06 17:32:48.971716 INFO  BF_PM bf_pm_port_enable:4114 0:18/0
2024-05-06 17:32:48.986382 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:48.986845 DEBUG BF_PLTFM QSFP: 18 : ch[0] : dev_port=  8 : is COPPER
2024-05-06 17:32:48.986890 DEBUG BF_PORT port_mgr_port_enable:128:0:8:1(enb)
2024-05-06 17:32:48.986908 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:8:1(enb)
2024-05-06 17:32:48.986921 DEBUG BF_PORT PRT :0:  8:-: Enable
2024-05-06 17:32:48.986947 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 8
2024-05-06 17:32:48.987084 INFO  BF_PM bf_pm_port_enable:4114 0:19/0
2024-05-06 17:32:48.992080 DEBUG BF_PORT 0:0: 96:            raw: d000_2000_0001
2024-05-06 17:32:48.992103 DEBUG BF_PORT 0:0: 96:       AN speed: 100G_CR4 
2024-05-06 17:32:48.992110 DEBUG BF_PORT 0:0: 96:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:48.992589 DEBUG BF_PLTFM QSFP: 19 : ch[0] : dev_port= 24 : is COPPER
2024-05-06 17:32:48.992681 DEBUG BF_PORT port_mgr_port_enable:128:0:24:1(enb)
2024-05-06 17:32:48.992698 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:24:1(enb)
2024-05-06 17:32:48.992712 DEBUG BF_PORT PRT :0: 24:-: Enable
2024-05-06 17:32:48.992740 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 24
2024-05-06 17:32:48.992916 INFO  BF_PM bf_pm_port_enable:4114 0:20/0
2024-05-06 17:32:48.993225 DEBUG BF_PORT FSM :0: 20:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:48.993242 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:48.993463 DEBUG BF_PORT FSM :0:  0:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:49.008980 DEBUG BF_PORT FSM :0:  0:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:49.014373 DEBUG BF_PORT 0:0: 88:            raw: d000_2000_0001
2024-05-06 17:32:49.014392 DEBUG BF_PORT 0:0: 88:       AN speed: 100G_CR4 
2024-05-06 17:32:49.014398 DEBUG BF_PORT 0:0: 88:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.014753 DEBUG BF_PLTFM QSFP: 20 : ch[0] : dev_port= 16 : is COPPER
2024-05-06 17:32:49.014824 DEBUG BF_PORT port_mgr_port_enable:128:0:16:1(enb)
2024-05-06 17:32:49.014841 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:16:1(enb)
2024-05-06 17:32:49.014855 DEBUG BF_PORT PRT :0: 16:-: Enable
2024-05-06 17:32:49.014883 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 16
2024-05-06 17:32:49.015368 DEBUG BF_PORT FSM :0: 12:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.015376 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.015388 DEBUG BF_PORT FSM :0:  8:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:49.030697 DEBUG BF_PORT FSM :0:  8:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:49.030713 DEBUG BF_PORT FSM :0: 24:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:49.046070 DEBUG BF_PORT FSM :0: 24:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:49.051240 DEBUG BF_PORT 0:0: 80:            raw: d000_2000_0001
2024-05-06 17:32:49.051253 DEBUG BF_PORT 0:0: 80:       AN speed: 100G_CR4 
2024-05-06 17:32:49.051259 DEBUG BF_PORT 0:0: 80:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.051897 DEBUG BF_PORT FSM :0:  4:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.051903 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.052340 DEBUG BF_PORT FSM :0: 16:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:32:49.067799 DEBUG BF_PORT FSM :0: 16:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:32:49.072966 DEBUG BF_PORT 0:0: 72:            raw: d000_2000_0001
2024-05-06 17:32:49.072978 DEBUG BF_PORT 0:0: 72:       AN speed: 100G_CR4 
2024-05-06 17:32:49.072984 DEBUG BF_PORT 0:0: 72:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.073621 DEBUG BF_PORT FSM :0:  0:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.073627 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.078996 DEBUG BF_PORT 0:0: 64:            raw: d000_2000_0001
2024-05-06 17:32:49.079008 DEBUG BF_PORT 0:0: 64:       AN speed: 100G_CR4 
2024-05-06 17:32:49.079013 DEBUG BF_PORT 0:0: 64:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.079650 DEBUG BF_PORT FSM :0:  8:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.079656 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.084814 DEBUG BF_PORT 0:0: 48:            raw: d000_2000_0001
2024-05-06 17:32:49.084827 DEBUG BF_PORT 0:0: 48:       AN speed: 100G_CR4 
2024-05-06 17:32:49.084832 DEBUG BF_PORT 0:0: 48:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.085469 DEBUG BF_PORT FSM :0: 24:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.085476 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.091276 DEBUG BF_PORT 0:0: 56:            raw: d000_2000_0001
2024-05-06 17:32:49.091288 DEBUG BF_PORT 0:0: 56:       AN speed: 100G_CR4 
2024-05-06 17:32:49.091293 DEBUG BF_PORT 0:0: 56:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.091930 DEBUG BF_PORT FSM :0: 16:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:32:49.091936 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:32:49.107288 DEBUG BF_PORT 0:0:104:            raw: 4000_f3a7_c001
2024-05-06 17:32:49.107305 DEBUG BF_PORT 0:0:104:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:32:49.107317 DEBUG BF_PORT 0:0:104:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:32:49.107324 DEBUG BF_PORT FSM :0: 28:0: LP BASE PG: 4000_f3a7_c001
2024-05-06 17:32:49.107758 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.118406 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:32:49.127589 DEBUG BF_PORT 0:0: 80:            raw: c000_2001_4021
2024-05-06 17:32:49.127606 DEBUG BF_PORT 0:0: 80:       AN speed: 100G_CR4 
2024-05-06 17:32:49.127614 DEBUG BF_PORT 0:0: 80:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.127622 DEBUG BF_PORT FSM :0:  4:0: LP BASE PG: c000_2001_4021
2024-05-06 17:32:49.127632 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.129466 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 0300_0330_c203
2024-05-06 17:32:49.134096 DEBUG BF_PORT 0:0: 88:            raw: c000_2001_4021
2024-05-06 17:32:49.134113 DEBUG BF_PORT 0:0: 88:       AN speed: 100G_CR4 
2024-05-06 17:32:49.134125 DEBUG BF_PORT 0:0: 88:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.134132 DEBUG BF_PORT FSM :0: 12:0: LP BASE PG: c000_2001_4021
2024-05-06 17:32:49.134139 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.137992 DEBUG BF_PORT FSM :0:  4:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.138014 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.139966 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.140528 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:32:49.144497 DEBUG BF_PORT FSM :0: 12:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.144528 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.146491 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.149046 DEBUG BF_PORT 0:0: 96:            raw: 4000_f3b9_c021
2024-05-06 17:32:49.149061 DEBUG BF_PORT 0:0: 96:       AN speed: 1000_KX 10G_KR 40G_KR4 40G_CR4 100G_KR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:32:49.149072 DEBUG BF_PORT 0:0: 96:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:32:49.149078 DEBUG BF_PORT FSM :0: 20:0: LP BASE PG: 4000_f3b9_c021
2024-05-06 17:32:49.149509 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.151630 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x50: 100GBASE-CR4
2024-05-06 17:32:49.153662 DEBUG BF_PORT FSM :0:  4:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.153679 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2024-05-06 17:32:49.153692 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2024-05-06 17:32:49.154552 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.155101 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:32:49.156287 DEBUG BF_PORT 0:0: 72:            raw: c000_2008_4021
2024-05-06 17:32:49.156302 DEBUG BF_PORT 0:0: 72:       AN speed: 100G_CR4 
2024-05-06 17:32:49.156309 DEBUG BF_PORT 0:0: 72:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.156319 DEBUG BF_PORT FSM :0:  0:0: LP BASE PG: c000_2008_4021
2024-05-06 17:32:49.156325 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.156863 DEBUG BF_PORT 0:0: 64:            raw: c000_2001_4101
2024-05-06 17:32:49.156869 DEBUG BF_PORT 0:0: 64:       AN speed: 100G_CR4 
2024-05-06 17:32:49.156876 DEBUG BF_PORT 0:0: 64:       AN   fec: f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:32:49.156881 DEBUG BF_PORT FSM :0:  8:0: LP BASE PG: c000_2001_4101
2024-05-06 17:32:49.156886 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.158264 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x58: 100GBASE-CR4
2024-05-06 17:32:49.160282 DEBUG BF_PORT FSM :0: 12:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.160296 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2024-05-06 17:32:49.160305 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2024-05-06 17:32:49.161158 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.161912 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:32:49.166076 DEBUG BF_PORT FSM :0: 28:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.166088 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.168011 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.168238 DEBUG BF_PORT FSM :0:  0:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.168248 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.168465 DEBUG BF_PORT FSM :0:  8:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.168476 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.170190 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.171962 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.173067 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 0300_0330_c203
2024-05-06 17:32:49.179747 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x68: 100GBASE-CR4
2024-05-06 17:32:49.181770 DEBUG BF_PORT FSM :0: 28:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.181790 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2024-05-06 17:32:49.181801 DEBUG BF_PORT MAC: ENA: 0:23:0 : Enable channel
2024-05-06 17:32:49.182656 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.184050 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x48: 100GBASE-CR4
2024-05-06 17:32:49.186072 DEBUG BF_PORT FSM :0:  0:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.186088 DEBUG BF_PORT MAC: DIS: 0:15:0 : Disable channel
2024-05-06 17:32:49.186098 DEBUG BF_PORT MAC: ENA: 0:15:0 : Enable channel
2024-05-06 17:32:49.186954 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.188346 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x40: 100GBASE-CR4
2024-05-06 17:32:49.190365 DEBUG BF_PORT FSM :0:  8:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.190384 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2024-05-06 17:32:49.190397 DEBUG BF_PORT MAC: ENA: 0:13:0 : Enable channel
2024-05-06 17:32:49.191249 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.192001 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:32:49.203034 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:32:49.213703 DEBUG BF_PORT FSM :0: 20:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.213729 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.215712 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.228111 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x60: 100GBASE-CR4
2024-05-06 17:32:49.230162 DEBUG BF_PORT FSM :0: 20:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.230182 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2024-05-06 17:32:49.230197 DEBUG BF_PORT MAC: ENA: 0:21:0 : Enable channel
2024-05-06 17:32:49.231070 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.233609 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.233842 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.234067 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.234291 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.254552 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.254788 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.255010 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.255235 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.275523 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.275758 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.275980 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.276204 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.281353 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.281608 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.281841 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.282064 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.296450 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.296686 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.296909 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.297133 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.302618 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.302853 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.303076 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.303300 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.317663 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.317897 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.318121 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.318345 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.323816 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.324049 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.324272 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.324496 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.338856 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.339090 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.339314 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.339538 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.344971 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.345206 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.345430 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.345655 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.353012 DEBUG BF_PORT 0:0: 82: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.359639 DEBUG BF_PORT 0:0: 90: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.360095 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.360338 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.360572 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.360800 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.365934 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.366178 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.366429 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.366658 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.373788 DEBUG BF_PORT 0:0: 81: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.374024 DEBUG BF_PORT 0:0: 82: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.380201 DEBUG BF_PORT 0:0: 88: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.380440 DEBUG BF_PORT 0:0: 89: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.380666 DEBUG BF_PORT 0:0: 90: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.380891 DEBUG BF_PORT 0:0: 91: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.380908 DEBUG BF_PORT FSM :0: 12:-: LT: | complete | complete | running  | running  |
2024-05-06 17:32:49.381135 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.381360 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.381585 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.381824 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.386917 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.387161 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.387392 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.387627 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.394532 DEBUG BF_PORT 0:0: 80: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.394770 DEBUG BF_PORT 0:0: 81: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.394995 DEBUG BF_PORT 0:0: 82: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.395225 DEBUG BF_PORT 0:0: 83: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.395235 DEBUG BF_PORT FSM :0:  4:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.395353 DEBUG BF_PORT FSM :0:  4:-: Enable MAC Rx
2024-05-06 17:32:49.395793 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.401395 DEBUG BF_PORT 0:0: 88: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.401639 DEBUG BF_PORT 0:0: 89: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.401865 DEBUG BF_PORT 0:0: 90: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.402090 DEBUG BF_PORT 0:0: 91: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.402106 DEBUG BF_PORT FSM :0: 12:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.402222 DEBUG BF_PORT FSM :0: 12:-: Enable MAC Rx
2024-05-06 17:32:49.402665 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.402893 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.403126 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.403352 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.403580 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.403593 DEBUG BF_PORT FSM :0: 28:-: LT: | running  | complete | running  | complete |
2024-05-06 17:32:49.405699 DEBUG BF_PORT 0:0: 72: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.405937 DEBUG BF_PORT 0:0: 73: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.406390 DEBUG BF_PORT 0:0: 75: Link training: fail=0 : in_prg=1 : rx_trnd=1 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=0
2024-05-06 17:32:49.408076 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.408327 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.408555 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.408783 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.409730 DEBUG BF_PORT 0:0: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.409975 DEBUG BF_PORT 0:0: 65: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.410418 DEBUG BF_PORT 0:0: 67: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.410443 DEBUG BF_PORT FSM :0:  8:-: LT: | complete | complete | running  | running  |
2024-05-06 17:32:49.424053 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.424298 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.424524 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.424752 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.424764 DEBUG BF_PORT FSM :0: 28:-: LT: | running  | complete | complete | complete |
2024-05-06 17:32:49.426884 DEBUG BF_PORT 0:0: 72: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.427136 DEBUG BF_PORT 0:0: 73: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.427366 DEBUG BF_PORT 0:0: 74: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.427615 DEBUG BF_PORT 0:0: 75: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.427635 DEBUG BF_PORT FSM :0:  0:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.427756 DEBUG BF_PORT FSM :0:  0:-: Enable MAC Rx
2024-05-06 17:32:49.428201 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.429167 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.429415 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.429646 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.429875 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.429888 DEBUG BF_PORT FSM :0: 20:-: LT: | running  | complete | running  | running  |
2024-05-06 17:32:49.430847 DEBUG BF_PORT 0:0: 64: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.431088 DEBUG BF_PORT 0:0: 65: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.431317 DEBUG BF_PORT 0:0: 66: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.431549 DEBUG BF_PORT 0:0: 67: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.431569 DEBUG BF_PORT FSM :0:  8:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.431690 DEBUG BF_PORT FSM :0:  8:-: Enable MAC Rx
2024-05-06 17:32:49.432136 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.445335 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.445580 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.445816 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.446048 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.446066 DEBUG BF_PORT FSM :0: 28:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.448224 DEBUG BF_PORT FSM :0: 28:-: Enable MAC Rx
2024-05-06 17:32:49.448711 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.450472 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.450710 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.450941 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.451167 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.451178 DEBUG BF_PORT FSM :0: 20:-: LT: | complete | complete | complete | running  |
2024-05-06 17:32:49.459600 DEBUG BF_PORT 0:0: 48:            raw: 4000_e2b8_c081
2024-05-06 17:32:49.459629 DEBUG BF_PORT 0:0: 48:       AN speed: 1000_KX 10G_KR 40G_CR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:32:49.459641 DEBUG BF_PORT 0:0: 48:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:32:49.459652 DEBUG BF_PORT FSM :0: 24:0: LP BASE PG: 4000_e2b8_c081
2024-05-06 17:32:49.460094 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.470882 DEBUG BF_PORT FSM :0: 24:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:32:49.471796 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.472040 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.472272 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.472512 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.472528 DEBUG BF_PORT FSM :0: 20:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.472651 DEBUG BF_PORT FSM :0: 20:-: Enable MAC Rx
2024-05-06 17:32:49.473103 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.481946 DEBUG BF_PORT FSM :0: 24:0: LP NEXT PG: 0300_0220_c203
2024-05-06 17:32:49.493175 DEBUG BF_PORT FSM :0: 24:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:32:49.504449 DEBUG BF_PORT FSM :0: 24:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:32:49.515404 DEBUG BF_PORT FSM :0: 24:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.515438 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.517542 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.529222 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x30: 100GBASE-CR4
2024-05-06 17:32:49.531316 DEBUG BF_PORT FSM :0: 24:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.531350 DEBUG BF_PORT MAC: DIS: 0: 9:0 : Disable channel
2024-05-06 17:32:49.531373 DEBUG BF_PORT MAC: ENA: 0: 9:0 : Enable channel
2024-05-06 17:32:49.532274 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.582773 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.603659 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.603905 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.624779 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.625025 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.625513 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.645883 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.646144 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.646627 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.667155 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.667450 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.667704 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.667954 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.688342 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.688616 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.688865 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.689125 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.709545 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.709808 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.710059 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.710301 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.730715 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.730974 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.731220 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.731466 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.751949 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.752211 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.752455 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.752705 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.773087 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.773344 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.773588 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.773843 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.773872 DEBUG BF_PORT FSM :0: 24:-: LT: | running  | complete | running  | running  |
2024-05-06 17:32:49.794281 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.794560 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.794805 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.795054 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.795076 DEBUG BF_PORT FSM :0: 24:-: LT: | complete | complete | running  | complete |
2024-05-06 17:32:49.815497 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.815756 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.816009 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.816253 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.816276 DEBUG BF_PORT FSM :0: 24:-: LT: | complete | complete | running  | complete |
2024-05-06 17:32:49.827115 DEBUG BF_PORT 0:0: 56:            raw: 4000_e2ac_c0a1
2024-05-06 17:32:49.827160 DEBUG BF_PORT 0:0: 56:       AN speed: 1000_KX 10G_KR 40G_CR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:32:49.827195 DEBUG BF_PORT 0:0: 56:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:32:49.827211 DEBUG BF_PORT FSM :0: 16:0: LP BASE PG: 4000_e2ac_c0a1
2024-05-06 17:32:49.827670 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:32:49.836848 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.837093 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.837334 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.837579 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.837624 DEBUG BF_PORT FSM :0: 24:-: LT: | complete | complete | running  | complete |
2024-05-06 17:32:49.838550 DEBUG BF_PORT FSM :0: 16:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:32:49.849612 DEBUG BF_PORT FSM :0: 16:0: LP NEXT PG: 0300_0220_c203
2024-05-06 17:32:49.858117 DEBUG BF_PORT 0:0: 48: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.858372 DEBUG BF_PORT 0:0: 49: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.858627 DEBUG BF_PORT 0:0: 50: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.858870 DEBUG BF_PORT 0:0: 51: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.858892 DEBUG BF_PORT FSM :0: 24:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:49.859023 DEBUG BF_PORT FSM :0: 24:-: Enable MAC Rx
2024-05-06 17:32:49.859496 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:49.860786 DEBUG BF_PORT FSM :0: 16:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:32:49.872183 DEBUG BF_PORT FSM :0: 16:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:32:49.882928 DEBUG BF_PORT FSM :0: 16:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:32:49.882954 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:32:49.884737 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:32:49.896556 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x38: 100GBASE-CR4
2024-05-06 17:32:49.898669 DEBUG BF_PORT FSM :0: 16:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:32:49.898698 DEBUG BF_PORT MAC: DIS: 0:11:0 : Disable channel
2024-05-06 17:32:49.898722 DEBUG BF_PORT MAC: ENA: 0:11:0 : Enable channel
2024-05-06 17:32:49.899621 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:32:49.971852 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:49.992820 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.013141 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.013632 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.013879 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.034198 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.034728 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.034976 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.055407 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.055687 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.055921 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.056154 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.076482 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.076731 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.076963 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.077195 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.097514 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.097772 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.098003 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.098235 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.118575 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.118822 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.119053 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.119284 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.139620 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.139867 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.140098 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.140329 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.160692 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.160980 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.161239 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.161521 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.181810 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.182069 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.182325 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.182580 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.182626 DEBUG BF_PORT FSM :0: 16:-: LT: | running  | running  | running  | complete |
2024-05-06 17:32:50.202958 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.203216 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.203472 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.203737 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.203776 DEBUG BF_PORT FSM :0: 16:-: LT: | running  | running  | running  | complete |
2024-05-06 17:32:50.224145 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.224423 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.224669 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.224907 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.224929 DEBUG BF_PORT FSM :0: 16:-: LT: | complete | running  | complete | complete |
2024-05-06 17:32:50.245280 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.245540 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.245782 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.246021 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.246043 DEBUG BF_PORT FSM :0: 16:-: LT: | complete | running  | complete | complete |
2024-05-06 17:32:50.266339 DEBUG BF_PORT 0:0: 56: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.266611 DEBUG BF_PORT 0:0: 57: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.266854 DEBUG BF_PORT 0:0: 58: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.267093 DEBUG BF_PORT 0:0: 59: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:32:50.267120 DEBUG BF_PORT FSM :0: 16:-: LT: | complete | complete | complete | complete |
2024-05-06 17:32:50.267244 DEBUG BF_PORT FSM :0: 16:-: Enable MAC Rx
2024-05-06 17:32:50.267698 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:32:50.396039 DEBUG BF_PORT FSM :0:  4:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.396116 DEBUG BF_PORT 0 : MAC17: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.396136 DEBUG BF_PORT 0 : MAC17: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.403569 DEBUG BF_PORT FSM :0:  4:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:50.403597 DEBUG BF_PORT 0:  4: --- Up
2024-05-06 17:32:50.403637 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 16/0 (4) : UP
2024-05-06 17:32:50.414283 DEBUG BF_PORT FSM :0: 12:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.414323 DEBUG BF_PORT 0 : MAC19: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.414343 DEBUG BF_PORT 0 : MAC19: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.421644 DEBUG BF_PORT FSM :0: 12:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:50.421664 DEBUG BF_PORT 0: 12: --- Up
2024-05-06 17:32:50.421680 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 15/0 (12) : UP
2024-05-06 17:32:50.432267 DEBUG BF_PORT FSM :0:  0:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.432328 DEBUG BF_PORT 0 : MAC15: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.432346 DEBUG BF_PORT 0 : MAC15: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.439599 DEBUG BF_PORT FSM :0:  0:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:50.439618 DEBUG BF_PORT 0:  0: --- Up
2024-05-06 17:32:50.439637 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 17/0 (0) : UP
2024-05-06 17:32:50.450253 DEBUG BF_PORT FSM :0:  8:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.450274 DEBUG BF_PORT 0 : MAC13: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.450283 DEBUG BF_PORT 0 : MAC13: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:50.457552 DEBUG BF_PORT FSM :0:  8:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:50.457572 DEBUG BF_PORT 0:  8: --- Up
2024-05-06 17:32:50.457591 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 18/0 (8) : UP
2024-05-06 17:32:50.468240 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.473343 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:50.859710 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:51.267937 DEBUG BF_PORT FSM :0: 16:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:51.468480 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:51.473626 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:51.860129 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:52.268176 DEBUG BF_PORT FSM :0: 16:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:52.468827 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:52.468896 DEBUG BF_PORT 0 : MAC23: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:52.468916 DEBUG BF_PORT 0 : MAC23: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:52.476444 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:52.476480 DEBUG BF_PORT 0: 28: --- Up
2024-05-06 17:32:52.476520 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 13/0 (28) : UP
2024-05-06 17:32:52.497630 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:52.497673 DEBUG BF_PORT 0 : MAC21: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:52.497691 DEBUG BF_PORT 0 : MAC21: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:52.505124 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:52.505151 DEBUG BF_PORT 0: 20: --- Up
2024-05-06 17:32:52.505174 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 14/0 (20) : UP
2024-05-06 17:32:52.860416 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:53.268672 DEBUG BF_PORT FSM :0: 16:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:53.860598 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:54.269059 DEBUG BF_PORT FSM :0: 16:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:54.861014 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:55.269335 DEBUG BF_PORT FSM :0: 16:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:55.269424 DEBUG BF_PORT 0 : MAC11: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:55.269458 DEBUG BF_PORT 0 : MAC11: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:55.276978 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:55.277024 DEBUG BF_PORT 0: 16: --- Up
2024-05-06 17:32:55.277085 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 20/0 (16) : UP
2024-05-06 17:32:55.861364 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:56.861629 DEBUG BF_PORT FSM :0: 24:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:32:56.861734 DEBUG BF_PORT 0 : MAC9: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:56.861754 DEBUG BF_PORT 0 : MAC9: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:32:56.869165 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:32:56.869187 DEBUG BF_PORT 0: 24: --- Up
2024-05-06 17:32:56.869216 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 19/0 (24) : UP
2024-05-06 17:53:30.584927 DEBUG BF_PORT 0 : MAC23: CH0: oper: 1 live-st: 0 LF: 1 : RF:0 link down
2024-05-06 17:53:30.586040 DEBUG BF_PORT 0: 28: updated historical ctrs, wait for hw ctrs clear.
2024-05-06 17:53:30.586076 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_DWN_EVNT --> BF_FSM_ST_ABORT           
2024-05-06 17:53:30.586098 DEBUG BF_PORT 0: 28: --- Dn
2024-05-06 17:53:30.586136 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 13/0 (28) : DOWN
2024-05-06 17:53:30.586161 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 13/0 (28) hiser:0 align: 1 corr:0 uncorr:0 ser0:0 ser1:0 ser2:0 ser3:0 
2024-05-06 17:53:30.586224 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 13/0 (28) hiser:0 align: 0 corr:2413 uncorr:23 ser0:6704 ser1:3 ser2:0 ser3:0 
2024-05-06 17:53:30.586284 DEBUG BF_PM bf_pm_port_log_pcs_counters:2702 PCS: Dev : 0 : front port : 13/0 (28) : pcs-sts=0 blk-lk=44404 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2024-05-06 17:53:30.598328 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2024-05-06 17:53:30.598402 DEBUG BF_PORT 0: 28: hw ctrs cleared.
2024-05-06 17:53:30.598430 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 17:53:30.981817 DEBUG BF_PLTFM QSFP: 13 : REMOVED
2024-05-06 17:53:30.981900 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/0:0(an_eligibility)
2024-05-06 17:53:30.981936 DEBUG BF_PLTFM QSFP: 13 : ch[0] : NOT Ready <LOS>
2024-05-06 17:53:30.981952 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/0:0(ready)
2024-05-06 17:53:30.981998 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2024-05-06 17:53:30.982036 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2024-05-06 17:53:30.982052 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2024-05-06 17:53:30.982067 DEBUG BF_PORT port_mgr_port_enable:128:0:28:0(enb)
2024-05-06 17:53:30.982089 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:28:0(enb)
2024-05-06 17:53:30.982104 DEBUG BF_PORT PRT :0: 28:-: Disable
2024-05-06 17:53:30.984514 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2024-05-06 17:53:30.995202 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/1:0(an_eligibility)
2024-05-06 17:53:30.995282 DEBUG BF_PLTFM QSFP: 13 : ch[1] : NOT Ready <LOS>
2024-05-06 17:53:30.995305 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/1:0(ready)
2024-05-06 17:53:30.995324 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/2:0(an_eligibility)
2024-05-06 17:53:30.995339 DEBUG BF_PLTFM QSFP: 13 : ch[2] : NOT Ready <LOS>
2024-05-06 17:53:30.995355 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/2:0(ready)
2024-05-06 17:53:30.995369 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/3:0(an_eligibility)
2024-05-06 17:53:30.995393 DEBUG BF_PLTFM QSFP: 13 : ch[3] : NOT Ready <LOS>
2024-05-06 17:53:30.995408 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/3:0(ready)
2024-05-06 17:53:30.995437 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_DETECTED         -> QSFP_FSM_ST_REMOVED
2024-05-06 17:53:30.996533 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_REMOVED          --> QSFP_FSM_ST_IDLE             (0ms)
2024-05-06 17:53:34.606054 DEBUG BF_PORT 0 : MAC21: CH0: oper: 1 live-st: 0 LF: 1 : RF:0 link down
2024-05-06 17:53:34.607152 DEBUG BF_PORT 0: 20: updated historical ctrs, wait for hw ctrs clear.
2024-05-06 17:53:34.607209 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_DWN_EVNT --> BF_FSM_ST_ABORT           
2024-05-06 17:53:34.607226 DEBUG BF_PORT 0: 20: --- Dn
2024-05-06 17:53:34.607264 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 14/0 (20) : DOWN
2024-05-06 17:53:34.607297 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 14/0 (20) hiser:0 align: 1 corr:0 uncorr:0 ser0:0 ser1:0 ser2:0 ser3:0 
2024-05-06 17:53:34.607370 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 14/0 (20) hiser:0 align: 0 corr:59 uncorr:14 ser0:0 ser1:269 ser2:0 ser3:0 
2024-05-06 17:53:34.607415 DEBUG BF_PM bf_pm_port_log_pcs_counters:2702 PCS: Dev : 0 : front port : 14/0 (20) : pcs-sts=0 blk-lk=44404 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2024-05-06 17:53:34.619516 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2024-05-06 17:53:34.619555 DEBUG BF_PORT 0: 20: hw ctrs cleared.
2024-05-06 17:53:34.619575 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 17:53:34.985399 DEBUG BF_PLTFM QSFP: 14 : REMOVED
2024-05-06 17:53:34.985490 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/0:0(an_eligibility)
2024-05-06 17:53:34.985525 DEBUG BF_PLTFM QSFP: 14 : ch[0] : NOT Ready <LOS>
2024-05-06 17:53:34.985552 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/0:0(ready)
2024-05-06 17:53:34.985620 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2024-05-06 17:53:34.985670 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2024-05-06 17:53:34.985692 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2024-05-06 17:53:34.985720 DEBUG BF_PORT port_mgr_port_enable:128:0:20:0(enb)
2024-05-06 17:53:34.985742 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:20:0(enb)
2024-05-06 17:53:34.985764 DEBUG BF_PORT PRT :0: 20:-: Disable
2024-05-06 17:53:34.988208 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2024-05-06 17:53:34.998910 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/1:0(an_eligibility)
2024-05-06 17:53:34.998982 DEBUG BF_PLTFM QSFP: 14 : ch[1] : NOT Ready <LOS>
2024-05-06 17:53:34.999000 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/1:0(ready)
2024-05-06 17:53:34.999015 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/2:0(an_eligibility)
2024-05-06 17:53:34.999035 DEBUG BF_PLTFM QSFP: 14 : ch[2] : NOT Ready <LOS>
2024-05-06 17:53:34.999048 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/2:0(ready)
2024-05-06 17:53:34.999061 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/3:0(an_eligibility)
2024-05-06 17:53:34.999075 DEBUG BF_PLTFM QSFP: 14 : ch[3] : NOT Ready <LOS>
2024-05-06 17:53:34.999090 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/3:0(ready)
2024-05-06 17:53:34.999104 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_DETECTED         -> QSFP_FSM_ST_REMOVED
2024-05-06 17:53:35.000199 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_REMOVED          --> QSFP_FSM_ST_IDLE             (0ms)
2024-05-06 17:53:38.772974 DEBUG BF_PORT 0 : MAC9: CH0: oper: 1 live-st: 0 LF: 1 : RF:1 link down
2024-05-06 17:53:38.774040 DEBUG BF_PORT 0: 24: updated historical ctrs, wait for hw ctrs clear.
2024-05-06 17:53:38.774067 DEBUG BF_PORT FSM :0: 24:-: BF_AN_FSM_ST_WAIT_DWN_EVNT --> BF_FSM_ST_ABORT           
2024-05-06 17:53:38.774082 DEBUG BF_PORT 0: 24: --- Dn
2024-05-06 17:53:38.774120 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 19/0 (24) : DOWN
2024-05-06 17:53:38.774161 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 19/0 (24) hiser:0 align: 1 corr:0 uncorr:0 ser0:0 ser1:0 ser2:0 ser3:0 
2024-05-06 17:53:38.774232 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 19/0 (24) hiser:0 align: 0 corr:1 uncorr:3 ser0:0 ser1:0 ser2:6 ser3:0 
2024-05-06 17:53:38.774268 DEBUG BF_PM bf_pm_port_log_pcs_counters:2702 PCS: Dev : 0 : front port : 19/0 (24) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2024-05-06 17:53:38.788559 DEBUG BF_PORT MAC: DIS: 0: 9:0 : Disable channel
2024-05-06 17:53:38.788604 DEBUG BF_PORT 0: 24: hw ctrs cleared.
2024-05-06 17:53:38.788617 DEBUG BF_PORT FSM :0: 24:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 17:53:39.058010 DEBUG BF_PLTFM QSFP: 19 : REMOVED
2024-05-06 17:53:39.058087 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/0:0(an_eligibility)
2024-05-06 17:53:39.058113 DEBUG BF_PLTFM QSFP: 19 : ch[0] : NOT Ready <LOS>
2024-05-06 17:53:39.058129 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/0:0(ready)
2024-05-06 17:53:39.058185 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 24
2024-05-06 17:53:39.058224 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 24 before wait 1 is 0
2024-05-06 17:53:39.058241 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 24 after 0 waits
2024-05-06 17:53:39.058255 DEBUG BF_PORT port_mgr_port_enable:128:0:24:0(enb)
2024-05-06 17:53:39.058270 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:24:0(enb)
2024-05-06 17:53:39.058285 DEBUG BF_PORT PRT :0: 24:-: Disable
2024-05-06 17:53:39.060733 DEBUG BF_PORT MAC: DIS: 0: 9:0 : Disable channel
2024-05-06 17:53:39.071307 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/1:0(an_eligibility)
2024-05-06 17:53:39.071345 DEBUG BF_PLTFM QSFP: 19 : ch[1] : NOT Ready <LOS>
2024-05-06 17:53:39.071360 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/1:0(ready)
2024-05-06 17:53:39.071375 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/2:0(an_eligibility)
2024-05-06 17:53:39.071418 DEBUG BF_PLTFM QSFP: 19 : ch[2] : NOT Ready <LOS>
2024-05-06 17:53:39.071437 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/2:0(ready)
2024-05-06 17:53:39.071451 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:19/3:0(an_eligibility)
2024-05-06 17:53:39.071480 DEBUG BF_PLTFM QSFP: 19 : ch[3] : NOT Ready <LOS>
2024-05-06 17:53:39.071488 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:19/3:0(ready)
2024-05-06 17:53:39.071497 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_DETECTED         -> QSFP_FSM_ST_REMOVED
2024-05-06 17:53:39.072596 DEBUG BF_PLTFM QSFP: 19 : QSFP_FSM_ST_REMOVED          --> QSFP_FSM_ST_IDLE             (0ms)
2024-05-06 17:53:40.690943 DEBUG BF_PORT 0 : MAC11: CH0: oper: 1 live-st: 0 LF: 1 : RF:1 link down
2024-05-06 17:53:40.692022 DEBUG BF_PORT 0: 16: updated historical ctrs, wait for hw ctrs clear.
2024-05-06 17:53:40.692052 DEBUG BF_PORT FSM :0: 16:-: BF_AN_FSM_ST_WAIT_DWN_EVNT --> BF_FSM_ST_ABORT           
2024-05-06 17:53:40.692068 DEBUG BF_PORT 0: 16: --- Dn
2024-05-06 17:53:40.692121 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 20/0 (16) : DOWN
2024-05-06 17:53:40.692149 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 20/0 (16) hiser:0 align: 1 corr:0 uncorr:0 ser0:0 ser1:0 ser2:0 ser3:0 
2024-05-06 17:53:40.692223 DEBUG BF_PM bf_pm_port_log_fec_counters:2499 RS-FEC: Dev : 0 : front port : 20/0 (16) hiser:0 align: 0 corr:551 uncorr:3 ser0:0 ser1:0 ser2:959 ser3:0 
2024-05-06 17:53:40.692261 DEBUG BF_PM bf_pm_port_log_pcs_counters:2702 PCS: Dev : 0 : front port : 20/0 (16) : pcs-sts=0 blk-lk=ccc0c blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2024-05-06 17:53:40.712398 DEBUG BF_PORT MAC: DIS: 0:11:0 : Disable channel
2024-05-06 17:53:40.712435 DEBUG BF_PORT 0: 16: hw ctrs cleared.
2024-05-06 17:53:40.712448 DEBUG BF_PORT FSM :0: 16:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_IDLE            
2024-05-06 17:53:41.275000 DEBUG BF_PLTFM QSFP: 20 : REMOVED
2024-05-06 17:53:41.275085 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/0:0(an_eligibility)
2024-05-06 17:53:41.275108 DEBUG BF_PLTFM QSFP: 20 : ch[0] : NOT Ready <LOS>
2024-05-06 17:53:41.275124 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/0:0(ready)
2024-05-06 17:53:41.275217 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 16
2024-05-06 17:53:41.275260 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 16 before wait 1 is 0
2024-05-06 17:53:41.275275 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 16 after 0 waits
2024-05-06 17:53:41.275289 DEBUG BF_PORT port_mgr_port_enable:128:0:16:0(enb)
2024-05-06 17:53:41.275304 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:16:0(enb)
2024-05-06 17:53:41.275325 DEBUG BF_PORT PRT :0: 16:-: Disable
2024-05-06 17:53:41.277770 DEBUG BF_PORT MAC: DIS: 0:11:0 : Disable channel
2024-05-06 17:53:41.288371 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/1:0(an_eligibility)
2024-05-06 17:53:41.288413 DEBUG BF_PLTFM QSFP: 20 : ch[1] : NOT Ready <LOS>
2024-05-06 17:53:41.288428 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/1:0(ready)
2024-05-06 17:53:41.288440 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/2:0(an_eligibility)
2024-05-06 17:53:41.288453 DEBUG BF_PLTFM QSFP: 20 : ch[2] : NOT Ready <LOS>
2024-05-06 17:53:41.288464 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/2:0(ready)
2024-05-06 17:53:41.288478 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:20/3:0(an_eligibility)
2024-05-06 17:53:41.288498 DEBUG BF_PLTFM QSFP: 20 : ch[3] : NOT Ready <LOS>
2024-05-06 17:53:41.288515 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:20/3:0(ready)
2024-05-06 17:53:41.288527 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_DETECTED         -> QSFP_FSM_ST_REMOVED
2024-05-06 17:53:41.289632 DEBUG BF_PLTFM QSFP: 20 : QSFP_FSM_ST_REMOVED          --> QSFP_FSM_ST_IDLE             (0ms)
2024-05-06 17:53:50.986104 DEBUG BF_PLTFM QSFP: 14 : PRESENT
2024-05-06 17:53:51.035616 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:53:51.039977 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/0:1(an_eligibility)
2024-05-06 17:53:51.040029 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/0:1(ready)
2024-05-06 17:53:51.046377 DEBUG BF_PLTFM QSFP: 14 : ch[0] : dev_port= 20 : is COPPER
2024-05-06 17:53:51.046440 DEBUG BF_PORT port_mgr_port_enable:128:0:20:1(enb)
2024-05-06 17:53:51.046457 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:20:1(enb)
2024-05-06 17:53:51.046474 DEBUG BF_PORT PRT :0: 20:-: Enable
2024-05-06 17:53:51.046504 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2024-05-06 17:53:51.046547 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/1:1(an_eligibility)
2024-05-06 17:53:51.046565 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/1:1(ready)
2024-05-06 17:53:51.046581 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/2:1(an_eligibility)
2024-05-06 17:53:51.046595 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/2:1(ready)
2024-05-06 17:53:51.046609 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:14/3:1(an_eligibility)
2024-05-06 17:53:51.046623 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:14/3:1(ready)
2024-05-06 17:53:51.046639 DEBUG BF_PLTFM QSFP: 14 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:53:51.046894 DEBUG BF_PORT FSM :0: 20:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:53:51.061583 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:53:51.077035 DEBUG BF_PORT 0:0: 96:            raw: d000_2000_0001
2024-05-06 17:53:51.077078 DEBUG BF_PORT 0:0: 96:       AN speed: 100G_CR4 
2024-05-06 17:53:51.077092 DEBUG BF_PORT 0:0: 96:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:53:51.077755 DEBUG BF_PORT FSM :0: 20:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:53:51.077774 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:53:51.859523 DEBUG BF_PORT 0:0: 96:            raw: 4000_e2b3_c0a1
2024-05-06 17:53:51.859583 DEBUG BF_PORT 0:0: 96:       AN speed: 1000_KX 10G_KR 40G_CR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:53:51.859618 DEBUG BF_PORT 0:0: 96:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:53:51.859634 DEBUG BF_PORT FSM :0: 20:0: LP BASE PG: 4000_e2b3_c0a1
2024-05-06 17:53:51.860094 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:53:51.871025 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:53:51.882101 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 0300_0220_c203
2024-05-06 17:53:51.893180 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:53:51.904241 DEBUG BF_PORT FSM :0: 20:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:53:51.915009 DEBUG BF_PORT FSM :0: 20:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:53:51.915039 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:53:51.916837 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:53:51.928363 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x60: 100GBASE-CR4
2024-05-06 17:53:51.930499 DEBUG BF_PORT FSM :0: 20:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:53:51.930536 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2024-05-06 17:53:51.930567 DEBUG BF_PORT MAC: ENA: 0:21:0 : Enable channel
2024-05-06 17:53:51.931470 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:53:52.045127 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.045647 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.066184 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.066467 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.066754 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.087398 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.087664 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.087907 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.088146 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.108472 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.108724 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.108984 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.109229 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.129580 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.129828 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.130087 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.130328 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.150639 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.150886 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.151159 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.151402 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.171767 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.172015 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.172270 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.172511 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.192822 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.193068 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.193327 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.193568 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.213912 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.214160 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.214419 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.214671 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.234972 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.235219 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.235474 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.235713 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.256052 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.256297 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.256567 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.256819 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.256842 DEBUG BF_PORT FSM :0: 20:-: LT: | running  | running  | complete | running  |
2024-05-06 17:53:52.277183 DEBUG BF_PORT 0:0: 96: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.277435 DEBUG BF_PORT 0:0: 97: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.277673 DEBUG BF_PORT 0:0: 98: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.277916 DEBUG BF_PORT 0:0: 99: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:52.277945 DEBUG BF_PORT FSM :0: 20:-: LT: | complete | complete | complete | complete |
2024-05-06 17:53:52.278075 DEBUG BF_PORT FSM :0: 20:-: Enable MAC Rx
2024-05-06 17:53:52.278538 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:53:53.278914 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:53:54.279343 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:53:55.279629 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:53:56.280069 DEBUG BF_PORT FSM :0: 20:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:53:56.280166 DEBUG BF_PORT 0 : MAC21: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:53:56.280188 DEBUG BF_PORT 0 : MAC21: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:53:56.287709 DEBUG BF_PORT FSM :0: 20:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:53:56.287748 DEBUG BF_PORT 0: 20: --- Up
2024-05-06 17:53:56.287787 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 14/0 (20) : UP
2024-05-06 17:53:59.046998 DEBUG BF_PLTFM QSFP: 13 : PRESENT
2024-05-06 17:53:59.135369 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_IDLE             -> QSFP_FSM_ST_INSERTED
2024-05-06 17:53:59.143310 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/0:1(an_eligibility)
2024-05-06 17:53:59.143349 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/0:1(ready)
2024-05-06 17:53:59.149880 DEBUG BF_PLTFM QSFP: 13 : ch[0] : dev_port= 28 : is COPPER
2024-05-06 17:53:59.149940 DEBUG BF_PORT port_mgr_port_enable:128:0:28:1(enb)
2024-05-06 17:53:59.149955 DEBUG BF_PORT port_mgr_tof1_port_enable:1312:0:28:1(enb)
2024-05-06 17:53:59.149969 DEBUG BF_PORT PRT :0: 28:-: Enable
2024-05-06 17:53:59.149999 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2024-05-06 17:53:59.150035 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/1:1(an_eligibility)
2024-05-06 17:53:59.150051 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/1:1(ready)
2024-05-06 17:53:59.150065 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/2:1(an_eligibility)
2024-05-06 17:53:59.150082 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/2:1(ready)
2024-05-06 17:53:59.150103 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:3163 0:13/3:1(an_eligibility)
2024-05-06 17:53:59.150089 DEBUG BF_PORT FSM :0: 28:-: MACs serdesmux.sig_ok=PASS-THRU
2024-05-06 17:53:59.150124 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:3062 0:13/3:1(ready)
2024-05-06 17:53:59.150145 DEBUG BF_PLTFM QSFP: 13 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2024-05-06 17:53:59.165474 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_IDLE             --> BF_AN_FSM_ST_WAIT_PLL1    
2024-05-06 17:53:59.181108 DEBUG BF_PORT 0:0:104:            raw: d000_2000_0001
2024-05-06 17:53:59.181130 DEBUG BF_PORT 0:0:104:       AN speed: 100G_CR4 
2024-05-06 17:53:59.181140 DEBUG BF_PORT 0:0:104:       AN   fec: f2 (25G-RS FEC REQUEST) f0 (10G-FC FEC ABILITY) f1 (10G-FC FEC REQUEST) 
2024-05-06 17:53:59.181795 DEBUG BF_PORT FSM :0: 28:0: Set tx_output_en 1 <rc=0>
2024-05-06 17:53:59.181813 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PLL1     --> BF_AN_FSM_ST_WAIT_BASE_PG 
2024-05-06 17:53:59.675792 DEBUG BF_PORT 0:0:104:            raw: 4000_e2bb_c101
2024-05-06 17:53:59.675840 DEBUG BF_PORT 0:0:104:       AN speed: 1000_KX 10G_KR 40G_CR4 100G_CR4 25G_KRS_CRS 25G_KR_CR 
2024-05-06 17:53:59.675864 DEBUG BF_PORT 0:0:104:       AN   fec: f0 (10G-FC FEC ABILITY) 
2024-05-06 17:53:59.675878 DEBUG BF_PORT FSM :0: 28:0: LP BASE PG: 4000_e2bb_c101
2024-05-06 17:53:59.676327 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_BASE_PG  --> BF_AN_FSM_ST_WAIT_NEXT_PG 
2024-05-06 17:53:59.686916 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 04df_0353_e805
2024-05-06 17:53:59.697969 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 0300_0220_c203
2024-05-06 17:53:59.709021 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 00b2_0000_e805
2024-05-06 17:53:59.720033 DEBUG BF_PORT FSM :0: 28:0: LP NEXT PG: 0000_0008_c200
2024-05-06 17:53:59.730787 DEBUG BF_PORT FSM :0: 28:0: AN GOOD (early) an_cmpl=0
2024-05-06 17:53:59.730838 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_NEXT_PG  --> BF_AN_FSM_ST_WAIT_AN_GOOD 
2024-05-06 17:53:59.732612 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_AN_GOOD  --> BF_AN_FSM_ST_WAIT_PLL2    
2024-05-06 17:53:59.744412 DEBUG BF_PORT AAPL: HCD Technology selected on serdes 0x68: 100GBASE-CR4
2024-05-06 17:53:59.746502 DEBUG BF_PORT FSM :0: 28:-: Enable MAC CH Tx : Disable MAC Rx
2024-05-06 17:53:59.746536 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2024-05-06 17:53:59.746558 DEBUG BF_PORT MAC: ENA: 0:23:0 : Enable channel
2024-05-06 17:53:59.747449 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PLL2     --> BF_AN_FSM_ST_WAIT_AN_CMPLT
2024-05-06 17:53:59.819136 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.819408 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.819643 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.839986 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.840241 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.840490 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.840733 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.861034 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.861278 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.861549 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.861793 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.882093 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.882337 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.882585 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.882827 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.903108 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.903353 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.903600 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.903842 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.924147 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.924430 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.924685 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.924925 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.945270 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.945540 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.945790 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.946030 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.966346 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.966612 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.966869 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.967118 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.987502 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.987753 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.988009 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.988254 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:53:59.988276 DEBUG BF_PORT FSM :0: 28:-: LT: | running  | running  | complete | running  |
2024-05-06 17:54:00.008659 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=1 : rx_trnd=0 : frm_lk=1 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.008945 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.009188 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.009427 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.009450 DEBUG BF_PORT FSM :0: 28:-: LT: | running  | complete | complete | complete |
2024-05-06 17:54:00.029990 DEBUG BF_PORT 0:0:104: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.030305 DEBUG BF_PORT 0:0:105: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.030587 DEBUG BF_PORT 0:0:106: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.030866 DEBUG BF_PORT 0:0:107: Link training: fail=0 : in_prg=0 : rx_trnd=1 : frm_lk=0 : rmt-rq=0 : lcl-rq=0 : RemRcvrRdy=1
2024-05-06 17:54:00.030890 DEBUG BF_PORT FSM :0: 28:-: LT: | complete | complete | complete | complete |
2024-05-06 17:54:00.031011 DEBUG BF_PORT FSM :0: 28:-: Enable MAC Rx
2024-05-06 17:54:00.031467 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_AN_CMPLT --> BF_AN_FSM_ST_WAIT_PCS_UP  
2024-05-06 17:54:01.031616 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:02.031865 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:03.032005 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=0 : hi_ser=0 : uncorr=3
2024-05-06 17:54:04.032342 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:05.032597 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:06.032919 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:07.033391 DEBUG BF_PORT FSM :0: 28:-: RS FEC align status=1 : hi_ser=0 : uncorr=0
2024-05-06 17:54:07.033492 DEBUG BF_PORT 0 : MAC23: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:54:07.033516 DEBUG BF_PORT 0 : MAC23: CH0: oper: 0 live-st: 1 LF: 0 : RF:0 
2024-05-06 17:54:07.040956 DEBUG BF_PORT FSM :0: 28:-: BF_AN_FSM_ST_WAIT_PCS_UP   --> BF_AN_FSM_ST_WAIT_DWN_EVNT
2024-05-06 17:54:07.040976 DEBUG BF_PORT 0: 28: --- Up
2024-05-06 17:54:07.040995 DEBUG BF_PM pm_port_link_status_chg_cb:2830 PM: Dev 0 : front port 13/0 (28) : UP
