

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_INPUT_COPY'
================================================================
* Date:           Tue Sep 30 23:58:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.240 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_COPY  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       53|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_218_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_224_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |  16|          2|   10|         20|
    |gmem0_blk_n_R            |   1|          2|    1|          2|
    |i_fu_84                  |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_84                  |  10|   0|   10|          0|
    |lshr_ln_reg_350          |   7|   0|    7|          0|
    |trunc_ln47_reg_346       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|m_axi_gmem0_0_AWVALID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWREADY      |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWADDR       |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWID         |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWLEN        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWBURST      |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK       |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE      |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWPROT       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWQOS        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWREGION     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWUSER       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WVALID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WREADY       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WDATA        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WSTRB        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WLAST        |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WID          |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WUSER        |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARVALID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARREADY      |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARADDR       |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARID         |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARLEN        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARBURST      |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK       |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE      |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARPROT       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARQOS        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARREGION     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARUSER       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RVALID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RREADY       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RDATA        |   in|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RLAST        |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RID          |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM     |   in|   13|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RUSER        |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RRESP        |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BVALID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BREADY       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BRESP        |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BID          |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BUSER        |   in|    1|       m_axi|                            gmem0|       pointer|
|sext_ln47                  |   in|   62|     ap_none|                        sext_ln47|        scalar|
|current_input_14_address0  |  out|    7|   ap_memory|                 current_input_14|         array|
|current_input_14_ce0       |  out|    1|   ap_memory|                 current_input_14|         array|
|current_input_14_we0       |  out|    1|   ap_memory|                 current_input_14|         array|
|current_input_14_d0        |  out|   32|   ap_memory|                 current_input_14|         array|
|current_input_13_address0  |  out|    7|   ap_memory|                 current_input_13|         array|
|current_input_13_ce0       |  out|    1|   ap_memory|                 current_input_13|         array|
|current_input_13_we0       |  out|    1|   ap_memory|                 current_input_13|         array|
|current_input_13_d0        |  out|   32|   ap_memory|                 current_input_13|         array|
|current_input_12_address0  |  out|    7|   ap_memory|                 current_input_12|         array|
|current_input_12_ce0       |  out|    1|   ap_memory|                 current_input_12|         array|
|current_input_12_we0       |  out|    1|   ap_memory|                 current_input_12|         array|
|current_input_12_d0        |  out|   32|   ap_memory|                 current_input_12|         array|
|current_input_11_address0  |  out|    7|   ap_memory|                 current_input_11|         array|
|current_input_11_ce0       |  out|    1|   ap_memory|                 current_input_11|         array|
|current_input_11_we0       |  out|    1|   ap_memory|                 current_input_11|         array|
|current_input_11_d0        |  out|   32|   ap_memory|                 current_input_11|         array|
|current_input_10_address0  |  out|    7|   ap_memory|                 current_input_10|         array|
|current_input_10_ce0       |  out|    1|   ap_memory|                 current_input_10|         array|
|current_input_10_we0       |  out|    1|   ap_memory|                 current_input_10|         array|
|current_input_10_d0        |  out|   32|   ap_memory|                 current_input_10|         array|
|current_input_9_address0   |  out|    7|   ap_memory|                  current_input_9|         array|
|current_input_9_ce0        |  out|    1|   ap_memory|                  current_input_9|         array|
|current_input_9_we0        |  out|    1|   ap_memory|                  current_input_9|         array|
|current_input_9_d0         |  out|   32|   ap_memory|                  current_input_9|         array|
|current_input_8_address0   |  out|    7|   ap_memory|                  current_input_8|         array|
|current_input_8_ce0        |  out|    1|   ap_memory|                  current_input_8|         array|
|current_input_8_we0        |  out|    1|   ap_memory|                  current_input_8|         array|
|current_input_8_d0         |  out|   32|   ap_memory|                  current_input_8|         array|
|current_input_address0     |  out|    7|   ap_memory|                    current_input|         array|
|current_input_ce0          |  out|    1|   ap_memory|                    current_input|         array|
|current_input_we0          |  out|    1|   ap_memory|                    current_input|         array|
|current_input_d0           |  out|   32|   ap_memory|                    current_input|         array|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

