// Seed: 1760283479
module module_0 (
    id_1
);
  inout uwire id_1;
  assign id_1 = -1;
  logic [7:0] id_2;
  assign id_1 = id_1;
  assign id_2[-1] = id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd57,
    parameter id_8 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire _id_8;
  input wire _id_7;
  inout wire id_6;
  output wire id_5;
  output tri0 id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (id_11);
  wire [(  -1  ) : -1] id_15;
  wire [id_8  -  id_7 : -1] id_16;
  localparam id_17 = 1;
  assign id_5 = id_12;
  assign id_4 = 1;
endmodule
