ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Millis_TMR.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Millis_TMR_Init,"ax",%progbits
  20              		.align	2
  21              		.global	Millis_TMR_Init
  22              		.code	16
  23              		.thumb_func
  24              		.type	Millis_TMR_Init, %function
  25              	Millis_TMR_Init:
  26              	.LFB1:
  27              		.file 1 "Generated_Source\\PSoC4\\Millis_TMR.c"
   1:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/Millis_TMR.c **** * File Name: Millis_TMR.c
   3:Generated_Source\PSoC4/Millis_TMR.c **** * Version 2.10
   4:Generated_Source\PSoC4/Millis_TMR.c **** *
   5:Generated_Source\PSoC4/Millis_TMR.c **** * Description:
   6:Generated_Source\PSoC4/Millis_TMR.c **** *  This file provides the source code to the API for the Millis_TMR
   7:Generated_Source\PSoC4/Millis_TMR.c **** *  component
   8:Generated_Source\PSoC4/Millis_TMR.c **** *
   9:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
  10:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  11:Generated_Source\PSoC4/Millis_TMR.c **** *
  12:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
  13:Generated_Source\PSoC4/Millis_TMR.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/Millis_TMR.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/Millis_TMR.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/Millis_TMR.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/Millis_TMR.c **** 
  19:Generated_Source\PSoC4/Millis_TMR.c **** #include "Millis_TMR.h"
  20:Generated_Source\PSoC4/Millis_TMR.c **** 
  21:Generated_Source\PSoC4/Millis_TMR.c **** uint8 Millis_TMR_initVar = 0u;
  22:Generated_Source\PSoC4/Millis_TMR.c **** 
  23:Generated_Source\PSoC4/Millis_TMR.c **** 
  24:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Init
  26:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
  27:Generated_Source\PSoC4/Millis_TMR.c **** *
  28:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
  29:Generated_Source\PSoC4/Millis_TMR.c **** *  Initialize/Restore default Millis_TMR configuration.
  30:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 2


  31:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
  32:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  33:Generated_Source\PSoC4/Millis_TMR.c **** *
  34:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
  35:Generated_Source\PSoC4/Millis_TMR.c **** *  None
  36:Generated_Source\PSoC4/Millis_TMR.c **** *
  37:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
  38:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Init(void)
  39:Generated_Source\PSoC4/Millis_TMR.c **** {
  28              		.loc 1 39 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  40:Generated_Source\PSoC4/Millis_TMR.c **** 
  41:Generated_Source\PSoC4/Millis_TMR.c ****     /* Set values from customizer to CTRL */
  42:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__QUAD == Millis_TMR_CONFIG)
  43:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_QUAD_BASE_CONFIG;
  44:Generated_Source\PSoC4/Millis_TMR.c ****         
  45:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
  46:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_QUAD_SIGNALS_MODES;
  47:Generated_Source\PSoC4/Millis_TMR.c **** 
  48:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
  49:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_QUAD_INTERRUPT_MASK);
  50:Generated_Source\PSoC4/Millis_TMR.c ****         
  51:Generated_Source\PSoC4/Millis_TMR.c ****          /* Set other values */
  52:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetCounterMode(Millis_TMR_COUNT_DOWN);
  53:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_QUAD_PERIOD_INIT_VALUE);
  54:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WriteCounter(Millis_TMR_QUAD_PERIOD_INIT_VALUE);
  55:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__QUAD == Millis_TMR_CONFIG) */
  56:Generated_Source\PSoC4/Millis_TMR.c **** 
  57:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__TIMER == Millis_TMR_CONFIG)
  58:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_TIMER_BASE_CONFIG;
  33              		.loc 1 58 0
  34 0000 8022     		movs	r2, #128
  35 0002 084B     		ldr	r3, .L2
  36 0004 9204     		lsls	r2, r2, #18
  37 0006 1A60     		str	r2, [r3]
  59:Generated_Source\PSoC4/Millis_TMR.c ****         
  60:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
  61:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_TIMER_SIGNALS_MODES;
  38              		.loc 1 61 0
  39 0008 0C22     		movs	r2, #12
  40 000a 074B     		ldr	r3, .L2+4
  62:Generated_Source\PSoC4/Millis_TMR.c ****     
  63:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
  64:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_TC_INTERRUPT_MASK);
  65:Generated_Source\PSoC4/Millis_TMR.c ****         
  66:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set other values from customizer */
  67:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_TC_PERIOD_VALUE );
  68:Generated_Source\PSoC4/Millis_TMR.c **** 
  69:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__COMPARE == Millis_TMR_TC_COMP_CAP_MODE)
  70:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCompare(Millis_TMR_TC_COMPARE_VALUE);
  71:Generated_Source\PSoC4/Millis_TMR.c **** 
  72:Generated_Source\PSoC4/Millis_TMR.c ****             #if (1u == Millis_TMR_TC_COMPARE_SWAP)
  73:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_SetCompareSwap(1u);
  74:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCompareBuf(Millis_TMR_TC_COMPARE_BUF_VALUE);
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 3


  75:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (1u == Millis_TMR_TC_COMPARE_SWAP) */
  76:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__COMPARE == Millis_TMR_TC_COMP_CAP_MODE) */
  77:Generated_Source\PSoC4/Millis_TMR.c **** 
  78:Generated_Source\PSoC4/Millis_TMR.c ****         /* Initialize counter value */
  79:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_TIMER_UPDOWN_CNT_USED && !Millis_TMR_CY_TCPWM_400
  80:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(1u);
  81:Generated_Source\PSoC4/Millis_TMR.c ****         #elif(Millis_TMR__COUNT_DOWN == Millis_TMR_TC_COUNTER_MODE)
  82:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(Millis_TMR_TC_PERIOD_VALUE);
  83:Generated_Source\PSoC4/Millis_TMR.c ****         #else
  84:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(0u);
  85:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_TIMER_UPDOWN_CNT_USED && !Millis_TMR_CY_TCP
  86:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__TIMER == Millis_TMR_CONFIG) */
  87:Generated_Source\PSoC4/Millis_TMR.c **** 
  88:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG)
  89:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_CONTROL_REG = Millis_TMR_CTRL_PWM_BASE_CONFIG;
  90:Generated_Source\PSoC4/Millis_TMR.c **** 
  91:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE)
  92:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_RUN_MODE;
  93:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCounter(Millis_TMR_PWM_PR_INIT_VALUE);
  94:Generated_Source\PSoC4/Millis_TMR.c ****         #else
  95:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_ALIGN | Millis_TMR_CTRL_PWM_KILL_EVENT;
  96:Generated_Source\PSoC4/Millis_TMR.c ****             
  97:Generated_Source\PSoC4/Millis_TMR.c ****             /* Initialize counter value */
  98:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_PWM_UPDOWN_CNT_USED && !Millis_TMR_CY_TCPWM_4
  99:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(1u);
 100:Generated_Source\PSoC4/Millis_TMR.c ****             #elif (Millis_TMR__RIGHT == Millis_TMR_PWM_ALIGN)
 101:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(Millis_TMR_PWM_PERIOD_VALUE);
 102:Generated_Source\PSoC4/Millis_TMR.c ****             #else 
 103:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_WriteCounter(0u);
 104:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (Millis_TMR_CY_TCPWM_V2 && Millis_TMR_PWM_UPDOWN_CNT_USED && !Millis_TMR_CY_
 105:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE) */
 106:Generated_Source\PSoC4/Millis_TMR.c **** 
 107:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_DT == Millis_TMR_PWM_MODE)
 108:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_DEAD_TIME_CYCLE;
 109:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_DT == Millis_TMR_PWM_MODE) */
 110:Generated_Source\PSoC4/Millis_TMR.c **** 
 111:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM == Millis_TMR_PWM_MODE)
 112:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_CONTROL_REG |= Millis_TMR_CTRL_PWM_PRESCALER;
 113:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM == Millis_TMR_PWM_MODE) */
 114:Generated_Source\PSoC4/Millis_TMR.c **** 
 115:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL1 */
 116:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_TRIG_CONTROL1_REG  = Millis_TMR_PWM_SIGNALS_MODES;
 117:Generated_Source\PSoC4/Millis_TMR.c ****     
 118:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to INTR */
 119:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_SetInterruptMode(Millis_TMR_PWM_INTERRUPT_MASK);
 120:Generated_Source\PSoC4/Millis_TMR.c **** 
 121:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set values from customizer to CTRL2 */
 122:Generated_Source\PSoC4/Millis_TMR.c ****         #if (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE)
 123:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TRIG_CONTROL2_REG =
 124:Generated_Source\PSoC4/Millis_TMR.c ****                     (Millis_TMR_CC_MATCH_NO_CHANGE    |
 125:Generated_Source\PSoC4/Millis_TMR.c ****                     Millis_TMR_OVERLOW_NO_CHANGE      |
 126:Generated_Source\PSoC4/Millis_TMR.c ****                     Millis_TMR_UNDERFLOW_NO_CHANGE);
 127:Generated_Source\PSoC4/Millis_TMR.c ****         #else
 128:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__LEFT == Millis_TMR_PWM_ALIGN)
 129:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_LEFT;
 130:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_LEFT == Millis_TMR_PWM_ALIGN) */
 131:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 4


 132:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__RIGHT == Millis_TMR_PWM_ALIGN)
 133:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_RIGHT;
 134:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_RIGHT == Millis_TMR_PWM_ALIGN) */
 135:Generated_Source\PSoC4/Millis_TMR.c **** 
 136:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__CENTER == Millis_TMR_PWM_ALIGN)
 137:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_CENTER;
 138:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* ( Millis_TMR_PWM_CENTER == Millis_TMR_PWM_ALIGN) */
 139:Generated_Source\PSoC4/Millis_TMR.c **** 
 140:Generated_Source\PSoC4/Millis_TMR.c ****             #if (Millis_TMR__ASYMMETRIC == Millis_TMR_PWM_ALIGN)
 141:Generated_Source\PSoC4/Millis_TMR.c ****                 Millis_TMR_TRIG_CONTROL2_REG = Millis_TMR_PWM_MODE_ASYM;
 142:Generated_Source\PSoC4/Millis_TMR.c ****             #endif  /* (Millis_TMR__ASYMMETRIC == Millis_TMR_PWM_ALIGN) */
 143:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (Millis_TMR__PWM_PR == Millis_TMR_PWM_MODE) */
 144:Generated_Source\PSoC4/Millis_TMR.c **** 
 145:Generated_Source\PSoC4/Millis_TMR.c ****         /* Set other values from customizer */
 146:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WritePeriod(Millis_TMR_PWM_PERIOD_VALUE );
 147:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_WriteCompare(Millis_TMR_PWM_COMPARE_VALUE);
 148:Generated_Source\PSoC4/Millis_TMR.c **** 
 149:Generated_Source\PSoC4/Millis_TMR.c ****         #if (1u == Millis_TMR_PWM_COMPARE_SWAP)
 150:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_SetCompareSwap(1u);
 151:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WriteCompareBuf(Millis_TMR_PWM_COMPARE_BUF_VALUE);
 152:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (1u == Millis_TMR_PWM_COMPARE_SWAP) */
 153:Generated_Source\PSoC4/Millis_TMR.c **** 
 154:Generated_Source\PSoC4/Millis_TMR.c ****         #if (1u == Millis_TMR_PWM_PERIOD_SWAP)
 155:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_SetPeriodSwap(1u);
 156:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_WritePeriodBuf(Millis_TMR_PWM_PERIOD_BUF_VALUE);
 157:Generated_Source\PSoC4/Millis_TMR.c ****         #endif  /* (1u == Millis_TMR_PWM_PERIOD_SWAP) */
 158:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG) */
 159:Generated_Source\PSoC4/Millis_TMR.c ****     
 160:Generated_Source\PSoC4/Millis_TMR.c **** }
  41              		.loc 1 160 0
  42              		@ sp needed
  61:Generated_Source\PSoC4/Millis_TMR.c ****     
  43              		.loc 1 61 0
  44 000c 1A60     		str	r2, [r3]
  45              	.LVL0:
  46              	.LBB18:
  47              	.LBB19:
 161:Generated_Source\PSoC4/Millis_TMR.c **** 
 162:Generated_Source\PSoC4/Millis_TMR.c **** 
 163:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 164:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Enable
 165:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 166:Generated_Source\PSoC4/Millis_TMR.c **** *
 167:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 168:Generated_Source\PSoC4/Millis_TMR.c **** *  Enables the Millis_TMR.
 169:Generated_Source\PSoC4/Millis_TMR.c **** *
 170:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 171:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 172:Generated_Source\PSoC4/Millis_TMR.c **** *
 173:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 174:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 175:Generated_Source\PSoC4/Millis_TMR.c **** *
 176:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 177:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Enable(void)
 178:Generated_Source\PSoC4/Millis_TMR.c **** {
 179:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 180:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 5


 181:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 182:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG |= Millis_TMR_MASK;
 183:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 184:Generated_Source\PSoC4/Millis_TMR.c **** 
 185:Generated_Source\PSoC4/Millis_TMR.c ****     /* Start Timer or PWM if start input is absent */
 186:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG)
 187:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u == Millis_TMR_PWM_START_SIGNAL_PRESENT)
 188:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_START);
 189:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u == Millis_TMR_PWM_START_SIGNAL_PRESENT) */
 190:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR__PWM_SEL == Millis_TMR_CONFIG) */
 191:Generated_Source\PSoC4/Millis_TMR.c **** 
 192:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__TIMER == Millis_TMR_CONFIG)
 193:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u == Millis_TMR_TC_START_SIGNAL_PRESENT)
 194:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_START);
 195:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u == Millis_TMR_TC_START_SIGNAL_PRESENT) */
 196:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR__TIMER == Millis_TMR_CONFIG) */
 197:Generated_Source\PSoC4/Millis_TMR.c ****     
 198:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR__QUAD == Millis_TMR_CONFIG)
 199:Generated_Source\PSoC4/Millis_TMR.c ****         #if (0u != Millis_TMR_QUAD_AUTO_START)
 200:Generated_Source\PSoC4/Millis_TMR.c ****             Millis_TMR_TriggerCommand(Millis_TMR_MASK, Millis_TMR_CMD_RELOAD);
 201:Generated_Source\PSoC4/Millis_TMR.c ****         #endif /* (0u != Millis_TMR_QUAD_AUTO_START) */
 202:Generated_Source\PSoC4/Millis_TMR.c ****     #endif  /* (Millis_TMR__QUAD == Millis_TMR_CONFIG) */
 203:Generated_Source\PSoC4/Millis_TMR.c **** }
 204:Generated_Source\PSoC4/Millis_TMR.c **** 
 205:Generated_Source\PSoC4/Millis_TMR.c **** 
 206:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 207:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Start
 208:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 209:Generated_Source\PSoC4/Millis_TMR.c **** *
 210:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 211:Generated_Source\PSoC4/Millis_TMR.c **** *  Initializes the Millis_TMR with default customizer
 212:Generated_Source\PSoC4/Millis_TMR.c **** *  values when called the first time and enables the Millis_TMR.
 213:Generated_Source\PSoC4/Millis_TMR.c **** *  For subsequent calls the configuration is left unchanged and the component is
 214:Generated_Source\PSoC4/Millis_TMR.c **** *  just enabled.
 215:Generated_Source\PSoC4/Millis_TMR.c **** *
 216:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 217:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 218:Generated_Source\PSoC4/Millis_TMR.c **** *
 219:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 220:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 221:Generated_Source\PSoC4/Millis_TMR.c **** *
 222:Generated_Source\PSoC4/Millis_TMR.c **** * Global variables:
 223:Generated_Source\PSoC4/Millis_TMR.c **** *  Millis_TMR_initVar: global variable is used to indicate initial
 224:Generated_Source\PSoC4/Millis_TMR.c **** *  configuration of this component.  The variable is initialized to zero and set
 225:Generated_Source\PSoC4/Millis_TMR.c **** *  to 1 the first time Millis_TMR_Start() is called. This allows
 226:Generated_Source\PSoC4/Millis_TMR.c **** *  enabling/disabling a component without re-initialization in all subsequent
 227:Generated_Source\PSoC4/Millis_TMR.c **** *  calls to the Millis_TMR_Start() routine.
 228:Generated_Source\PSoC4/Millis_TMR.c **** *
 229:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 230:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Start(void)
 231:Generated_Source\PSoC4/Millis_TMR.c **** {
 232:Generated_Source\PSoC4/Millis_TMR.c ****     if (0u == Millis_TMR_initVar)
 233:Generated_Source\PSoC4/Millis_TMR.c ****     {
 234:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_Init();
 235:Generated_Source\PSoC4/Millis_TMR.c ****         Millis_TMR_initVar = 1u;
 236:Generated_Source\PSoC4/Millis_TMR.c ****     }
 237:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 6


 238:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_Enable();
 239:Generated_Source\PSoC4/Millis_TMR.c **** }
 240:Generated_Source\PSoC4/Millis_TMR.c **** 
 241:Generated_Source\PSoC4/Millis_TMR.c **** 
 242:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 243:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_Stop
 244:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 245:Generated_Source\PSoC4/Millis_TMR.c **** *
 246:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 247:Generated_Source\PSoC4/Millis_TMR.c **** *  Disables the Millis_TMR.
 248:Generated_Source\PSoC4/Millis_TMR.c **** *
 249:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 250:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 251:Generated_Source\PSoC4/Millis_TMR.c **** *
 252:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 253:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 254:Generated_Source\PSoC4/Millis_TMR.c **** *
 255:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 256:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_Stop(void)
 257:Generated_Source\PSoC4/Millis_TMR.c **** {
 258:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 259:Generated_Source\PSoC4/Millis_TMR.c **** 
 260:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 261:Generated_Source\PSoC4/Millis_TMR.c **** 
 262:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG &= (uint32)~Millis_TMR_MASK;
 263:Generated_Source\PSoC4/Millis_TMR.c **** 
 264:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 265:Generated_Source\PSoC4/Millis_TMR.c **** }
 266:Generated_Source\PSoC4/Millis_TMR.c **** 
 267:Generated_Source\PSoC4/Millis_TMR.c **** 
 268:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 269:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetMode
 270:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 271:Generated_Source\PSoC4/Millis_TMR.c **** *
 272:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 273:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the operation mode of the Millis_TMR. This function is used when
 274:Generated_Source\PSoC4/Millis_TMR.c **** *  configured as a generic Millis_TMR and the actual mode of operation is
 275:Generated_Source\PSoC4/Millis_TMR.c **** *  set at runtime. The mode must be set while the component is disabled.
 276:Generated_Source\PSoC4/Millis_TMR.c **** *
 277:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 278:Generated_Source\PSoC4/Millis_TMR.c **** *  mode: Mode for the Millis_TMR to operate in
 279:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 280:Generated_Source\PSoC4/Millis_TMR.c **** *   - Millis_TMR_MODE_TIMER_COMPARE - Timer / Counter with
 281:Generated_Source\PSoC4/Millis_TMR.c **** *                                                 compare capability
 282:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_TIMER_CAPTURE - Timer / Counter with
 283:Generated_Source\PSoC4/Millis_TMR.c **** *                                                 capture capability
 284:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_QUAD - Quadrature decoder
 285:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM - PWM
 286:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM_DT - PWM with dead time
 287:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_PWM_PR - PWM with pseudo random capability
 288:Generated_Source\PSoC4/Millis_TMR.c **** *
 289:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 290:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 291:Generated_Source\PSoC4/Millis_TMR.c **** *
 292:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 293:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetMode(uint32 mode)
 294:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 7


 295:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 296:Generated_Source\PSoC4/Millis_TMR.c **** 
 297:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 298:Generated_Source\PSoC4/Millis_TMR.c **** 
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_MODE_MASK;
 300:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 301:Generated_Source\PSoC4/Millis_TMR.c **** 
 302:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 303:Generated_Source\PSoC4/Millis_TMR.c **** }
 304:Generated_Source\PSoC4/Millis_TMR.c **** 
 305:Generated_Source\PSoC4/Millis_TMR.c **** 
 306:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 307:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetQDMode
 308:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 309:Generated_Source\PSoC4/Millis_TMR.c **** *
 310:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 311:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the the Quadrature Decoder to one of the 3 supported modes.
 312:Generated_Source\PSoC4/Millis_TMR.c **** *  Its functionality is only applicable to Quadrature Decoder operation.
 313:Generated_Source\PSoC4/Millis_TMR.c **** *
 314:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 315:Generated_Source\PSoC4/Millis_TMR.c **** *  qdMode: Quadrature Decoder mode
 316:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 317:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X1 - Counts on phi 1 rising
 318:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X2 - Counts on both edges of phi1 (2x faster)
 319:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_MODE_X4 - Counts on both edges of phi1 and phi2
 320:Generated_Source\PSoC4/Millis_TMR.c **** *                                        (4x faster)
 321:Generated_Source\PSoC4/Millis_TMR.c **** *
 322:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 323:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 324:Generated_Source\PSoC4/Millis_TMR.c **** *
 325:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 326:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetQDMode(uint32 qdMode)
 327:Generated_Source\PSoC4/Millis_TMR.c **** {
 328:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 329:Generated_Source\PSoC4/Millis_TMR.c **** 
 330:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 331:Generated_Source\PSoC4/Millis_TMR.c **** 
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_QUAD_MODE_MASK;
 333:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 334:Generated_Source\PSoC4/Millis_TMR.c **** 
 335:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 336:Generated_Source\PSoC4/Millis_TMR.c **** }
 337:Generated_Source\PSoC4/Millis_TMR.c **** 
 338:Generated_Source\PSoC4/Millis_TMR.c **** 
 339:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 340:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPrescaler
 341:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 342:Generated_Source\PSoC4/Millis_TMR.c **** *
 343:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 344:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the prescaler value that is applied to the clock input.  Not applicable
 345:Generated_Source\PSoC4/Millis_TMR.c **** *  to a PWM with the dead time mode or Quadrature Decoder mode.
 346:Generated_Source\PSoC4/Millis_TMR.c **** *
 347:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 348:Generated_Source\PSoC4/Millis_TMR.c **** *  prescaler: Prescaler divider value
 349:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 350:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY1    - Divide by 1 (no prescaling)
 351:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY2    - Divide by 2
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 8


 352:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY4    - Divide by 4
 353:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY8    - Divide by 8
 354:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY16   - Divide by 16
 355:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY32   - Divide by 32
 356:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY64   - Divide by 64
 357:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_PRESCALE_DIVBY128  - Divide by 128
 358:Generated_Source\PSoC4/Millis_TMR.c **** *
 359:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 360:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 361:Generated_Source\PSoC4/Millis_TMR.c **** *
 362:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 363:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPrescaler(uint32 prescaler)
 364:Generated_Source\PSoC4/Millis_TMR.c **** {
 365:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 366:Generated_Source\PSoC4/Millis_TMR.c **** 
 367:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 368:Generated_Source\PSoC4/Millis_TMR.c **** 
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PRESCALER_MASK;
 370:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 371:Generated_Source\PSoC4/Millis_TMR.c **** 
 372:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 373:Generated_Source\PSoC4/Millis_TMR.c **** }
 374:Generated_Source\PSoC4/Millis_TMR.c **** 
 375:Generated_Source\PSoC4/Millis_TMR.c **** 
 376:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 377:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetOneShot
 378:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 379:Generated_Source\PSoC4/Millis_TMR.c **** *
 380:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 381:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the Millis_TMR runs
 382:Generated_Source\PSoC4/Millis_TMR.c **** *  continuously or stops when terminal count is reached.  By default the
 383:Generated_Source\PSoC4/Millis_TMR.c **** *  Millis_TMR operates in the continuous mode.
 384:Generated_Source\PSoC4/Millis_TMR.c **** *
 385:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 386:Generated_Source\PSoC4/Millis_TMR.c **** *  oneShotEnable
 387:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 388:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Continuous
 389:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable One Shot
 390:Generated_Source\PSoC4/Millis_TMR.c **** *
 391:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 392:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 393:Generated_Source\PSoC4/Millis_TMR.c **** *
 394:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 395:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetOneShot(uint32 oneShotEnable)
 396:Generated_Source\PSoC4/Millis_TMR.c **** {
 397:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 398:Generated_Source\PSoC4/Millis_TMR.c **** 
 399:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 400:Generated_Source\PSoC4/Millis_TMR.c **** 
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_ONESHOT_MASK;
 402:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 403:Generated_Source\PSoC4/Millis_TMR.c ****                                                                Millis_TMR_ONESHOT_SHIFT));
 404:Generated_Source\PSoC4/Millis_TMR.c **** 
 405:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 406:Generated_Source\PSoC4/Millis_TMR.c **** }
 407:Generated_Source\PSoC4/Millis_TMR.c **** 
 408:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 9


 409:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 410:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMMode
 411:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 412:Generated_Source\PSoC4/Millis_TMR.c **** *
 413:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 414:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the control register that determines what mode of operation the PWM
 415:Generated_Source\PSoC4/Millis_TMR.c **** *  output lines are driven in.  There is a setting for what to do on a
 416:Generated_Source\PSoC4/Millis_TMR.c **** *  comparison match (CC_MATCH), on an overflow (OVERFLOW) and on an underflow
 417:Generated_Source\PSoC4/Millis_TMR.c **** *  (UNDERFLOW).  The value for each of the three must be ORed together to form
 418:Generated_Source\PSoC4/Millis_TMR.c **** *  the mode.
 419:Generated_Source\PSoC4/Millis_TMR.c **** *
 420:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 421:Generated_Source\PSoC4/Millis_TMR.c **** *  modeMask: A combination of three mode settings.  Mask must include a value
 422:Generated_Source\PSoC4/Millis_TMR.c **** *  for each of the three or use one of the preconfigured PWM settings.
 423:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 424:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_SET        - Set on comparison match
 425:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_CLEAR      - Clear on comparison match
 426:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_INVERT     - Invert on comparison match
 427:Generated_Source\PSoC4/Millis_TMR.c **** *     - CC_MATCH_NO_CHANGE  - No change on comparison match
 428:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_SET         - Set on overflow
 429:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_CLEAR       - Clear on  overflow
 430:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_INVERT      - Invert on overflow
 431:Generated_Source\PSoC4/Millis_TMR.c **** *     - OVERLOW_NO_CHANGE   - No change on overflow
 432:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_SET       - Set on underflow
 433:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_CLEAR     - Clear on underflow
 434:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_INVERT    - Invert on underflow
 435:Generated_Source\PSoC4/Millis_TMR.c **** *     - UNDERFLOW_NO_CHANGE - No change on underflow
 436:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_LEFT       - Setting for left aligned PWM.  Should be combined
 437:Generated_Source\PSoC4/Millis_TMR.c **** *                             with up counting mode
 438:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_RIGHT      - Setting for right aligned PWM.  Should be combined
 439:Generated_Source\PSoC4/Millis_TMR.c **** *                             with down counting mode
 440:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_CENTER     - Setting for center aligned PWM.  Should be
 441:Generated_Source\PSoC4/Millis_TMR.c **** *                             combined with up/down 0 mode
 442:Generated_Source\PSoC4/Millis_TMR.c **** *     - PWM_MODE_ASYM       - Setting for asymmetric PWM.  Should be combined
 443:Generated_Source\PSoC4/Millis_TMR.c **** *                             with up/down 1 mode
 444:Generated_Source\PSoC4/Millis_TMR.c **** *
 445:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 446:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 447:Generated_Source\PSoC4/Millis_TMR.c **** *
 448:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 449:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMMode(uint32 modeMask)
 450:Generated_Source\PSoC4/Millis_TMR.c **** {
 451:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL2_REG = (modeMask & Millis_TMR_6BIT_MASK);
 452:Generated_Source\PSoC4/Millis_TMR.c **** }
 453:Generated_Source\PSoC4/Millis_TMR.c **** 
 454:Generated_Source\PSoC4/Millis_TMR.c **** 
 455:Generated_Source\PSoC4/Millis_TMR.c **** 
 456:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 457:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMSyncKill
 458:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 459:Generated_Source\PSoC4/Millis_TMR.c **** *
 460:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 461:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the PWM kill signal (stop input)
 462:Generated_Source\PSoC4/Millis_TMR.c **** *  causes asynchronous or synchronous kill operation.  By default the kill
 463:Generated_Source\PSoC4/Millis_TMR.c **** *  operation is asynchronous.  This functionality is only applicable to the PWM
 464:Generated_Source\PSoC4/Millis_TMR.c **** *  and PWM with dead time modes.
 465:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 10


 466:Generated_Source\PSoC4/Millis_TMR.c **** *  For Synchronous mode the kill signal disables both the line and line_n
 467:Generated_Source\PSoC4/Millis_TMR.c **** *  signals until the next terminal count.
 468:Generated_Source\PSoC4/Millis_TMR.c **** *
 469:Generated_Source\PSoC4/Millis_TMR.c **** *  For Asynchronous mode the kill signal disables both the line and line_n
 470:Generated_Source\PSoC4/Millis_TMR.c **** *  signals when the kill signal is present.  This mode should only be used
 471:Generated_Source\PSoC4/Millis_TMR.c **** *  when the kill signal (stop input) is configured in the pass through mode
 472:Generated_Source\PSoC4/Millis_TMR.c **** *  (Level sensitive signal).
 473:Generated_Source\PSoC4/Millis_TMR.c **** 
 474:Generated_Source\PSoC4/Millis_TMR.c **** *
 475:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 476:Generated_Source\PSoC4/Millis_TMR.c **** *  syncKillEnable
 477:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 478:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Asynchronous
 479:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Synchronous
 480:Generated_Source\PSoC4/Millis_TMR.c **** *
 481:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 482:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 483:Generated_Source\PSoC4/Millis_TMR.c **** *
 484:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 485:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMSyncKill(uint32 syncKillEnable)
 486:Generated_Source\PSoC4/Millis_TMR.c **** {
 487:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 488:Generated_Source\PSoC4/Millis_TMR.c **** 
 489:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 490:Generated_Source\PSoC4/Millis_TMR.c **** 
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PWM_SYNC_KILL_MASK;
 492:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 493:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 494:Generated_Source\PSoC4/Millis_TMR.c **** 
 495:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 496:Generated_Source\PSoC4/Millis_TMR.c **** }
 497:Generated_Source\PSoC4/Millis_TMR.c **** 
 498:Generated_Source\PSoC4/Millis_TMR.c **** 
 499:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 500:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMStopOnKill
 501:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 502:Generated_Source\PSoC4/Millis_TMR.c **** *
 503:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 504:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the PWM kill signal (stop input)
 505:Generated_Source\PSoC4/Millis_TMR.c **** *  causes the PWM counter to stop.  By default the kill operation does not stop
 506:Generated_Source\PSoC4/Millis_TMR.c **** *  the counter.  This functionality is only applicable to the three PWM modes.
 507:Generated_Source\PSoC4/Millis_TMR.c **** *
 508:Generated_Source\PSoC4/Millis_TMR.c **** *
 509:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 510:Generated_Source\PSoC4/Millis_TMR.c **** *  stopOnKillEnable
 511:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 512:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Don't stop
 513:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Stop
 514:Generated_Source\PSoC4/Millis_TMR.c **** *
 515:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 516:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 517:Generated_Source\PSoC4/Millis_TMR.c **** *
 518:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 519:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMStopOnKill(uint32 stopOnKillEnable)
 520:Generated_Source\PSoC4/Millis_TMR.c **** {
 521:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 522:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 11


 523:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 524:Generated_Source\PSoC4/Millis_TMR.c **** 
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PWM_STOP_KILL_MASK;
 526:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 527:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 528:Generated_Source\PSoC4/Millis_TMR.c **** 
 529:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 530:Generated_Source\PSoC4/Millis_TMR.c **** }
 531:Generated_Source\PSoC4/Millis_TMR.c **** 
 532:Generated_Source\PSoC4/Millis_TMR.c **** 
 533:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 534:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMDeadTime
 535:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 536:Generated_Source\PSoC4/Millis_TMR.c **** *
 537:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 538:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the dead time control value.  This value delays the rising edge of
 539:Generated_Source\PSoC4/Millis_TMR.c **** *  both the line and line_n signals the designated number of cycles resulting
 540:Generated_Source\PSoC4/Millis_TMR.c **** *  in both signals being inactive for that many cycles.  This functionality is
 541:Generated_Source\PSoC4/Millis_TMR.c **** *  only applicable to the PWM in the dead time mode.
 542:Generated_Source\PSoC4/Millis_TMR.c **** 
 543:Generated_Source\PSoC4/Millis_TMR.c **** *
 544:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 545:Generated_Source\PSoC4/Millis_TMR.c **** *  Dead time to insert
 546:Generated_Source\PSoC4/Millis_TMR.c **** *   Values: 0 to 255
 547:Generated_Source\PSoC4/Millis_TMR.c **** *
 548:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 549:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 550:Generated_Source\PSoC4/Millis_TMR.c **** *
 551:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 552:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMDeadTime(uint32 deadTime)
 553:Generated_Source\PSoC4/Millis_TMR.c **** {
 554:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 555:Generated_Source\PSoC4/Millis_TMR.c **** 
 556:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 557:Generated_Source\PSoC4/Millis_TMR.c **** 
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_PRESCALER_MASK;
 559:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 560:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 561:Generated_Source\PSoC4/Millis_TMR.c **** 
 562:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 563:Generated_Source\PSoC4/Millis_TMR.c **** }
 564:Generated_Source\PSoC4/Millis_TMR.c **** 
 565:Generated_Source\PSoC4/Millis_TMR.c **** 
 566:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 567:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPWMInvert
 568:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 569:Generated_Source\PSoC4/Millis_TMR.c **** *
 570:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 571:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the bits that control whether the line and line_n outputs are
 572:Generated_Source\PSoC4/Millis_TMR.c **** *  inverted from their normal output values.  This functionality is only
 573:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable to the three PWM modes.
 574:Generated_Source\PSoC4/Millis_TMR.c **** *
 575:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 576:Generated_Source\PSoC4/Millis_TMR.c **** *  mask: Mask of outputs to invert.
 577:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 578:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_INVERT_LINE   - Inverts the line output
 579:Generated_Source\PSoC4/Millis_TMR.c **** *         - Millis_TMR_INVERT_LINE_N - Inverts the line_n output
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 12


 580:Generated_Source\PSoC4/Millis_TMR.c **** *
 581:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 582:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 583:Generated_Source\PSoC4/Millis_TMR.c **** *
 584:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 585:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPWMInvert(uint32 mask)
 586:Generated_Source\PSoC4/Millis_TMR.c **** {
 587:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 588:Generated_Source\PSoC4/Millis_TMR.c **** 
 589:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 590:Generated_Source\PSoC4/Millis_TMR.c **** 
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_INV_OUT_MASK;
 592:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
 593:Generated_Source\PSoC4/Millis_TMR.c **** 
 594:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 595:Generated_Source\PSoC4/Millis_TMR.c **** }
 596:Generated_Source\PSoC4/Millis_TMR.c **** 
 597:Generated_Source\PSoC4/Millis_TMR.c **** 
 598:Generated_Source\PSoC4/Millis_TMR.c **** 
 599:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 600:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCounter
 601:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 602:Generated_Source\PSoC4/Millis_TMR.c **** *
 603:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 604:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes a new 16bit counter value directly into the counter register, thus
 605:Generated_Source\PSoC4/Millis_TMR.c **** *  setting the counter (not the period) to the value written. It is not
 606:Generated_Source\PSoC4/Millis_TMR.c **** *  advised to write to this field when the counter is running.
 607:Generated_Source\PSoC4/Millis_TMR.c **** *
 608:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 609:Generated_Source\PSoC4/Millis_TMR.c **** *  count: value to write
 610:Generated_Source\PSoC4/Millis_TMR.c **** *
 611:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 612:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 613:Generated_Source\PSoC4/Millis_TMR.c **** *
 614:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 615:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCounter(uint32 count)
 616:Generated_Source\PSoC4/Millis_TMR.c **** {
 617:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COUNTER_REG = (count & Millis_TMR_16BIT_MASK);
 618:Generated_Source\PSoC4/Millis_TMR.c **** }
 619:Generated_Source\PSoC4/Millis_TMR.c **** 
 620:Generated_Source\PSoC4/Millis_TMR.c **** 
 621:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 622:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCounter
 623:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 624:Generated_Source\PSoC4/Millis_TMR.c **** *
 625:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 626:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the current counter value.
 627:Generated_Source\PSoC4/Millis_TMR.c **** *
 628:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 629:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 630:Generated_Source\PSoC4/Millis_TMR.c **** *
 631:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 632:Generated_Source\PSoC4/Millis_TMR.c **** *  Current counter value
 633:Generated_Source\PSoC4/Millis_TMR.c **** *
 634:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 635:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCounter(void)
 636:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 13


 637:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COUNTER_REG & Millis_TMR_16BIT_MASK);
 638:Generated_Source\PSoC4/Millis_TMR.c **** }
 639:Generated_Source\PSoC4/Millis_TMR.c **** 
 640:Generated_Source\PSoC4/Millis_TMR.c **** 
 641:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 642:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCounterMode
 643:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 644:Generated_Source\PSoC4/Millis_TMR.c **** *
 645:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 646:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the counter mode.  Applicable to all modes except Quadrature Decoder
 647:Generated_Source\PSoC4/Millis_TMR.c **** *  and the PWM with a pseudo random output.
 648:Generated_Source\PSoC4/Millis_TMR.c **** *
 649:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 650:Generated_Source\PSoC4/Millis_TMR.c **** *  counterMode: Enumerated counter type values
 651:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 652:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UP       - Counts up
 653:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_DOWN     - Counts down
 654:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UPDOWN0  - Counts up and down. Terminal count
 655:Generated_Source\PSoC4/Millis_TMR.c **** *                                         generated when counter reaches 0
 656:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_COUNT_UPDOWN1  - Counts up and down. Terminal count
 657:Generated_Source\PSoC4/Millis_TMR.c **** *                                         generated both when counter reaches 0
 658:Generated_Source\PSoC4/Millis_TMR.c **** *                                         and period
 659:Generated_Source\PSoC4/Millis_TMR.c **** *
 660:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 661:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 662:Generated_Source\PSoC4/Millis_TMR.c **** *
 663:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 664:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCounterMode(uint32 counterMode)
 665:Generated_Source\PSoC4/Millis_TMR.c **** {
 666:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 667:Generated_Source\PSoC4/Millis_TMR.c **** 
 668:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 669:Generated_Source\PSoC4/Millis_TMR.c **** 
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_UPDOWN_MASK;
 671:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 672:Generated_Source\PSoC4/Millis_TMR.c **** 
 673:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 674:Generated_Source\PSoC4/Millis_TMR.c **** }
 675:Generated_Source\PSoC4/Millis_TMR.c **** 
 676:Generated_Source\PSoC4/Millis_TMR.c **** 
 677:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 678:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WritePeriod
 679:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 680:Generated_Source\PSoC4/Millis_TMR.c **** *
 681:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 682:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit period register with the new period value.
 683:Generated_Source\PSoC4/Millis_TMR.c **** *  To cause the counter to count for N cycles this register should be written
 684:Generated_Source\PSoC4/Millis_TMR.c **** *  with N-1 (counts from 0 to period inclusive).
 685:Generated_Source\PSoC4/Millis_TMR.c **** *
 686:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 687:Generated_Source\PSoC4/Millis_TMR.c **** *  period: Period value
 688:Generated_Source\PSoC4/Millis_TMR.c **** *
 689:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 690:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 691:Generated_Source\PSoC4/Millis_TMR.c **** *
 692:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 693:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WritePeriod(uint32 period)
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 14


 694:Generated_Source\PSoC4/Millis_TMR.c **** {
 695:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_REG = (period & Millis_TMR_16BIT_MASK);
 696:Generated_Source\PSoC4/Millis_TMR.c **** }
 697:Generated_Source\PSoC4/Millis_TMR.c **** 
 698:Generated_Source\PSoC4/Millis_TMR.c **** 
 699:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 700:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadPeriod
 701:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 702:Generated_Source\PSoC4/Millis_TMR.c **** *
 703:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 704:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the 16 bit period register.
 705:Generated_Source\PSoC4/Millis_TMR.c **** *
 706:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 707:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 708:Generated_Source\PSoC4/Millis_TMR.c **** *
 709:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 710:Generated_Source\PSoC4/Millis_TMR.c **** *  Period value
 711:Generated_Source\PSoC4/Millis_TMR.c **** *
 712:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 713:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadPeriod(void)
 714:Generated_Source\PSoC4/Millis_TMR.c **** {
 715:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_REG & Millis_TMR_16BIT_MASK);
 716:Generated_Source\PSoC4/Millis_TMR.c **** }
 717:Generated_Source\PSoC4/Millis_TMR.c **** 
 718:Generated_Source\PSoC4/Millis_TMR.c **** 
 719:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 720:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCompareSwap
 721:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 722:Generated_Source\PSoC4/Millis_TMR.c **** *
 723:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 724:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the compare registers are
 725:Generated_Source\PSoC4/Millis_TMR.c **** *  swapped. When enabled in the Timer/Counter mode(without capture) the swap
 726:Generated_Source\PSoC4/Millis_TMR.c **** *  occurs at a TC event. In the PWM mode the swap occurs at the next TC event
 727:Generated_Source\PSoC4/Millis_TMR.c **** *  following a hardware switch event.
 728:Generated_Source\PSoC4/Millis_TMR.c **** *
 729:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 730:Generated_Source\PSoC4/Millis_TMR.c **** *  swapEnable
 731:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 732:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Disable swap
 733:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable swap
 734:Generated_Source\PSoC4/Millis_TMR.c **** *
 735:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 736:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 737:Generated_Source\PSoC4/Millis_TMR.c **** *
 738:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 739:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCompareSwap(uint32 swapEnable)
 740:Generated_Source\PSoC4/Millis_TMR.c **** {
 741:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 742:Generated_Source\PSoC4/Millis_TMR.c **** 
 743:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 744:Generated_Source\PSoC4/Millis_TMR.c **** 
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_RELOAD_CC_MASK;
 746:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 747:Generated_Source\PSoC4/Millis_TMR.c **** 
 748:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 749:Generated_Source\PSoC4/Millis_TMR.c **** }
 750:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 15


 751:Generated_Source\PSoC4/Millis_TMR.c **** 
 752:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 753:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WritePeriodBuf
 754:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 755:Generated_Source\PSoC4/Millis_TMR.c **** *
 756:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 757:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit period buf register with the new period value.
 758:Generated_Source\PSoC4/Millis_TMR.c **** *
 759:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 760:Generated_Source\PSoC4/Millis_TMR.c **** *  periodBuf: Period value
 761:Generated_Source\PSoC4/Millis_TMR.c **** *
 762:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 763:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 764:Generated_Source\PSoC4/Millis_TMR.c **** *
 765:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 766:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WritePeriodBuf(uint32 periodBuf)
 767:Generated_Source\PSoC4/Millis_TMR.c **** {
 768:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_BUF_REG = (periodBuf & Millis_TMR_16BIT_MASK);
 769:Generated_Source\PSoC4/Millis_TMR.c **** }
 770:Generated_Source\PSoC4/Millis_TMR.c **** 
 771:Generated_Source\PSoC4/Millis_TMR.c **** 
 772:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 773:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadPeriodBuf
 774:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 775:Generated_Source\PSoC4/Millis_TMR.c **** *
 776:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 777:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the 16 bit period buf register.
 778:Generated_Source\PSoC4/Millis_TMR.c **** *
 779:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 780:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 781:Generated_Source\PSoC4/Millis_TMR.c **** *
 782:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 783:Generated_Source\PSoC4/Millis_TMR.c **** *  Period value
 784:Generated_Source\PSoC4/Millis_TMR.c **** *
 785:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 786:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadPeriodBuf(void)
 787:Generated_Source\PSoC4/Millis_TMR.c **** {
 788:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_BUF_REG & Millis_TMR_16BIT_MASK);
 789:Generated_Source\PSoC4/Millis_TMR.c **** }
 790:Generated_Source\PSoC4/Millis_TMR.c **** 
 791:Generated_Source\PSoC4/Millis_TMR.c **** 
 792:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 793:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetPeriodSwap
 794:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 795:Generated_Source\PSoC4/Millis_TMR.c **** *
 796:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 797:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the register that controls whether the period registers are
 798:Generated_Source\PSoC4/Millis_TMR.c **** *  swapped. When enabled in Timer/Counter mode the swap occurs at a TC event.
 799:Generated_Source\PSoC4/Millis_TMR.c **** *  In the PWM mode the swap occurs at the next TC event following a hardware
 800:Generated_Source\PSoC4/Millis_TMR.c **** *  switch event.
 801:Generated_Source\PSoC4/Millis_TMR.c **** *
 802:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 803:Generated_Source\PSoC4/Millis_TMR.c **** *  swapEnable
 804:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
 805:Generated_Source\PSoC4/Millis_TMR.c **** *     - 0 - Disable swap
 806:Generated_Source\PSoC4/Millis_TMR.c **** *     - 1 - Enable swap
 807:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 16


 808:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 809:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 810:Generated_Source\PSoC4/Millis_TMR.c **** *
 811:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 812:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetPeriodSwap(uint32 swapEnable)
 813:Generated_Source\PSoC4/Millis_TMR.c **** {
 814:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 815:Generated_Source\PSoC4/Millis_TMR.c **** 
 816:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
 817:Generated_Source\PSoC4/Millis_TMR.c **** 
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG &= (uint32)~Millis_TMR_RELOAD_PERIOD_MASK;
 819:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 820:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 821:Generated_Source\PSoC4/Millis_TMR.c **** 
 822:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 823:Generated_Source\PSoC4/Millis_TMR.c **** }
 824:Generated_Source\PSoC4/Millis_TMR.c **** 
 825:Generated_Source\PSoC4/Millis_TMR.c **** 
 826:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 827:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCompare
 828:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 829:Generated_Source\PSoC4/Millis_TMR.c **** *
 830:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 831:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit compare register with the new compare value. Not
 832:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable for Timer/Counter with Capture or in Quadrature Decoder modes.
 833:Generated_Source\PSoC4/Millis_TMR.c **** *
 834:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 835:Generated_Source\PSoC4/Millis_TMR.c **** *  compare: Compare value
 836:Generated_Source\PSoC4/Millis_TMR.c **** *
 837:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 838:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 839:Generated_Source\PSoC4/Millis_TMR.c **** *
 840:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 841:Generated_Source\PSoC4/Millis_TMR.c **** *  It is not recommended to use the value equal to "0" or equal to 
 842:Generated_Source\PSoC4/Millis_TMR.c **** *  "period value" in Center or Asymmetric align PWM modes on the 
 843:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4100/PSoC 4200 devices.
 844:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices write the 16 bit compare register with the decremented 
 845:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Up counting mode (except 0x0u), and the incremented 
 846:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Down counting mode (except 0xFFFFu).
 847:Generated_Source\PSoC4/Millis_TMR.c **** *
 848:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 849:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCompare(uint32 compare)
 850:Generated_Source\PSoC4/Millis_TMR.c **** {
 851:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 852:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 853:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 854:Generated_Source\PSoC4/Millis_TMR.c **** 
 855:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 856:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 857:Generated_Source\PSoC4/Millis_TMR.c **** 
 858:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0xFFFFu != compare))
 859:Generated_Source\PSoC4/Millis_TMR.c ****         {
 860:Generated_Source\PSoC4/Millis_TMR.c ****             compare++;
 861:Generated_Source\PSoC4/Millis_TMR.c ****         }
 862:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0u != compare))
 863:Generated_Source\PSoC4/Millis_TMR.c ****         {
 864:Generated_Source\PSoC4/Millis_TMR.c ****             compare--;
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 17


 865:Generated_Source\PSoC4/Millis_TMR.c ****         }
 866:Generated_Source\PSoC4/Millis_TMR.c ****         else
 867:Generated_Source\PSoC4/Millis_TMR.c ****         {
 868:Generated_Source\PSoC4/Millis_TMR.c ****         }
 869:Generated_Source\PSoC4/Millis_TMR.c ****         
 870:Generated_Source\PSoC4/Millis_TMR.c ****     
 871:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 872:Generated_Source\PSoC4/Millis_TMR.c ****     
 873:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMP_CAP_REG = (compare & Millis_TMR_16BIT_MASK);
 874:Generated_Source\PSoC4/Millis_TMR.c **** }
 875:Generated_Source\PSoC4/Millis_TMR.c **** 
 876:Generated_Source\PSoC4/Millis_TMR.c **** 
 877:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 878:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCompare
 879:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 880:Generated_Source\PSoC4/Millis_TMR.c **** *
 881:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 882:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the compare register. Not applicable for Timer/Counter with Capture
 883:Generated_Source\PSoC4/Millis_TMR.c **** *  or in Quadrature Decoder modes.
 884:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 885:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 886:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 887:Generated_Source\PSoC4/Millis_TMR.c **** *
 888:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 889:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 890:Generated_Source\PSoC4/Millis_TMR.c **** *
 891:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 892:Generated_Source\PSoC4/Millis_TMR.c **** *  Compare value
 893:Generated_Source\PSoC4/Millis_TMR.c **** *
 894:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 895:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 896:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 897:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 898:Generated_Source\PSoC4/Millis_TMR.c **** *
 899:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 900:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCompare(void)
 901:Generated_Source\PSoC4/Millis_TMR.c **** {
 902:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 903:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 904:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 regVal;
 905:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 906:Generated_Source\PSoC4/Millis_TMR.c **** 
 907:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 908:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 909:Generated_Source\PSoC4/Millis_TMR.c ****         
 910:Generated_Source\PSoC4/Millis_TMR.c ****         regVal = Millis_TMR_COMP_CAP_REG;
 911:Generated_Source\PSoC4/Millis_TMR.c ****         
 912:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0u != regVal))
 913:Generated_Source\PSoC4/Millis_TMR.c ****         {
 914:Generated_Source\PSoC4/Millis_TMR.c ****             regVal--;
 915:Generated_Source\PSoC4/Millis_TMR.c ****         }
 916:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0xFFFFu != regVal))
 917:Generated_Source\PSoC4/Millis_TMR.c ****         {
 918:Generated_Source\PSoC4/Millis_TMR.c ****             regVal++;
 919:Generated_Source\PSoC4/Millis_TMR.c ****         }
 920:Generated_Source\PSoC4/Millis_TMR.c ****         else
 921:Generated_Source\PSoC4/Millis_TMR.c ****         {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 18


 922:Generated_Source\PSoC4/Millis_TMR.c ****         }
 923:Generated_Source\PSoC4/Millis_TMR.c **** 
 924:Generated_Source\PSoC4/Millis_TMR.c ****         return (regVal & Millis_TMR_16BIT_MASK);
 925:Generated_Source\PSoC4/Millis_TMR.c ****     #else
 926:Generated_Source\PSoC4/Millis_TMR.c ****         return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
 927:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 928:Generated_Source\PSoC4/Millis_TMR.c **** }
 929:Generated_Source\PSoC4/Millis_TMR.c **** 
 930:Generated_Source\PSoC4/Millis_TMR.c **** 
 931:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 932:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_WriteCompareBuf
 933:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 934:Generated_Source\PSoC4/Millis_TMR.c **** *
 935:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 936:Generated_Source\PSoC4/Millis_TMR.c **** *  Writes the 16 bit compare buffer register with the new compare value. Not
 937:Generated_Source\PSoC4/Millis_TMR.c **** *  applicable for Timer/Counter with Capture or in Quadrature Decoder modes.
 938:Generated_Source\PSoC4/Millis_TMR.c **** *
 939:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 940:Generated_Source\PSoC4/Millis_TMR.c **** *  compareBuf: Compare value
 941:Generated_Source\PSoC4/Millis_TMR.c **** *
 942:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 943:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 944:Generated_Source\PSoC4/Millis_TMR.c **** *
 945:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 946:Generated_Source\PSoC4/Millis_TMR.c **** *  It is not recommended to use the value equal to "0" or equal to 
 947:Generated_Source\PSoC4/Millis_TMR.c **** *  "period value" in Center or Asymmetric align PWM modes on the 
 948:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4100/PSoC 4200 devices.
 949:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices write the 16 bit compare register with the decremented 
 950:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Up counting mode (except 0x0u), and the incremented 
 951:Generated_Source\PSoC4/Millis_TMR.c **** *  compare value in the Down counting mode (except 0xFFFFu).
 952:Generated_Source\PSoC4/Millis_TMR.c **** *
 953:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
 954:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_WriteCompareBuf(uint32 compareBuf)
 955:Generated_Source\PSoC4/Millis_TMR.c **** {
 956:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 957:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
 958:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 959:Generated_Source\PSoC4/Millis_TMR.c **** 
 960:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 961:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
 962:Generated_Source\PSoC4/Millis_TMR.c **** 
 963:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0xFFFFu != compareBuf))
 964:Generated_Source\PSoC4/Millis_TMR.c ****         {
 965:Generated_Source\PSoC4/Millis_TMR.c ****             compareBuf++;
 966:Generated_Source\PSoC4/Millis_TMR.c ****         }
 967:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0u != compareBuf))
 968:Generated_Source\PSoC4/Millis_TMR.c ****         {
 969:Generated_Source\PSoC4/Millis_TMR.c ****             compareBuf --;
 970:Generated_Source\PSoC4/Millis_TMR.c ****         }
 971:Generated_Source\PSoC4/Millis_TMR.c ****         else
 972:Generated_Source\PSoC4/Millis_TMR.c ****         {
 973:Generated_Source\PSoC4/Millis_TMR.c ****         }
 974:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
 975:Generated_Source\PSoC4/Millis_TMR.c ****     
 976:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMP_CAP_BUF_REG = (compareBuf & Millis_TMR_16BIT_MASK);
 977:Generated_Source\PSoC4/Millis_TMR.c **** }
 978:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 19


 979:Generated_Source\PSoC4/Millis_TMR.c **** 
 980:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
 981:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCompareBuf
 982:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
 983:Generated_Source\PSoC4/Millis_TMR.c **** *
 984:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
 985:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the compare buffer register. Not applicable for Timer/Counter with
 986:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture or in Quadrature Decoder modes.
 987:Generated_Source\PSoC4/Millis_TMR.c **** *
 988:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
 989:Generated_Source\PSoC4/Millis_TMR.c **** *  None
 990:Generated_Source\PSoC4/Millis_TMR.c **** *
 991:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
 992:Generated_Source\PSoC4/Millis_TMR.c **** *  Compare buffer value
 993:Generated_Source\PSoC4/Millis_TMR.c **** *
 994:Generated_Source\PSoC4/Millis_TMR.c **** * Note:
 995:Generated_Source\PSoC4/Millis_TMR.c **** *  PSoC 4000 devices read the incremented compare register value in the 
 996:Generated_Source\PSoC4/Millis_TMR.c **** *  Up counting mode (except 0xFFFFu), and the decremented value in the 
 997:Generated_Source\PSoC4/Millis_TMR.c **** *  Down counting mode (except 0x0u).
 998:Generated_Source\PSoC4/Millis_TMR.c **** *
 999:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1000:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCompareBuf(void)
1001:Generated_Source\PSoC4/Millis_TMR.c **** {
1002:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
1003:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 currentMode;
1004:Generated_Source\PSoC4/Millis_TMR.c ****         uint32 regVal;
1005:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
1006:Generated_Source\PSoC4/Millis_TMR.c **** 
1007:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
1008:Generated_Source\PSoC4/Millis_TMR.c ****         currentMode = ((Millis_TMR_CONTROL_REG & Millis_TMR_UPDOWN_MASK) >> Millis_TMR_UPDOWN_SHIFT
1009:Generated_Source\PSoC4/Millis_TMR.c **** 
1010:Generated_Source\PSoC4/Millis_TMR.c ****         regVal = Millis_TMR_COMP_CAP_BUF_REG;
1011:Generated_Source\PSoC4/Millis_TMR.c ****         
1012:Generated_Source\PSoC4/Millis_TMR.c ****         if (((uint32)Millis_TMR__COUNT_DOWN == currentMode) && (0u != regVal))
1013:Generated_Source\PSoC4/Millis_TMR.c ****         {
1014:Generated_Source\PSoC4/Millis_TMR.c ****             regVal--;
1015:Generated_Source\PSoC4/Millis_TMR.c ****         }
1016:Generated_Source\PSoC4/Millis_TMR.c ****         else if (((uint32)Millis_TMR__COUNT_UP == currentMode) && (0xFFFFu != regVal))
1017:Generated_Source\PSoC4/Millis_TMR.c ****         {
1018:Generated_Source\PSoC4/Millis_TMR.c ****             regVal++;
1019:Generated_Source\PSoC4/Millis_TMR.c ****         }
1020:Generated_Source\PSoC4/Millis_TMR.c ****         else
1021:Generated_Source\PSoC4/Millis_TMR.c ****         {
1022:Generated_Source\PSoC4/Millis_TMR.c ****         }
1023:Generated_Source\PSoC4/Millis_TMR.c **** 
1024:Generated_Source\PSoC4/Millis_TMR.c ****         return (regVal & Millis_TMR_16BIT_MASK);
1025:Generated_Source\PSoC4/Millis_TMR.c ****     #else
1026:Generated_Source\PSoC4/Millis_TMR.c ****         return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
1027:Generated_Source\PSoC4/Millis_TMR.c ****     #endif /* (Millis_TMR_CY_TCPWM_4000) */
1028:Generated_Source\PSoC4/Millis_TMR.c **** }
1029:Generated_Source\PSoC4/Millis_TMR.c **** 
1030:Generated_Source\PSoC4/Millis_TMR.c **** 
1031:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1032:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCapture
1033:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1034:Generated_Source\PSoC4/Millis_TMR.c **** *
1035:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 20


1036:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the captured counter value. This API is applicable only for
1037:Generated_Source\PSoC4/Millis_TMR.c **** *  Timer/Counter with the capture mode and Quadrature Decoder modes.
1038:Generated_Source\PSoC4/Millis_TMR.c **** *
1039:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1040:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1041:Generated_Source\PSoC4/Millis_TMR.c **** *
1042:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1043:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture value
1044:Generated_Source\PSoC4/Millis_TMR.c **** *
1045:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1046:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCapture(void)
1047:Generated_Source\PSoC4/Millis_TMR.c **** {
1048:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
1049:Generated_Source\PSoC4/Millis_TMR.c **** }
1050:Generated_Source\PSoC4/Millis_TMR.c **** 
1051:Generated_Source\PSoC4/Millis_TMR.c **** 
1052:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1053:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadCaptureBuf
1054:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1055:Generated_Source\PSoC4/Millis_TMR.c **** *
1056:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1057:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the capture buffer register. This API is applicable only for
1058:Generated_Source\PSoC4/Millis_TMR.c **** *  Timer/Counter with the capture mode and Quadrature Decoder modes.
1059:Generated_Source\PSoC4/Millis_TMR.c **** *
1060:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1061:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1062:Generated_Source\PSoC4/Millis_TMR.c **** *
1063:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1064:Generated_Source\PSoC4/Millis_TMR.c **** *  Capture buffer value
1065:Generated_Source\PSoC4/Millis_TMR.c **** *
1066:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1067:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadCaptureBuf(void)
1068:Generated_Source\PSoC4/Millis_TMR.c **** {
1069:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
1070:Generated_Source\PSoC4/Millis_TMR.c **** }
1071:Generated_Source\PSoC4/Millis_TMR.c **** 
1072:Generated_Source\PSoC4/Millis_TMR.c **** 
1073:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1074:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCaptureMode
1075:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1076:Generated_Source\PSoC4/Millis_TMR.c **** *
1077:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1078:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the capture trigger mode. For PWM mode this is the switch input.
1079:Generated_Source\PSoC4/Millis_TMR.c **** *  This input is not applicable to the Timer/Counter without Capture and
1080:Generated_Source\PSoC4/Millis_TMR.c **** *  Quadrature Decoder modes.
1081:Generated_Source\PSoC4/Millis_TMR.c **** *
1082:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1083:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1084:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1085:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1086:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1087:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1088:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1089:Generated_Source\PSoC4/Millis_TMR.c **** *
1090:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1091:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1092:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 21


1093:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1094:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCaptureMode(uint32 triggerMode)
1095:Generated_Source\PSoC4/Millis_TMR.c **** {
1096:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1097:Generated_Source\PSoC4/Millis_TMR.c **** 
1098:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1099:Generated_Source\PSoC4/Millis_TMR.c **** 
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_CAPTURE_MASK;
1101:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
1102:Generated_Source\PSoC4/Millis_TMR.c **** 
1103:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1104:Generated_Source\PSoC4/Millis_TMR.c **** }
1105:Generated_Source\PSoC4/Millis_TMR.c **** 
1106:Generated_Source\PSoC4/Millis_TMR.c **** 
1107:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1108:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetReloadMode
1109:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1110:Generated_Source\PSoC4/Millis_TMR.c **** *
1111:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1112:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the reload trigger mode. For Quadrature Decoder mode this is the index
1113:Generated_Source\PSoC4/Millis_TMR.c **** *  input.
1114:Generated_Source\PSoC4/Millis_TMR.c **** *
1115:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1116:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1117:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1118:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1119:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1120:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1121:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1122:Generated_Source\PSoC4/Millis_TMR.c **** *
1123:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1124:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1125:Generated_Source\PSoC4/Millis_TMR.c **** *
1126:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1127:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetReloadMode(uint32 triggerMode)
1128:Generated_Source\PSoC4/Millis_TMR.c **** {
1129:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1130:Generated_Source\PSoC4/Millis_TMR.c **** 
1131:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1132:Generated_Source\PSoC4/Millis_TMR.c **** 
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_RELOAD_MASK;
1134:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
1135:Generated_Source\PSoC4/Millis_TMR.c **** 
1136:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1137:Generated_Source\PSoC4/Millis_TMR.c **** }
1138:Generated_Source\PSoC4/Millis_TMR.c **** 
1139:Generated_Source\PSoC4/Millis_TMR.c **** 
1140:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1141:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetStartMode
1142:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1143:Generated_Source\PSoC4/Millis_TMR.c **** *
1144:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1145:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the start trigger mode. For Quadrature Decoder mode this is the
1146:Generated_Source\PSoC4/Millis_TMR.c **** *  phiB input.
1147:Generated_Source\PSoC4/Millis_TMR.c **** *
1148:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1149:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 22


1150:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1151:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1152:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1153:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1154:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1155:Generated_Source\PSoC4/Millis_TMR.c **** *
1156:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1157:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1158:Generated_Source\PSoC4/Millis_TMR.c **** *
1159:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1160:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetStartMode(uint32 triggerMode)
1161:Generated_Source\PSoC4/Millis_TMR.c **** {
1162:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1163:Generated_Source\PSoC4/Millis_TMR.c **** 
1164:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1165:Generated_Source\PSoC4/Millis_TMR.c **** 
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_START_MASK;
1167:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
1168:Generated_Source\PSoC4/Millis_TMR.c **** 
1169:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1170:Generated_Source\PSoC4/Millis_TMR.c **** }
1171:Generated_Source\PSoC4/Millis_TMR.c **** 
1172:Generated_Source\PSoC4/Millis_TMR.c **** 
1173:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1174:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetStopMode
1175:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1176:Generated_Source\PSoC4/Millis_TMR.c **** *
1177:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1178:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the stop trigger mode. For PWM mode this is the kill input.
1179:Generated_Source\PSoC4/Millis_TMR.c **** *
1180:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1181:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1182:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1183:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1184:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1185:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1186:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1187:Generated_Source\PSoC4/Millis_TMR.c **** *
1188:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1189:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1190:Generated_Source\PSoC4/Millis_TMR.c **** *
1191:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1192:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetStopMode(uint32 triggerMode)
1193:Generated_Source\PSoC4/Millis_TMR.c **** {
1194:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1195:Generated_Source\PSoC4/Millis_TMR.c **** 
1196:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1197:Generated_Source\PSoC4/Millis_TMR.c **** 
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_STOP_MASK;
1199:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
1200:Generated_Source\PSoC4/Millis_TMR.c **** 
1201:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1202:Generated_Source\PSoC4/Millis_TMR.c **** }
1203:Generated_Source\PSoC4/Millis_TMR.c **** 
1204:Generated_Source\PSoC4/Millis_TMR.c **** 
1205:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1206:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetCountMode
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 23


1207:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1208:Generated_Source\PSoC4/Millis_TMR.c **** *
1209:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1210:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the count trigger mode. For Quadrature Decoder mode this is the phiA
1211:Generated_Source\PSoC4/Millis_TMR.c **** *  input.
1212:Generated_Source\PSoC4/Millis_TMR.c **** *
1213:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1214:Generated_Source\PSoC4/Millis_TMR.c **** *  triggerMode: Enumerated trigger mode value
1215:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1216:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_LEVEL     - Level
1217:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_RISING    - Rising edge
1218:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_FALLING   - Falling edge
1219:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_TRIG_BOTH      - Both rising and falling edge
1220:Generated_Source\PSoC4/Millis_TMR.c **** *
1221:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1222:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1223:Generated_Source\PSoC4/Millis_TMR.c **** *
1224:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1225:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetCountMode(uint32 triggerMode)
1226:Generated_Source\PSoC4/Millis_TMR.c **** {
1227:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1228:Generated_Source\PSoC4/Millis_TMR.c **** 
1229:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1230:Generated_Source\PSoC4/Millis_TMR.c **** 
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG &= (uint32)~Millis_TMR_COUNT_MASK;
1232:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
1233:Generated_Source\PSoC4/Millis_TMR.c **** 
1234:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1235:Generated_Source\PSoC4/Millis_TMR.c **** }
1236:Generated_Source\PSoC4/Millis_TMR.c **** 
1237:Generated_Source\PSoC4/Millis_TMR.c **** 
1238:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1239:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_TriggerCommand
1240:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1241:Generated_Source\PSoC4/Millis_TMR.c **** *
1242:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1243:Generated_Source\PSoC4/Millis_TMR.c **** *  Triggers the designated command to occur on the designated TCPWM instances.
1244:Generated_Source\PSoC4/Millis_TMR.c **** *  The mask can be used to apply this command simultaneously to more than one
1245:Generated_Source\PSoC4/Millis_TMR.c **** *  instance.  This allows multiple TCPWM instances to be synchronized.
1246:Generated_Source\PSoC4/Millis_TMR.c **** *
1247:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1248:Generated_Source\PSoC4/Millis_TMR.c **** *  mask: A combination of mask bits for each instance of the TCPWM that the
1249:Generated_Source\PSoC4/Millis_TMR.c **** *        command should apply to.  This function from one instance can be used
1250:Generated_Source\PSoC4/Millis_TMR.c **** *        to apply the command to any of the instances in the design.
1251:Generated_Source\PSoC4/Millis_TMR.c **** *        The mask value for a specific instance is available with the MASK
1252:Generated_Source\PSoC4/Millis_TMR.c **** *        define.
1253:Generated_Source\PSoC4/Millis_TMR.c **** *  command: Enumerated command values. Capture command only applicable for
1254:Generated_Source\PSoC4/Millis_TMR.c **** *           Timer/Counter with Capture and PWM modes.
1255:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1256:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_CAPTURE    - Trigger Capture/Switch command
1257:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_RELOAD     - Trigger Reload/Index command
1258:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_STOP       - Trigger Stop/Kill command
1259:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_CMD_START      - Trigger Start/phiB command
1260:Generated_Source\PSoC4/Millis_TMR.c **** *
1261:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1262:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1263:Generated_Source\PSoC4/Millis_TMR.c **** *
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 24


1264:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1265:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_TriggerCommand(uint32 mask, uint32 command)
1266:Generated_Source\PSoC4/Millis_TMR.c **** {
1267:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
1268:Generated_Source\PSoC4/Millis_TMR.c **** 
1269:Generated_Source\PSoC4/Millis_TMR.c ****     enableInterrupts = CyEnterCriticalSection();
1270:Generated_Source\PSoC4/Millis_TMR.c **** 
1271:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COMMAND_REG = ((uint32)(mask << command));
1272:Generated_Source\PSoC4/Millis_TMR.c **** 
1273:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
1274:Generated_Source\PSoC4/Millis_TMR.c **** }
1275:Generated_Source\PSoC4/Millis_TMR.c **** 
1276:Generated_Source\PSoC4/Millis_TMR.c **** 
1277:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1278:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ReadStatus
1279:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1280:Generated_Source\PSoC4/Millis_TMR.c **** *
1281:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1282:Generated_Source\PSoC4/Millis_TMR.c **** *  Reads the status of the Millis_TMR.
1283:Generated_Source\PSoC4/Millis_TMR.c **** *
1284:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1285:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1286:Generated_Source\PSoC4/Millis_TMR.c **** *
1287:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1288:Generated_Source\PSoC4/Millis_TMR.c **** *  Status
1289:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1290:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_STATUS_DOWN    - Set if counting down
1291:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_STATUS_RUNNING - Set if counter is running
1292:Generated_Source\PSoC4/Millis_TMR.c **** *
1293:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1294:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_ReadStatus(void)
1295:Generated_Source\PSoC4/Millis_TMR.c **** {
1296:Generated_Source\PSoC4/Millis_TMR.c ****     return ((Millis_TMR_STATUS_REG >> Millis_TMR_RUNNING_STATUS_SHIFT) |
1297:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
1298:Generated_Source\PSoC4/Millis_TMR.c **** }
1299:Generated_Source\PSoC4/Millis_TMR.c **** 
1300:Generated_Source\PSoC4/Millis_TMR.c **** 
1301:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1302:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetInterruptMode
1303:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1304:Generated_Source\PSoC4/Millis_TMR.c **** *
1305:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1306:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets the interrupt mask to control which interrupt
1307:Generated_Source\PSoC4/Millis_TMR.c **** *  requests generate the interrupt signal.
1308:Generated_Source\PSoC4/Millis_TMR.c **** *
1309:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1310:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of bits to be enabled
1311:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1312:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1313:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1314:Generated_Source\PSoC4/Millis_TMR.c **** *
1315:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1316:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1317:Generated_Source\PSoC4/Millis_TMR.c **** *
1318:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1319:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetInterruptMode(uint32 interruptMask)
1320:Generated_Source\PSoC4/Millis_TMR.c **** {
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 25


1321:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_MASK_REG =  interruptMask;
  48              		.loc 1 1321 0
  49 000e 074B     		ldr	r3, .L2+8
  50 0010 0B3A     		subs	r2, r2, #11
  51 0012 1A60     		str	r2, [r3]
  52              	.LVL1:
  53              	.LBE19:
  54              	.LBE18:
  55              	.LBB20:
  56              	.LBB21:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
  57              		.loc 1 695 0
  58 0014 064B     		ldr	r3, .L2+12
  59 0016 6332     		adds	r2, r2, #99
  60 0018 1A60     		str	r2, [r3]
  61              	.LVL2:
  62              	.LBE21:
  63              	.LBE20:
  64              	.LBB22:
  65              	.LBB23:
 617:Generated_Source\PSoC4/Millis_TMR.c **** }
  66              		.loc 1 617 0
  67 001a 0022     		movs	r2, #0
  68 001c 054B     		ldr	r3, .L2+16
  69 001e 1A60     		str	r2, [r3]
  70              	.LVL3:
  71              	.LBE23:
  72              	.LBE22:
 160:Generated_Source\PSoC4/Millis_TMR.c **** 
  73              		.loc 1 160 0
  74 0020 7047     		bx	lr
  75              	.L3:
  76 0022 C046     		.align	2
  77              	.L2:
  78 0024 80012040 		.word	1075839360
  79 0028 A4012040 		.word	1075839396
  80 002c B8012040 		.word	1075839416
  81 0030 94012040 		.word	1075839380
  82 0034 88012040 		.word	1075839368
  83              		.cfi_endproc
  84              	.LFE1:
  85              		.size	Millis_TMR_Init, .-Millis_TMR_Init
  86              		.section	.text.Millis_TMR_Enable,"ax",%progbits
  87              		.align	2
  88              		.global	Millis_TMR_Enable
  89              		.code	16
  90              		.thumb_func
  91              		.type	Millis_TMR_Enable, %function
  92              	Millis_TMR_Enable:
  93              	.LFB2:
 178:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
  94              		.loc 1 178 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 10B5     		push	{r4, lr}
  99              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 26


 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 181:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG |= Millis_TMR_MASK;
 102              		.loc 1 181 0
 103 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 104              	.LVL4:
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 105              		.loc 1 182 0
 106 0006 0423     		movs	r3, #4
 107 0008 074A     		ldr	r2, .L5
 203:Generated_Source\PSoC4/Millis_TMR.c **** 
 108              		.loc 1 203 0
 109              		@ sp needed
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 110              		.loc 1 182 0
 111 000a 1168     		ldr	r1, [r2]
 112 000c 0B43     		orrs	r3, r1
 113 000e 1360     		str	r3, [r2]
 183:Generated_Source\PSoC4/Millis_TMR.c **** 
 114              		.loc 1 183 0
 115 0010 FFF7FEFF 		bl	CyExitCriticalSection
 116              	.LVL5:
 117              	.LBB26:
 118              	.LBB27:
1269:Generated_Source\PSoC4/Millis_TMR.c **** 
 119              		.loc 1 1269 0
 120 0014 FFF7FEFF 		bl	CyEnterCriticalSection
 121              	.LVL6:
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 122              		.loc 1 1271 0
 123 0018 8022     		movs	r2, #128
 124 001a 044B     		ldr	r3, .L5+4
 125 001c D204     		lsls	r2, r2, #19
 126 001e 1A60     		str	r2, [r3]
1273:Generated_Source\PSoC4/Millis_TMR.c **** }
 127              		.loc 1 1273 0
 128 0020 FFF7FEFF 		bl	CyExitCriticalSection
 129              	.LVL7:
 130              	.LBE27:
 131              	.LBE26:
 203:Generated_Source\PSoC4/Millis_TMR.c **** 
 132              		.loc 1 203 0
 133 0024 10BD     		pop	{r4, pc}
 134              	.L6:
 135 0026 C046     		.align	2
 136              	.L5:
 137 0028 00002040 		.word	1075838976
 138 002c 08002040 		.word	1075838984
 139              		.cfi_endproc
 140              	.LFE2:
 141              		.size	Millis_TMR_Enable, .-Millis_TMR_Enable
 142              		.section	.text.Millis_TMR_Start,"ax",%progbits
 143              		.align	2
 144              		.global	Millis_TMR_Start
 145              		.code	16
 146              		.thumb_func
 147              		.type	Millis_TMR_Start, %function
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 27


 148              	Millis_TMR_Start:
 149              	.LFB3:
 231:Generated_Source\PSoC4/Millis_TMR.c ****     if (0u == Millis_TMR_initVar)
 150              		.loc 1 231 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 10B5     		push	{r4, lr}
 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 4, -8
 157              		.cfi_offset 14, -4
 232:Generated_Source\PSoC4/Millis_TMR.c ****     {
 158              		.loc 1 232 0
 159 0002 134B     		ldr	r3, .L10
 160 0004 1A78     		ldrb	r2, [r3]
 161 0006 002A     		cmp	r2, #0
 162 0008 0FD1     		bne	.L8
 163              	.LBB40:
 164              	.LBB41:
  58:Generated_Source\PSoC4/Millis_TMR.c ****         
 165              		.loc 1 58 0
 166 000a 8020     		movs	r0, #128
 167 000c 1149     		ldr	r1, .L10+4
 168 000e 8004     		lsls	r0, r0, #18
 169 0010 0860     		str	r0, [r1]
  61:Generated_Source\PSoC4/Millis_TMR.c ****     
 170              		.loc 1 61 0
 171 0012 0C20     		movs	r0, #12
 172 0014 1049     		ldr	r1, .L10+8
 173              	.LBB42:
 174              	.LBB43:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
 175              		.loc 1 695 0
 176 0016 6424     		movs	r4, #100
 177              	.LBE43:
 178              	.LBE42:
  61:Generated_Source\PSoC4/Millis_TMR.c ****     
 179              		.loc 1 61 0
 180 0018 0860     		str	r0, [r1]
 181              	.LVL8:
 182              	.LBB45:
 183              	.LBB46:
 184              		.loc 1 1321 0
 185 001a 0121     		movs	r1, #1
 186 001c 0F48     		ldr	r0, .L10+12
 187 001e 0160     		str	r1, [r0]
 188              	.LVL9:
 189              	.LBE46:
 190              	.LBE45:
 191              	.LBB47:
 192              	.LBB44:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
 193              		.loc 1 695 0
 194 0020 0F48     		ldr	r0, .L10+16
 195 0022 0460     		str	r4, [r0]
 196              	.LVL10:
 197              	.LBE44:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 28


 198              	.LBE47:
 199              	.LBB48:
 200              	.LBB49:
 617:Generated_Source\PSoC4/Millis_TMR.c **** }
 201              		.loc 1 617 0
 202 0024 0F48     		ldr	r0, .L10+20
 203 0026 0260     		str	r2, [r0]
 204              	.LVL11:
 205              	.LBE49:
 206              	.LBE48:
 207              	.LBE41:
 208              	.LBE40:
 235:Generated_Source\PSoC4/Millis_TMR.c ****     }
 209              		.loc 1 235 0
 210 0028 1970     		strb	r1, [r3]
 211              	.L8:
 212              	.LBB50:
 213              	.LBB51:
 181:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_BLOCK_CONTROL_REG |= Millis_TMR_MASK;
 214              		.loc 1 181 0
 215 002a FFF7FEFF 		bl	CyEnterCriticalSection
 216              	.LVL12:
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 217              		.loc 1 182 0
 218 002e 0423     		movs	r3, #4
 219 0030 0D4A     		ldr	r2, .L10+24
 220              	.LBE51:
 221              	.LBE50:
 239:Generated_Source\PSoC4/Millis_TMR.c **** 
 222              		.loc 1 239 0
 223              		@ sp needed
 224              	.LBB55:
 225              	.LBB54:
 182:Generated_Source\PSoC4/Millis_TMR.c ****     CyExitCriticalSection(enableInterrupts);
 226              		.loc 1 182 0
 227 0032 1168     		ldr	r1, [r2]
 228 0034 0B43     		orrs	r3, r1
 229 0036 1360     		str	r3, [r2]
 183:Generated_Source\PSoC4/Millis_TMR.c **** 
 230              		.loc 1 183 0
 231 0038 FFF7FEFF 		bl	CyExitCriticalSection
 232              	.LVL13:
 233              	.LBB52:
 234              	.LBB53:
1269:Generated_Source\PSoC4/Millis_TMR.c **** 
 235              		.loc 1 1269 0
 236 003c FFF7FEFF 		bl	CyEnterCriticalSection
 237              	.LVL14:
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 238              		.loc 1 1271 0
 239 0040 8022     		movs	r2, #128
 240 0042 0A4B     		ldr	r3, .L10+28
 241 0044 D204     		lsls	r2, r2, #19
 242 0046 1A60     		str	r2, [r3]
1273:Generated_Source\PSoC4/Millis_TMR.c **** }
 243              		.loc 1 1273 0
 244 0048 FFF7FEFF 		bl	CyExitCriticalSection
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 29


 245              	.LVL15:
 246              	.LBE53:
 247              	.LBE52:
 248              	.LBE54:
 249              	.LBE55:
 239:Generated_Source\PSoC4/Millis_TMR.c **** 
 250              		.loc 1 239 0
 251 004c 10BD     		pop	{r4, pc}
 252              	.L11:
 253 004e C046     		.align	2
 254              	.L10:
 255 0050 00000000 		.word	.LANCHOR0
 256 0054 80012040 		.word	1075839360
 257 0058 A4012040 		.word	1075839396
 258 005c B8012040 		.word	1075839416
 259 0060 94012040 		.word	1075839380
 260 0064 88012040 		.word	1075839368
 261 0068 00002040 		.word	1075838976
 262 006c 08002040 		.word	1075838984
 263              		.cfi_endproc
 264              	.LFE3:
 265              		.size	Millis_TMR_Start, .-Millis_TMR_Start
 266              		.section	.text.Millis_TMR_Stop,"ax",%progbits
 267              		.align	2
 268              		.global	Millis_TMR_Stop
 269              		.code	16
 270              		.thumb_func
 271              		.type	Millis_TMR_Stop, %function
 272              	Millis_TMR_Stop:
 273              	.LFB4:
 257:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 274              		.loc 1 257 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 10B5     		push	{r4, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 4, -8
 281              		.cfi_offset 14, -4
 260:Generated_Source\PSoC4/Millis_TMR.c **** 
 282              		.loc 1 260 0
 283 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 284              	.LVL16:
 262:Generated_Source\PSoC4/Millis_TMR.c **** 
 285              		.loc 1 262 0
 286 0006 0421     		movs	r1, #4
 287 0008 034A     		ldr	r2, .L13
 265:Generated_Source\PSoC4/Millis_TMR.c **** 
 288              		.loc 1 265 0
 289              		@ sp needed
 262:Generated_Source\PSoC4/Millis_TMR.c **** 
 290              		.loc 1 262 0
 291 000a 1368     		ldr	r3, [r2]
 292 000c 8B43     		bics	r3, r1
 293 000e 1360     		str	r3, [r2]
 264:Generated_Source\PSoC4/Millis_TMR.c **** }
 294              		.loc 1 264 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 30


 295 0010 FFF7FEFF 		bl	CyExitCriticalSection
 296              	.LVL17:
 265:Generated_Source\PSoC4/Millis_TMR.c **** 
 297              		.loc 1 265 0
 298 0014 10BD     		pop	{r4, pc}
 299              	.L14:
 300 0016 C046     		.align	2
 301              	.L13:
 302 0018 00002040 		.word	1075838976
 303              		.cfi_endproc
 304              	.LFE4:
 305              		.size	Millis_TMR_Stop, .-Millis_TMR_Stop
 306              		.section	.text.Millis_TMR_SetMode,"ax",%progbits
 307              		.align	2
 308              		.global	Millis_TMR_SetMode
 309              		.code	16
 310              		.thumb_func
 311              		.type	Millis_TMR_SetMode, %function
 312              	Millis_TMR_SetMode:
 313              	.LFB5:
 294:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 314              		.loc 1 294 0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318              	.LVL18:
 319 0000 10B5     		push	{r4, lr}
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 4, -8
 322              		.cfi_offset 14, -4
 294:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 323              		.loc 1 294 0
 324 0002 0400     		movs	r4, r0
 297:Generated_Source\PSoC4/Millis_TMR.c **** 
 325              		.loc 1 297 0
 326 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 327              	.LVL19:
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 328              		.loc 1 299 0
 329 0008 054B     		ldr	r3, .L16
 330 000a 064A     		ldr	r2, .L16+4
 331 000c 1968     		ldr	r1, [r3]
 303:Generated_Source\PSoC4/Millis_TMR.c **** 
 332              		.loc 1 303 0
 333              		@ sp needed
 299:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mode;
 334              		.loc 1 299 0
 335 000e 0A40     		ands	r2, r1
 336 0010 1A60     		str	r2, [r3]
 300:Generated_Source\PSoC4/Millis_TMR.c **** 
 337              		.loc 1 300 0
 338 0012 1A68     		ldr	r2, [r3]
 339 0014 1443     		orrs	r4, r2
 340              	.LVL20:
 341 0016 1C60     		str	r4, [r3]
 302:Generated_Source\PSoC4/Millis_TMR.c **** }
 342              		.loc 1 302 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 31


 343 0018 FFF7FEFF 		bl	CyExitCriticalSection
 344              	.LVL21:
 303:Generated_Source\PSoC4/Millis_TMR.c **** 
 345              		.loc 1 303 0
 346 001c 10BD     		pop	{r4, pc}
 347              	.L17:
 348 001e C046     		.align	2
 349              	.L16:
 350 0020 80012040 		.word	1075839360
 351 0024 FFFFFFF8 		.word	-117440513
 352              		.cfi_endproc
 353              	.LFE5:
 354              		.size	Millis_TMR_SetMode, .-Millis_TMR_SetMode
 355              		.section	.text.Millis_TMR_SetQDMode,"ax",%progbits
 356              		.align	2
 357              		.global	Millis_TMR_SetQDMode
 358              		.code	16
 359              		.thumb_func
 360              		.type	Millis_TMR_SetQDMode, %function
 361              	Millis_TMR_SetQDMode:
 362              	.LFB6:
 327:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 363              		.loc 1 327 0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              	.LVL22:
 368 0000 10B5     		push	{r4, lr}
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 4, -8
 371              		.cfi_offset 14, -4
 327:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 372              		.loc 1 327 0
 373 0002 0400     		movs	r4, r0
 330:Generated_Source\PSoC4/Millis_TMR.c **** 
 374              		.loc 1 330 0
 375 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 376              	.LVL23:
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 377              		.loc 1 332 0
 378 0008 054B     		ldr	r3, .L19
 379 000a 064A     		ldr	r2, .L19+4
 380 000c 1968     		ldr	r1, [r3]
 336:Generated_Source\PSoC4/Millis_TMR.c **** 
 381              		.loc 1 336 0
 382              		@ sp needed
 332:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= qdMode;
 383              		.loc 1 332 0
 384 000e 0A40     		ands	r2, r1
 385 0010 1A60     		str	r2, [r3]
 333:Generated_Source\PSoC4/Millis_TMR.c **** 
 386              		.loc 1 333 0
 387 0012 1A68     		ldr	r2, [r3]
 388 0014 1443     		orrs	r4, r2
 389              	.LVL24:
 390 0016 1C60     		str	r4, [r3]
 335:Generated_Source\PSoC4/Millis_TMR.c **** }
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 32


 391              		.loc 1 335 0
 392 0018 FFF7FEFF 		bl	CyExitCriticalSection
 393              	.LVL25:
 336:Generated_Source\PSoC4/Millis_TMR.c **** 
 394              		.loc 1 336 0
 395 001c 10BD     		pop	{r4, pc}
 396              	.L20:
 397 001e C046     		.align	2
 398              	.L19:
 399 0020 80012040 		.word	1075839360
 400 0024 FFFF8FFF 		.word	-7340033
 401              		.cfi_endproc
 402              	.LFE6:
 403              		.size	Millis_TMR_SetQDMode, .-Millis_TMR_SetQDMode
 404              		.section	.text.Millis_TMR_SetPrescaler,"ax",%progbits
 405              		.align	2
 406              		.global	Millis_TMR_SetPrescaler
 407              		.code	16
 408              		.thumb_func
 409              		.type	Millis_TMR_SetPrescaler, %function
 410              	Millis_TMR_SetPrescaler:
 411              	.LFB7:
 364:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 412              		.loc 1 364 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              	.LVL26:
 417 0000 10B5     		push	{r4, lr}
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 4, -8
 420              		.cfi_offset 14, -4
 364:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 421              		.loc 1 364 0
 422 0002 0400     		movs	r4, r0
 367:Generated_Source\PSoC4/Millis_TMR.c **** 
 423              		.loc 1 367 0
 424 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 425              	.LVL27:
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 426              		.loc 1 369 0
 427 0008 054B     		ldr	r3, .L22
 428 000a 064A     		ldr	r2, .L22+4
 429 000c 1968     		ldr	r1, [r3]
 373:Generated_Source\PSoC4/Millis_TMR.c **** 
 430              		.loc 1 373 0
 431              		@ sp needed
 369:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= prescaler;
 432              		.loc 1 369 0
 433 000e 0A40     		ands	r2, r1
 434 0010 1A60     		str	r2, [r3]
 370:Generated_Source\PSoC4/Millis_TMR.c **** 
 435              		.loc 1 370 0
 436 0012 1A68     		ldr	r2, [r3]
 437 0014 1443     		orrs	r4, r2
 438              	.LVL28:
 439 0016 1C60     		str	r4, [r3]
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 33


 372:Generated_Source\PSoC4/Millis_TMR.c **** }
 440              		.loc 1 372 0
 441 0018 FFF7FEFF 		bl	CyExitCriticalSection
 442              	.LVL29:
 373:Generated_Source\PSoC4/Millis_TMR.c **** 
 443              		.loc 1 373 0
 444 001c 10BD     		pop	{r4, pc}
 445              	.L23:
 446 001e C046     		.align	2
 447              	.L22:
 448 0020 80012040 		.word	1075839360
 449 0024 FF00FFFF 		.word	-65281
 450              		.cfi_endproc
 451              	.LFE7:
 452              		.size	Millis_TMR_SetPrescaler, .-Millis_TMR_SetPrescaler
 453              		.section	.text.Millis_TMR_SetOneShot,"ax",%progbits
 454              		.align	2
 455              		.global	Millis_TMR_SetOneShot
 456              		.code	16
 457              		.thumb_func
 458              		.type	Millis_TMR_SetOneShot, %function
 459              	Millis_TMR_SetOneShot:
 460              	.LFB8:
 396:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 461              		.loc 1 396 0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              	.LVL30:
 466 0000 10B5     		push	{r4, lr}
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 4, -8
 469              		.cfi_offset 14, -4
 396:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 470              		.loc 1 396 0
 471 0002 0400     		movs	r4, r0
 399:Generated_Source\PSoC4/Millis_TMR.c **** 
 472              		.loc 1 399 0
 473 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 474              	.LVL31:
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 475              		.loc 1 401 0
 476 0008 074B     		ldr	r3, .L25
 477 000a 084A     		ldr	r2, .L25+4
 478 000c 1968     		ldr	r1, [r3]
 406:Generated_Source\PSoC4/Millis_TMR.c **** 
 479              		.loc 1 406 0
 480              		@ sp needed
 401:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((oneShotEnable & Millis_TMR_1BIT_MASK) <<
 481              		.loc 1 401 0
 482 000e 0A40     		ands	r2, r1
 483 0010 1A60     		str	r2, [r3]
 402:Generated_Source\PSoC4/Millis_TMR.c ****                                                                Millis_TMR_ONESHOT_SHIFT));
 484              		.loc 1 402 0
 485 0012 A204     		lsls	r2, r4, #18
 486 0014 8024     		movs	r4, #128
 487              	.LVL32:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 34


 488 0016 1968     		ldr	r1, [r3]
 489 0018 E402     		lsls	r4, r4, #11
 490 001a 2240     		ands	r2, r4
 491 001c 0A43     		orrs	r2, r1
 492 001e 1A60     		str	r2, [r3]
 405:Generated_Source\PSoC4/Millis_TMR.c **** }
 493              		.loc 1 405 0
 494 0020 FFF7FEFF 		bl	CyExitCriticalSection
 495              	.LVL33:
 406:Generated_Source\PSoC4/Millis_TMR.c **** 
 496              		.loc 1 406 0
 497 0024 10BD     		pop	{r4, pc}
 498              	.L26:
 499 0026 C046     		.align	2
 500              	.L25:
 501 0028 80012040 		.word	1075839360
 502 002c FFFFFBFF 		.word	-262145
 503              		.cfi_endproc
 504              	.LFE8:
 505              		.size	Millis_TMR_SetOneShot, .-Millis_TMR_SetOneShot
 506              		.section	.text.Millis_TMR_SetPWMMode,"ax",%progbits
 507              		.align	2
 508              		.global	Millis_TMR_SetPWMMode
 509              		.code	16
 510              		.thumb_func
 511              		.type	Millis_TMR_SetPWMMode, %function
 512              	Millis_TMR_SetPWMMode:
 513              	.LFB9:
 450:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL2_REG = (modeMask & Millis_TMR_6BIT_MASK);
 514              		.loc 1 450 0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 519              	.LVL34:
 451:Generated_Source\PSoC4/Millis_TMR.c **** }
 520              		.loc 1 451 0
 521 0000 3F23     		movs	r3, #63
 522 0002 1840     		ands	r0, r3
 523              	.LVL35:
 524 0004 014B     		ldr	r3, .L28
 452:Generated_Source\PSoC4/Millis_TMR.c **** 
 525              		.loc 1 452 0
 526              		@ sp needed
 451:Generated_Source\PSoC4/Millis_TMR.c **** }
 527              		.loc 1 451 0
 528 0006 1860     		str	r0, [r3]
 452:Generated_Source\PSoC4/Millis_TMR.c **** 
 529              		.loc 1 452 0
 530 0008 7047     		bx	lr
 531              	.L29:
 532 000a C046     		.align	2
 533              	.L28:
 534 000c A8012040 		.word	1075839400
 535              		.cfi_endproc
 536              	.LFE9:
 537              		.size	Millis_TMR_SetPWMMode, .-Millis_TMR_SetPWMMode
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 35


 538              		.section	.text.Millis_TMR_SetPWMSyncKill,"ax",%progbits
 539              		.align	2
 540              		.global	Millis_TMR_SetPWMSyncKill
 541              		.code	16
 542              		.thumb_func
 543              		.type	Millis_TMR_SetPWMSyncKill, %function
 544              	Millis_TMR_SetPWMSyncKill:
 545              	.LFB10:
 486:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 546              		.loc 1 486 0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              	.LVL36:
 551 0000 10B5     		push	{r4, lr}
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 4, -8
 554              		.cfi_offset 14, -4
 486:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 555              		.loc 1 486 0
 556 0002 0400     		movs	r4, r0
 489:Generated_Source\PSoC4/Millis_TMR.c **** 
 557              		.loc 1 489 0
 558 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 559              	.LVL37:
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 560              		.loc 1 491 0
 561 0008 0421     		movs	r1, #4
 562 000a 064B     		ldr	r3, .L31
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 563              		.loc 1 492 0
 564 000c A400     		lsls	r4, r4, #2
 565              	.LVL38:
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 566              		.loc 1 491 0
 567 000e 1A68     		ldr	r2, [r3]
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 568              		.loc 1 492 0
 569 0010 0C40     		ands	r4, r1
 491:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((syncKillEnable & Millis_TMR_1BIT_MASK)  <<
 570              		.loc 1 491 0
 571 0012 8A43     		bics	r2, r1
 572 0014 1A60     		str	r2, [r3]
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 573              		.loc 1 492 0
 574 0016 1A68     		ldr	r2, [r3]
 496:Generated_Source\PSoC4/Millis_TMR.c **** 
 575              		.loc 1 496 0
 576              		@ sp needed
 492:Generated_Source\PSoC4/Millis_TMR.c ****                                                Millis_TMR_PWM_SYNC_KILL_SHIFT));
 577              		.loc 1 492 0
 578 0018 1443     		orrs	r4, r2
 579 001a 1C60     		str	r4, [r3]
 495:Generated_Source\PSoC4/Millis_TMR.c **** }
 580              		.loc 1 495 0
 581 001c FFF7FEFF 		bl	CyExitCriticalSection
 582              	.LVL39:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 36


 496:Generated_Source\PSoC4/Millis_TMR.c **** 
 583              		.loc 1 496 0
 584 0020 10BD     		pop	{r4, pc}
 585              	.L32:
 586 0022 C046     		.align	2
 587              	.L31:
 588 0024 80012040 		.word	1075839360
 589              		.cfi_endproc
 590              	.LFE10:
 591              		.size	Millis_TMR_SetPWMSyncKill, .-Millis_TMR_SetPWMSyncKill
 592              		.section	.text.Millis_TMR_SetPWMStopOnKill,"ax",%progbits
 593              		.align	2
 594              		.global	Millis_TMR_SetPWMStopOnKill
 595              		.code	16
 596              		.thumb_func
 597              		.type	Millis_TMR_SetPWMStopOnKill, %function
 598              	Millis_TMR_SetPWMStopOnKill:
 599              	.LFB11:
 520:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 600              		.loc 1 520 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604              	.LVL40:
 605 0000 10B5     		push	{r4, lr}
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 4, -8
 608              		.cfi_offset 14, -4
 520:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 609              		.loc 1 520 0
 610 0002 0400     		movs	r4, r0
 523:Generated_Source\PSoC4/Millis_TMR.c **** 
 611              		.loc 1 523 0
 612 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 613              	.LVL41:
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 614              		.loc 1 525 0
 615 0008 0821     		movs	r1, #8
 616 000a 064B     		ldr	r3, .L34
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 617              		.loc 1 526 0
 618 000c E400     		lsls	r4, r4, #3
 619              	.LVL42:
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 620              		.loc 1 525 0
 621 000e 1A68     		ldr	r2, [r3]
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 622              		.loc 1 526 0
 623 0010 0C40     		ands	r4, r1
 525:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((stopOnKillEnable & Millis_TMR_1BIT_MASK)  <<
 624              		.loc 1 525 0
 625 0012 8A43     		bics	r2, r1
 626 0014 1A60     		str	r2, [r3]
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 627              		.loc 1 526 0
 628 0016 1A68     		ldr	r2, [r3]
 530:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 37


 629              		.loc 1 530 0
 630              		@ sp needed
 526:Generated_Source\PSoC4/Millis_TMR.c ****                                                          Millis_TMR_PWM_STOP_KILL_SHIFT));
 631              		.loc 1 526 0
 632 0018 1443     		orrs	r4, r2
 633 001a 1C60     		str	r4, [r3]
 529:Generated_Source\PSoC4/Millis_TMR.c **** }
 634              		.loc 1 529 0
 635 001c FFF7FEFF 		bl	CyExitCriticalSection
 636              	.LVL43:
 530:Generated_Source\PSoC4/Millis_TMR.c **** 
 637              		.loc 1 530 0
 638 0020 10BD     		pop	{r4, pc}
 639              	.L35:
 640 0022 C046     		.align	2
 641              	.L34:
 642 0024 80012040 		.word	1075839360
 643              		.cfi_endproc
 644              	.LFE11:
 645              		.size	Millis_TMR_SetPWMStopOnKill, .-Millis_TMR_SetPWMStopOnKill
 646              		.section	.text.Millis_TMR_SetPWMDeadTime,"ax",%progbits
 647              		.align	2
 648              		.global	Millis_TMR_SetPWMDeadTime
 649              		.code	16
 650              		.thumb_func
 651              		.type	Millis_TMR_SetPWMDeadTime, %function
 652              	Millis_TMR_SetPWMDeadTime:
 653              	.LFB12:
 553:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 654              		.loc 1 553 0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              	.LVL44:
 659 0000 10B5     		push	{r4, lr}
 660              		.cfi_def_cfa_offset 8
 661              		.cfi_offset 4, -8
 662              		.cfi_offset 14, -4
 553:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 663              		.loc 1 553 0
 664 0002 0400     		movs	r4, r0
 556:Generated_Source\PSoC4/Millis_TMR.c **** 
 665              		.loc 1 556 0
 666 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 667              	.LVL45:
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 668              		.loc 1 558 0
 669 0008 064B     		ldr	r3, .L37
 670 000a 074A     		ldr	r2, .L37+4
 671 000c 1968     		ldr	r1, [r3]
 559:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 672              		.loc 1 559 0
 673 000e 2406     		lsls	r4, r4, #24
 674              	.LVL46:
 558:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((deadTime & Millis_TMR_8BIT_MASK) <<
 675              		.loc 1 558 0
 676 0010 0A40     		ands	r2, r1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 38


 677 0012 1A60     		str	r2, [r3]
 559:Generated_Source\PSoC4/Millis_TMR.c ****                                                           Millis_TMR_PRESCALER_SHIFT));
 678              		.loc 1 559 0
 679 0014 1A68     		ldr	r2, [r3]
 680 0016 240C     		lsrs	r4, r4, #16
 681 0018 1443     		orrs	r4, r2
 682 001a 1C60     		str	r4, [r3]
 562:Generated_Source\PSoC4/Millis_TMR.c **** }
 683              		.loc 1 562 0
 684 001c FFF7FEFF 		bl	CyExitCriticalSection
 685              	.LVL47:
 563:Generated_Source\PSoC4/Millis_TMR.c **** 
 686              		.loc 1 563 0
 687              		@ sp needed
 688 0020 10BD     		pop	{r4, pc}
 689              	.L38:
 690 0022 C046     		.align	2
 691              	.L37:
 692 0024 80012040 		.word	1075839360
 693 0028 FF00FFFF 		.word	-65281
 694              		.cfi_endproc
 695              	.LFE12:
 696              		.size	Millis_TMR_SetPWMDeadTime, .-Millis_TMR_SetPWMDeadTime
 697              		.section	.text.Millis_TMR_SetPWMInvert,"ax",%progbits
 698              		.align	2
 699              		.global	Millis_TMR_SetPWMInvert
 700              		.code	16
 701              		.thumb_func
 702              		.type	Millis_TMR_SetPWMInvert, %function
 703              	Millis_TMR_SetPWMInvert:
 704              	.LFB13:
 586:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 705              		.loc 1 586 0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709              	.LVL48:
 710 0000 10B5     		push	{r4, lr}
 711              		.cfi_def_cfa_offset 8
 712              		.cfi_offset 4, -8
 713              		.cfi_offset 14, -4
 586:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 714              		.loc 1 586 0
 715 0002 0400     		movs	r4, r0
 589:Generated_Source\PSoC4/Millis_TMR.c **** 
 716              		.loc 1 589 0
 717 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 718              	.LVL49:
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
 719              		.loc 1 591 0
 720 0008 054B     		ldr	r3, .L40
 721 000a 064A     		ldr	r2, .L40+4
 722 000c 1968     		ldr	r1, [r3]
 595:Generated_Source\PSoC4/Millis_TMR.c **** 
 723              		.loc 1 595 0
 724              		@ sp needed
 591:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= mask;
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 39


 725              		.loc 1 591 0
 726 000e 0A40     		ands	r2, r1
 727 0010 1A60     		str	r2, [r3]
 592:Generated_Source\PSoC4/Millis_TMR.c **** 
 728              		.loc 1 592 0
 729 0012 1A68     		ldr	r2, [r3]
 730 0014 1443     		orrs	r4, r2
 731              	.LVL50:
 732 0016 1C60     		str	r4, [r3]
 594:Generated_Source\PSoC4/Millis_TMR.c **** }
 733              		.loc 1 594 0
 734 0018 FFF7FEFF 		bl	CyExitCriticalSection
 735              	.LVL51:
 595:Generated_Source\PSoC4/Millis_TMR.c **** 
 736              		.loc 1 595 0
 737 001c 10BD     		pop	{r4, pc}
 738              	.L41:
 739 001e C046     		.align	2
 740              	.L40:
 741 0020 80012040 		.word	1075839360
 742 0024 FFFFCFFF 		.word	-3145729
 743              		.cfi_endproc
 744              	.LFE13:
 745              		.size	Millis_TMR_SetPWMInvert, .-Millis_TMR_SetPWMInvert
 746              		.section	.text.Millis_TMR_WriteCounter,"ax",%progbits
 747              		.align	2
 748              		.global	Millis_TMR_WriteCounter
 749              		.code	16
 750              		.thumb_func
 751              		.type	Millis_TMR_WriteCounter, %function
 752              	Millis_TMR_WriteCounter:
 753              	.LFB14:
 616:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_COUNTER_REG = (count & Millis_TMR_16BIT_MASK);
 754              		.loc 1 616 0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              		@ link register save eliminated.
 759              	.LVL52:
 617:Generated_Source\PSoC4/Millis_TMR.c **** }
 760              		.loc 1 617 0
 761 0000 024B     		ldr	r3, .L43
 762 0002 0004     		lsls	r0, r0, #16
 763              	.LVL53:
 764 0004 000C     		lsrs	r0, r0, #16
 765 0006 1860     		str	r0, [r3]
 618:Generated_Source\PSoC4/Millis_TMR.c **** 
 766              		.loc 1 618 0
 767              		@ sp needed
 768 0008 7047     		bx	lr
 769              	.L44:
 770 000a C046     		.align	2
 771              	.L43:
 772 000c 88012040 		.word	1075839368
 773              		.cfi_endproc
 774              	.LFE14:
 775              		.size	Millis_TMR_WriteCounter, .-Millis_TMR_WriteCounter
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 40


 776              		.section	.text.Millis_TMR_ReadCounter,"ax",%progbits
 777              		.align	2
 778              		.global	Millis_TMR_ReadCounter
 779              		.code	16
 780              		.thumb_func
 781              		.type	Millis_TMR_ReadCounter, %function
 782              	Millis_TMR_ReadCounter:
 783              	.LFB15:
 636:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COUNTER_REG & Millis_TMR_16BIT_MASK);
 784              		.loc 1 636 0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788              		@ link register save eliminated.
 637:Generated_Source\PSoC4/Millis_TMR.c **** }
 789              		.loc 1 637 0
 790 0000 024B     		ldr	r3, .L46
 638:Generated_Source\PSoC4/Millis_TMR.c **** 
 791              		.loc 1 638 0
 792              		@ sp needed
 637:Generated_Source\PSoC4/Millis_TMR.c **** }
 793              		.loc 1 637 0
 794 0002 1868     		ldr	r0, [r3]
 795 0004 0004     		lsls	r0, r0, #16
 796 0006 000C     		lsrs	r0, r0, #16
 638:Generated_Source\PSoC4/Millis_TMR.c **** 
 797              		.loc 1 638 0
 798 0008 7047     		bx	lr
 799              	.L47:
 800 000a C046     		.align	2
 801              	.L46:
 802 000c 88012040 		.word	1075839368
 803              		.cfi_endproc
 804              	.LFE15:
 805              		.size	Millis_TMR_ReadCounter, .-Millis_TMR_ReadCounter
 806              		.section	.text.Millis_TMR_SetCounterMode,"ax",%progbits
 807              		.align	2
 808              		.global	Millis_TMR_SetCounterMode
 809              		.code	16
 810              		.thumb_func
 811              		.type	Millis_TMR_SetCounterMode, %function
 812              	Millis_TMR_SetCounterMode:
 813              	.LFB16:
 665:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 814              		.loc 1 665 0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818              	.LVL54:
 819 0000 10B5     		push	{r4, lr}
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 4, -8
 822              		.cfi_offset 14, -4
 665:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 823              		.loc 1 665 0
 824 0002 0400     		movs	r4, r0
 668:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 41


 825              		.loc 1 668 0
 826 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 827              	.LVL55:
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 828              		.loc 1 670 0
 829 0008 054B     		ldr	r3, .L49
 830 000a 064A     		ldr	r2, .L49+4
 831 000c 1968     		ldr	r1, [r3]
 674:Generated_Source\PSoC4/Millis_TMR.c **** 
 832              		.loc 1 674 0
 833              		@ sp needed
 670:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= counterMode;
 834              		.loc 1 670 0
 835 000e 0A40     		ands	r2, r1
 836 0010 1A60     		str	r2, [r3]
 671:Generated_Source\PSoC4/Millis_TMR.c **** 
 837              		.loc 1 671 0
 838 0012 1A68     		ldr	r2, [r3]
 839 0014 1443     		orrs	r4, r2
 840              	.LVL56:
 841 0016 1C60     		str	r4, [r3]
 673:Generated_Source\PSoC4/Millis_TMR.c **** }
 842              		.loc 1 673 0
 843 0018 FFF7FEFF 		bl	CyExitCriticalSection
 844              	.LVL57:
 674:Generated_Source\PSoC4/Millis_TMR.c **** 
 845              		.loc 1 674 0
 846 001c 10BD     		pop	{r4, pc}
 847              	.L50:
 848 001e C046     		.align	2
 849              	.L49:
 850 0020 80012040 		.word	1075839360
 851 0024 FFFFFCFF 		.word	-196609
 852              		.cfi_endproc
 853              	.LFE16:
 854              		.size	Millis_TMR_SetCounterMode, .-Millis_TMR_SetCounterMode
 855              		.section	.text.Millis_TMR_WritePeriod,"ax",%progbits
 856              		.align	2
 857              		.global	Millis_TMR_WritePeriod
 858              		.code	16
 859              		.thumb_func
 860              		.type	Millis_TMR_WritePeriod, %function
 861              	Millis_TMR_WritePeriod:
 862              	.LFB17:
 694:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_REG = (period & Millis_TMR_16BIT_MASK);
 863              		.loc 1 694 0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 868              	.LVL58:
 695:Generated_Source\PSoC4/Millis_TMR.c **** }
 869              		.loc 1 695 0
 870 0000 024B     		ldr	r3, .L52
 871 0002 0004     		lsls	r0, r0, #16
 872              	.LVL59:
 873 0004 000C     		lsrs	r0, r0, #16
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 42


 874 0006 1860     		str	r0, [r3]
 696:Generated_Source\PSoC4/Millis_TMR.c **** 
 875              		.loc 1 696 0
 876              		@ sp needed
 877 0008 7047     		bx	lr
 878              	.L53:
 879 000a C046     		.align	2
 880              	.L52:
 881 000c 94012040 		.word	1075839380
 882              		.cfi_endproc
 883              	.LFE17:
 884              		.size	Millis_TMR_WritePeriod, .-Millis_TMR_WritePeriod
 885              		.section	.text.Millis_TMR_ReadPeriod,"ax",%progbits
 886              		.align	2
 887              		.global	Millis_TMR_ReadPeriod
 888              		.code	16
 889              		.thumb_func
 890              		.type	Millis_TMR_ReadPeriod, %function
 891              	Millis_TMR_ReadPeriod:
 892              	.LFB18:
 714:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_REG & Millis_TMR_16BIT_MASK);
 893              		.loc 1 714 0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 715:Generated_Source\PSoC4/Millis_TMR.c **** }
 898              		.loc 1 715 0
 899 0000 024B     		ldr	r3, .L55
 716:Generated_Source\PSoC4/Millis_TMR.c **** 
 900              		.loc 1 716 0
 901              		@ sp needed
 715:Generated_Source\PSoC4/Millis_TMR.c **** }
 902              		.loc 1 715 0
 903 0002 1868     		ldr	r0, [r3]
 904 0004 0004     		lsls	r0, r0, #16
 905 0006 000C     		lsrs	r0, r0, #16
 716:Generated_Source\PSoC4/Millis_TMR.c **** 
 906              		.loc 1 716 0
 907 0008 7047     		bx	lr
 908              	.L56:
 909 000a C046     		.align	2
 910              	.L55:
 911 000c 94012040 		.word	1075839380
 912              		.cfi_endproc
 913              	.LFE18:
 914              		.size	Millis_TMR_ReadPeriod, .-Millis_TMR_ReadPeriod
 915              		.section	.text.Millis_TMR_SetCompareSwap,"ax",%progbits
 916              		.align	2
 917              		.global	Millis_TMR_SetCompareSwap
 918              		.code	16
 919              		.thumb_func
 920              		.type	Millis_TMR_SetCompareSwap, %function
 921              	Millis_TMR_SetCompareSwap:
 922              	.LFB19:
 740:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 923              		.loc 1 740 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 43


 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              	.LVL60:
 928 0000 10B5     		push	{r4, lr}
 929              		.cfi_def_cfa_offset 8
 930              		.cfi_offset 4, -8
 931              		.cfi_offset 14, -4
 740:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 932              		.loc 1 740 0
 933 0002 0400     		movs	r4, r0
 743:Generated_Source\PSoC4/Millis_TMR.c **** 
 934              		.loc 1 743 0
 935 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 936              	.LVL61:
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 937              		.loc 1 745 0
 938 0008 0122     		movs	r2, #1
 939 000a 054B     		ldr	r3, .L58
 749:Generated_Source\PSoC4/Millis_TMR.c **** 
 940              		.loc 1 749 0
 941              		@ sp needed
 745:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= (swapEnable & Millis_TMR_1BIT_MASK);
 942              		.loc 1 745 0
 943 000c 1968     		ldr	r1, [r3]
 944 000e 9143     		bics	r1, r2
 945 0010 1960     		str	r1, [r3]
 746:Generated_Source\PSoC4/Millis_TMR.c **** 
 946              		.loc 1 746 0
 947 0012 1968     		ldr	r1, [r3]
 948 0014 2240     		ands	r2, r4
 949 0016 0A43     		orrs	r2, r1
 950 0018 1A60     		str	r2, [r3]
 748:Generated_Source\PSoC4/Millis_TMR.c **** }
 951              		.loc 1 748 0
 952 001a FFF7FEFF 		bl	CyExitCriticalSection
 953              	.LVL62:
 954              	.LVL63:
 749:Generated_Source\PSoC4/Millis_TMR.c **** 
 955              		.loc 1 749 0
 956 001e 10BD     		pop	{r4, pc}
 957              	.L59:
 958              		.align	2
 959              	.L58:
 960 0020 80012040 		.word	1075839360
 961              		.cfi_endproc
 962              	.LFE19:
 963              		.size	Millis_TMR_SetCompareSwap, .-Millis_TMR_SetCompareSwap
 964              		.section	.text.Millis_TMR_WritePeriodBuf,"ax",%progbits
 965              		.align	2
 966              		.global	Millis_TMR_WritePeriodBuf
 967              		.code	16
 968              		.thumb_func
 969              		.type	Millis_TMR_WritePeriodBuf, %function
 970              	Millis_TMR_WritePeriodBuf:
 971              	.LFB20:
 767:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_PERIOD_BUF_REG = (periodBuf & Millis_TMR_16BIT_MASK);
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 44


 972              		.loc 1 767 0
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 0
 975              		@ frame_needed = 0, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977              	.LVL64:
 768:Generated_Source\PSoC4/Millis_TMR.c **** }
 978              		.loc 1 768 0
 979 0000 024B     		ldr	r3, .L61
 980 0002 0004     		lsls	r0, r0, #16
 981              	.LVL65:
 982 0004 000C     		lsrs	r0, r0, #16
 983 0006 1860     		str	r0, [r3]
 769:Generated_Source\PSoC4/Millis_TMR.c **** 
 984              		.loc 1 769 0
 985              		@ sp needed
 986 0008 7047     		bx	lr
 987              	.L62:
 988 000a C046     		.align	2
 989              	.L61:
 990 000c 98012040 		.word	1075839384
 991              		.cfi_endproc
 992              	.LFE20:
 993              		.size	Millis_TMR_WritePeriodBuf, .-Millis_TMR_WritePeriodBuf
 994              		.section	.text.Millis_TMR_ReadPeriodBuf,"ax",%progbits
 995              		.align	2
 996              		.global	Millis_TMR_ReadPeriodBuf
 997              		.code	16
 998              		.thumb_func
 999              		.type	Millis_TMR_ReadPeriodBuf, %function
 1000              	Millis_TMR_ReadPeriodBuf:
 1001              	.LFB21:
 787:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_PERIOD_BUF_REG & Millis_TMR_16BIT_MASK);
 1002              		.loc 1 787 0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		@ link register save eliminated.
 788:Generated_Source\PSoC4/Millis_TMR.c **** }
 1007              		.loc 1 788 0
 1008 0000 024B     		ldr	r3, .L64
 789:Generated_Source\PSoC4/Millis_TMR.c **** 
 1009              		.loc 1 789 0
 1010              		@ sp needed
 788:Generated_Source\PSoC4/Millis_TMR.c **** }
 1011              		.loc 1 788 0
 1012 0002 1868     		ldr	r0, [r3]
 1013 0004 0004     		lsls	r0, r0, #16
 1014 0006 000C     		lsrs	r0, r0, #16
 789:Generated_Source\PSoC4/Millis_TMR.c **** 
 1015              		.loc 1 789 0
 1016 0008 7047     		bx	lr
 1017              	.L65:
 1018 000a C046     		.align	2
 1019              	.L64:
 1020 000c 98012040 		.word	1075839384
 1021              		.cfi_endproc
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 45


 1022              	.LFE21:
 1023              		.size	Millis_TMR_ReadPeriodBuf, .-Millis_TMR_ReadPeriodBuf
 1024              		.section	.text.Millis_TMR_SetPeriodSwap,"ax",%progbits
 1025              		.align	2
 1026              		.global	Millis_TMR_SetPeriodSwap
 1027              		.code	16
 1028              		.thumb_func
 1029              		.type	Millis_TMR_SetPeriodSwap, %function
 1030              	Millis_TMR_SetPeriodSwap:
 1031              	.LFB22:
 813:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1032              		.loc 1 813 0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036              	.LVL66:
 1037 0000 10B5     		push	{r4, lr}
 1038              		.cfi_def_cfa_offset 8
 1039              		.cfi_offset 4, -8
 1040              		.cfi_offset 14, -4
 813:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1041              		.loc 1 813 0
 1042 0002 0400     		movs	r4, r0
 816:Generated_Source\PSoC4/Millis_TMR.c **** 
 1043              		.loc 1 816 0
 1044 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1045              	.LVL67:
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 1046              		.loc 1 818 0
 1047 0008 0221     		movs	r1, #2
 1048 000a 064B     		ldr	r3, .L67
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 1049              		.loc 1 819 0
 1050 000c 6400     		lsls	r4, r4, #1
 1051              	.LVL68:
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 1052              		.loc 1 818 0
 1053 000e 1A68     		ldr	r2, [r3]
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 1054              		.loc 1 819 0
 1055 0010 0C40     		ands	r4, r1
 818:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_CONTROL_REG |= ((uint32)((swapEnable & Millis_TMR_1BIT_MASK) <<
 1056              		.loc 1 818 0
 1057 0012 8A43     		bics	r2, r1
 1058 0014 1A60     		str	r2, [r3]
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 1059              		.loc 1 819 0
 1060 0016 1A68     		ldr	r2, [r3]
 823:Generated_Source\PSoC4/Millis_TMR.c **** 
 1061              		.loc 1 823 0
 1062              		@ sp needed
 819:Generated_Source\PSoC4/Millis_TMR.c ****                                                             Millis_TMR_RELOAD_PERIOD_SHIFT));
 1063              		.loc 1 819 0
 1064 0018 1443     		orrs	r4, r2
 1065 001a 1C60     		str	r4, [r3]
 822:Generated_Source\PSoC4/Millis_TMR.c **** }
 1066              		.loc 1 822 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 46


 1067 001c FFF7FEFF 		bl	CyExitCriticalSection
 1068              	.LVL69:
 823:Generated_Source\PSoC4/Millis_TMR.c **** 
 1069              		.loc 1 823 0
 1070 0020 10BD     		pop	{r4, pc}
 1071              	.L68:
 1072 0022 C046     		.align	2
 1073              	.L67:
 1074 0024 80012040 		.word	1075839360
 1075              		.cfi_endproc
 1076              	.LFE22:
 1077              		.size	Millis_TMR_SetPeriodSwap, .-Millis_TMR_SetPeriodSwap
 1078              		.section	.text.Millis_TMR_WriteCompare,"ax",%progbits
 1079              		.align	2
 1080              		.global	Millis_TMR_WriteCompare
 1081              		.code	16
 1082              		.thumb_func
 1083              		.type	Millis_TMR_WriteCompare, %function
 1084              	Millis_TMR_WriteCompare:
 1085              	.LFB23:
 850:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 1086              		.loc 1 850 0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 1091              	.LVL70:
 873:Generated_Source\PSoC4/Millis_TMR.c **** }
 1092              		.loc 1 873 0
 1093 0000 024B     		ldr	r3, .L70
 1094 0002 0004     		lsls	r0, r0, #16
 1095              	.LVL71:
 1096 0004 000C     		lsrs	r0, r0, #16
 1097 0006 1860     		str	r0, [r3]
 874:Generated_Source\PSoC4/Millis_TMR.c **** 
 1098              		.loc 1 874 0
 1099              		@ sp needed
 1100 0008 7047     		bx	lr
 1101              	.L71:
 1102 000a C046     		.align	2
 1103              	.L70:
 1104 000c 8C012040 		.word	1075839372
 1105              		.cfi_endproc
 1106              	.LFE23:
 1107              		.size	Millis_TMR_WriteCompare, .-Millis_TMR_WriteCompare
 1108              		.section	.text.Millis_TMR_ReadCompare,"ax",%progbits
 1109              		.align	2
 1110              		.global	Millis_TMR_ReadCompare
 1111              		.code	16
 1112              		.thumb_func
 1113              		.type	Millis_TMR_ReadCompare, %function
 1114              	Millis_TMR_ReadCompare:
 1115              	.LFB44:
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 47


 1120 0000 024B     		ldr	r3, .L73
 1121              		@ sp needed
 1122 0002 1868     		ldr	r0, [r3]
 1123 0004 0004     		lsls	r0, r0, #16
 1124 0006 000C     		lsrs	r0, r0, #16
 1125 0008 7047     		bx	lr
 1126              	.L74:
 1127 000a C046     		.align	2
 1128              	.L73:
 1129 000c 8C012040 		.word	1075839372
 1130              		.cfi_endproc
 1131              	.LFE44:
 1132              		.size	Millis_TMR_ReadCompare, .-Millis_TMR_ReadCompare
 1133              		.section	.text.Millis_TMR_WriteCompareBuf,"ax",%progbits
 1134              		.align	2
 1135              		.global	Millis_TMR_WriteCompareBuf
 1136              		.code	16
 1137              		.thumb_func
 1138              		.type	Millis_TMR_WriteCompareBuf, %function
 1139              	Millis_TMR_WriteCompareBuf:
 1140              	.LFB25:
 955:Generated_Source\PSoC4/Millis_TMR.c ****     #if (Millis_TMR_CY_TCPWM_4000)
 1141              		.loc 1 955 0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 1145              		@ link register save eliminated.
 1146              	.LVL72:
 976:Generated_Source\PSoC4/Millis_TMR.c **** }
 1147              		.loc 1 976 0
 1148 0000 024B     		ldr	r3, .L76
 1149 0002 0004     		lsls	r0, r0, #16
 1150              	.LVL73:
 1151 0004 000C     		lsrs	r0, r0, #16
 1152 0006 1860     		str	r0, [r3]
 977:Generated_Source\PSoC4/Millis_TMR.c **** 
 1153              		.loc 1 977 0
 1154              		@ sp needed
 1155 0008 7047     		bx	lr
 1156              	.L77:
 1157 000a C046     		.align	2
 1158              	.L76:
 1159 000c 90012040 		.word	1075839376
 1160              		.cfi_endproc
 1161              	.LFE25:
 1162              		.size	Millis_TMR_WriteCompareBuf, .-Millis_TMR_WriteCompareBuf
 1163              		.section	.text.Millis_TMR_ReadCompareBuf,"ax",%progbits
 1164              		.align	2
 1165              		.global	Millis_TMR_ReadCompareBuf
 1166              		.code	16
 1167              		.thumb_func
 1168              		.type	Millis_TMR_ReadCompareBuf, %function
 1169              	Millis_TMR_ReadCompareBuf:
 1170              	.LFB42:
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 48


 1174              		@ link register save eliminated.
 1175 0000 024B     		ldr	r3, .L79
 1176              		@ sp needed
 1177 0002 1868     		ldr	r0, [r3]
 1178 0004 0004     		lsls	r0, r0, #16
 1179 0006 000C     		lsrs	r0, r0, #16
 1180 0008 7047     		bx	lr
 1181              	.L80:
 1182 000a C046     		.align	2
 1183              	.L79:
 1184 000c 90012040 		.word	1075839376
 1185              		.cfi_endproc
 1186              	.LFE42:
 1187              		.size	Millis_TMR_ReadCompareBuf, .-Millis_TMR_ReadCompareBuf
 1188              		.section	.text.Millis_TMR_ReadCapture,"ax",%progbits
 1189              		.align	2
 1190              		.global	Millis_TMR_ReadCapture
 1191              		.code	16
 1192              		.thumb_func
 1193              		.type	Millis_TMR_ReadCapture, %function
 1194              	Millis_TMR_ReadCapture:
 1195              	.LFB27:
1047:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_REG & Millis_TMR_16BIT_MASK);
 1196              		.loc 1 1047 0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
1048:Generated_Source\PSoC4/Millis_TMR.c **** }
 1201              		.loc 1 1048 0
 1202 0000 024B     		ldr	r3, .L82
1049:Generated_Source\PSoC4/Millis_TMR.c **** 
 1203              		.loc 1 1049 0
 1204              		@ sp needed
1048:Generated_Source\PSoC4/Millis_TMR.c **** }
 1205              		.loc 1 1048 0
 1206 0002 1868     		ldr	r0, [r3]
 1207 0004 0004     		lsls	r0, r0, #16
 1208 0006 000C     		lsrs	r0, r0, #16
1049:Generated_Source\PSoC4/Millis_TMR.c **** 
 1209              		.loc 1 1049 0
 1210 0008 7047     		bx	lr
 1211              	.L83:
 1212 000a C046     		.align	2
 1213              	.L82:
 1214 000c 8C012040 		.word	1075839372
 1215              		.cfi_endproc
 1216              	.LFE27:
 1217              		.size	Millis_TMR_ReadCapture, .-Millis_TMR_ReadCapture
 1218              		.section	.text.Millis_TMR_ReadCaptureBuf,"ax",%progbits
 1219              		.align	2
 1220              		.global	Millis_TMR_ReadCaptureBuf
 1221              		.code	16
 1222              		.thumb_func
 1223              		.type	Millis_TMR_ReadCaptureBuf, %function
 1224              	Millis_TMR_ReadCaptureBuf:
 1225              	.LFB28:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 49


1068:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_COMP_CAP_BUF_REG & Millis_TMR_16BIT_MASK);
 1226              		.loc 1 1068 0
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 0, uses_anonymous_args = 0
 1230              		@ link register save eliminated.
1069:Generated_Source\PSoC4/Millis_TMR.c **** }
 1231              		.loc 1 1069 0
 1232 0000 024B     		ldr	r3, .L85
1070:Generated_Source\PSoC4/Millis_TMR.c **** 
 1233              		.loc 1 1070 0
 1234              		@ sp needed
1069:Generated_Source\PSoC4/Millis_TMR.c **** }
 1235              		.loc 1 1069 0
 1236 0002 1868     		ldr	r0, [r3]
 1237 0004 0004     		lsls	r0, r0, #16
 1238 0006 000C     		lsrs	r0, r0, #16
1070:Generated_Source\PSoC4/Millis_TMR.c **** 
 1239              		.loc 1 1070 0
 1240 0008 7047     		bx	lr
 1241              	.L86:
 1242 000a C046     		.align	2
 1243              	.L85:
 1244 000c 90012040 		.word	1075839376
 1245              		.cfi_endproc
 1246              	.LFE28:
 1247              		.size	Millis_TMR_ReadCaptureBuf, .-Millis_TMR_ReadCaptureBuf
 1248              		.section	.text.Millis_TMR_SetCaptureMode,"ax",%progbits
 1249              		.align	2
 1250              		.global	Millis_TMR_SetCaptureMode
 1251              		.code	16
 1252              		.thumb_func
 1253              		.type	Millis_TMR_SetCaptureMode, %function
 1254              	Millis_TMR_SetCaptureMode:
 1255              	.LFB29:
1095:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1256              		.loc 1 1095 0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              	.LVL74:
 1261 0000 10B5     		push	{r4, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 4, -8
 1264              		.cfi_offset 14, -4
1095:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1265              		.loc 1 1095 0
 1266 0002 0400     		movs	r4, r0
1098:Generated_Source\PSoC4/Millis_TMR.c **** 
 1267              		.loc 1 1098 0
 1268 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1269              	.LVL75:
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
 1270              		.loc 1 1100 0
 1271 0008 0321     		movs	r1, #3
 1272 000a 054B     		ldr	r3, .L88
1104:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 50


 1273              		.loc 1 1104 0
 1274              		@ sp needed
1100:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= triggerMode;
 1275              		.loc 1 1100 0
 1276 000c 1A68     		ldr	r2, [r3]
 1277 000e 8A43     		bics	r2, r1
 1278 0010 1A60     		str	r2, [r3]
1101:Generated_Source\PSoC4/Millis_TMR.c **** 
 1279              		.loc 1 1101 0
 1280 0012 1A68     		ldr	r2, [r3]
 1281 0014 1443     		orrs	r4, r2
 1282              	.LVL76:
 1283 0016 1C60     		str	r4, [r3]
1103:Generated_Source\PSoC4/Millis_TMR.c **** }
 1284              		.loc 1 1103 0
 1285 0018 FFF7FEFF 		bl	CyExitCriticalSection
 1286              	.LVL77:
1104:Generated_Source\PSoC4/Millis_TMR.c **** 
 1287              		.loc 1 1104 0
 1288 001c 10BD     		pop	{r4, pc}
 1289              	.L89:
 1290 001e C046     		.align	2
 1291              	.L88:
 1292 0020 A4012040 		.word	1075839396
 1293              		.cfi_endproc
 1294              	.LFE29:
 1295              		.size	Millis_TMR_SetCaptureMode, .-Millis_TMR_SetCaptureMode
 1296              		.section	.text.Millis_TMR_SetReloadMode,"ax",%progbits
 1297              		.align	2
 1298              		.global	Millis_TMR_SetReloadMode
 1299              		.code	16
 1300              		.thumb_func
 1301              		.type	Millis_TMR_SetReloadMode, %function
 1302              	Millis_TMR_SetReloadMode:
 1303              	.LFB30:
1128:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1304              		.loc 1 1128 0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              	.LVL78:
 1309 0000 10B5     		push	{r4, lr}
 1310              		.cfi_def_cfa_offset 8
 1311              		.cfi_offset 4, -8
 1312              		.cfi_offset 14, -4
1128:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1313              		.loc 1 1128 0
 1314 0002 0400     		movs	r4, r0
1131:Generated_Source\PSoC4/Millis_TMR.c **** 
 1315              		.loc 1 1131 0
 1316 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1317              	.LVL79:
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
 1318              		.loc 1 1133 0
 1319 0008 3021     		movs	r1, #48
 1320 000a 054B     		ldr	r3, .L91
1137:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 51


 1321              		.loc 1 1137 0
 1322              		@ sp needed
1133:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_RELOAD_SHIFT));
 1323              		.loc 1 1133 0
 1324 000c 1A68     		ldr	r2, [r3]
 1325 000e 8A43     		bics	r2, r1
 1326 0010 1A60     		str	r2, [r3]
1134:Generated_Source\PSoC4/Millis_TMR.c **** 
 1327              		.loc 1 1134 0
 1328 0012 1968     		ldr	r1, [r3]
 1329 0014 2201     		lsls	r2, r4, #4
 1330 0016 0A43     		orrs	r2, r1
 1331 0018 1A60     		str	r2, [r3]
1136:Generated_Source\PSoC4/Millis_TMR.c **** }
 1332              		.loc 1 1136 0
 1333 001a FFF7FEFF 		bl	CyExitCriticalSection
 1334              	.LVL80:
 1335              	.LVL81:
1137:Generated_Source\PSoC4/Millis_TMR.c **** 
 1336              		.loc 1 1137 0
 1337 001e 10BD     		pop	{r4, pc}
 1338              	.L92:
 1339              		.align	2
 1340              	.L91:
 1341 0020 A4012040 		.word	1075839396
 1342              		.cfi_endproc
 1343              	.LFE30:
 1344              		.size	Millis_TMR_SetReloadMode, .-Millis_TMR_SetReloadMode
 1345              		.section	.text.Millis_TMR_SetStartMode,"ax",%progbits
 1346              		.align	2
 1347              		.global	Millis_TMR_SetStartMode
 1348              		.code	16
 1349              		.thumb_func
 1350              		.type	Millis_TMR_SetStartMode, %function
 1351              	Millis_TMR_SetStartMode:
 1352              	.LFB31:
1161:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1353              		.loc 1 1161 0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 1357              	.LVL82:
 1358 0000 10B5     		push	{r4, lr}
 1359              		.cfi_def_cfa_offset 8
 1360              		.cfi_offset 4, -8
 1361              		.cfi_offset 14, -4
1161:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1362              		.loc 1 1161 0
 1363 0002 0400     		movs	r4, r0
1164:Generated_Source\PSoC4/Millis_TMR.c **** 
 1364              		.loc 1 1164 0
 1365 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1366              	.LVL83:
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
 1367              		.loc 1 1166 0
 1368 0008 054B     		ldr	r3, .L94
 1369 000a 064A     		ldr	r2, .L94+4
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 52


 1370 000c 1968     		ldr	r1, [r3]
1170:Generated_Source\PSoC4/Millis_TMR.c **** 
 1371              		.loc 1 1170 0
 1372              		@ sp needed
1166:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_START_SHIFT));
 1373              		.loc 1 1166 0
 1374 000e 0A40     		ands	r2, r1
 1375 0010 1A60     		str	r2, [r3]
1167:Generated_Source\PSoC4/Millis_TMR.c **** 
 1376              		.loc 1 1167 0
 1377 0012 1968     		ldr	r1, [r3]
 1378 0014 2202     		lsls	r2, r4, #8
 1379 0016 0A43     		orrs	r2, r1
 1380 0018 1A60     		str	r2, [r3]
1169:Generated_Source\PSoC4/Millis_TMR.c **** }
 1381              		.loc 1 1169 0
 1382 001a FFF7FEFF 		bl	CyExitCriticalSection
 1383              	.LVL84:
 1384              	.LVL85:
1170:Generated_Source\PSoC4/Millis_TMR.c **** 
 1385              		.loc 1 1170 0
 1386 001e 10BD     		pop	{r4, pc}
 1387              	.L95:
 1388              		.align	2
 1389              	.L94:
 1390 0020 A4012040 		.word	1075839396
 1391 0024 FFFCFFFF 		.word	-769
 1392              		.cfi_endproc
 1393              	.LFE31:
 1394              		.size	Millis_TMR_SetStartMode, .-Millis_TMR_SetStartMode
 1395              		.section	.text.Millis_TMR_SetStopMode,"ax",%progbits
 1396              		.align	2
 1397              		.global	Millis_TMR_SetStopMode
 1398              		.code	16
 1399              		.thumb_func
 1400              		.type	Millis_TMR_SetStopMode, %function
 1401              	Millis_TMR_SetStopMode:
 1402              	.LFB32:
1193:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1403              		.loc 1 1193 0
 1404              		.cfi_startproc
 1405              		@ args = 0, pretend = 0, frame = 0
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 1407              	.LVL86:
 1408 0000 10B5     		push	{r4, lr}
 1409              		.cfi_def_cfa_offset 8
 1410              		.cfi_offset 4, -8
 1411              		.cfi_offset 14, -4
1193:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1412              		.loc 1 1193 0
 1413 0002 0400     		movs	r4, r0
1196:Generated_Source\PSoC4/Millis_TMR.c **** 
 1414              		.loc 1 1196 0
 1415 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1416              	.LVL87:
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
 1417              		.loc 1 1198 0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 53


 1418 0008 C021     		movs	r1, #192
 1419 000a 054B     		ldr	r3, .L97
1202:Generated_Source\PSoC4/Millis_TMR.c **** 
 1420              		.loc 1 1202 0
 1421              		@ sp needed
1198:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_STOP_SHIFT));
 1422              		.loc 1 1198 0
 1423 000c 1A68     		ldr	r2, [r3]
 1424 000e 8A43     		bics	r2, r1
 1425 0010 1A60     		str	r2, [r3]
1199:Generated_Source\PSoC4/Millis_TMR.c **** 
 1426              		.loc 1 1199 0
 1427 0012 1968     		ldr	r1, [r3]
 1428 0014 A201     		lsls	r2, r4, #6
 1429 0016 0A43     		orrs	r2, r1
 1430 0018 1A60     		str	r2, [r3]
1201:Generated_Source\PSoC4/Millis_TMR.c **** }
 1431              		.loc 1 1201 0
 1432 001a FFF7FEFF 		bl	CyExitCriticalSection
 1433              	.LVL88:
 1434              	.LVL89:
1202:Generated_Source\PSoC4/Millis_TMR.c **** 
 1435              		.loc 1 1202 0
 1436 001e 10BD     		pop	{r4, pc}
 1437              	.L98:
 1438              		.align	2
 1439              	.L97:
 1440 0020 A4012040 		.word	1075839396
 1441              		.cfi_endproc
 1442              	.LFE32:
 1443              		.size	Millis_TMR_SetStopMode, .-Millis_TMR_SetStopMode
 1444              		.section	.text.Millis_TMR_SetCountMode,"ax",%progbits
 1445              		.align	2
 1446              		.global	Millis_TMR_SetCountMode
 1447              		.code	16
 1448              		.thumb_func
 1449              		.type	Millis_TMR_SetCountMode, %function
 1450              	Millis_TMR_SetCountMode:
 1451              	.LFB33:
1226:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1452              		.loc 1 1226 0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              	.LVL90:
 1457 0000 10B5     		push	{r4, lr}
 1458              		.cfi_def_cfa_offset 8
 1459              		.cfi_offset 4, -8
 1460              		.cfi_offset 14, -4
1226:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1461              		.loc 1 1226 0
 1462 0002 0400     		movs	r4, r0
1229:Generated_Source\PSoC4/Millis_TMR.c **** 
 1463              		.loc 1 1229 0
 1464 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 1465              	.LVL91:
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 54


 1466              		.loc 1 1231 0
 1467 0008 0C21     		movs	r1, #12
 1468 000a 054B     		ldr	r3, .L100
1235:Generated_Source\PSoC4/Millis_TMR.c **** 
 1469              		.loc 1 1235 0
 1470              		@ sp needed
1231:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_TRIG_CONTROL1_REG |= ((uint32)(triggerMode << Millis_TMR_COUNT_SHIFT));
 1471              		.loc 1 1231 0
 1472 000c 1A68     		ldr	r2, [r3]
 1473 000e 8A43     		bics	r2, r1
 1474 0010 1A60     		str	r2, [r3]
1232:Generated_Source\PSoC4/Millis_TMR.c **** 
 1475              		.loc 1 1232 0
 1476 0012 1968     		ldr	r1, [r3]
 1477 0014 A200     		lsls	r2, r4, #2
 1478 0016 0A43     		orrs	r2, r1
 1479 0018 1A60     		str	r2, [r3]
1234:Generated_Source\PSoC4/Millis_TMR.c **** }
 1480              		.loc 1 1234 0
 1481 001a FFF7FEFF 		bl	CyExitCriticalSection
 1482              	.LVL92:
 1483              	.LVL93:
1235:Generated_Source\PSoC4/Millis_TMR.c **** 
 1484              		.loc 1 1235 0
 1485 001e 10BD     		pop	{r4, pc}
 1486              	.L101:
 1487              		.align	2
 1488              	.L100:
 1489 0020 A4012040 		.word	1075839396
 1490              		.cfi_endproc
 1491              	.LFE33:
 1492              		.size	Millis_TMR_SetCountMode, .-Millis_TMR_SetCountMode
 1493              		.section	.text.Millis_TMR_TriggerCommand,"ax",%progbits
 1494              		.align	2
 1495              		.global	Millis_TMR_TriggerCommand
 1496              		.code	16
 1497              		.thumb_func
 1498              		.type	Millis_TMR_TriggerCommand, %function
 1499              	Millis_TMR_TriggerCommand:
 1500              	.LFB34:
1266:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1501              		.loc 1 1266 0
 1502              		.cfi_startproc
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 0, uses_anonymous_args = 0
 1505              	.LVL94:
 1506 0000 70B5     		push	{r4, r5, r6, lr}
 1507              		.cfi_def_cfa_offset 16
 1508              		.cfi_offset 4, -16
 1509              		.cfi_offset 5, -12
 1510              		.cfi_offset 6, -8
 1511              		.cfi_offset 14, -4
1266:Generated_Source\PSoC4/Millis_TMR.c ****     uint8 enableInterrupts;
 1512              		.loc 1 1266 0
 1513 0002 0D00     		movs	r5, r1
 1514 0004 0400     		movs	r4, r0
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 55


 1515              		.loc 1 1271 0
 1516 0006 AC40     		lsls	r4, r4, r5
1269:Generated_Source\PSoC4/Millis_TMR.c **** 
 1517              		.loc 1 1269 0
 1518 0008 FFF7FEFF 		bl	CyEnterCriticalSection
 1519              	.LVL95:
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 1520              		.loc 1 1271 0
 1521 000c 024B     		ldr	r3, .L103
1274:Generated_Source\PSoC4/Millis_TMR.c **** 
 1522              		.loc 1 1274 0
 1523              		@ sp needed
1271:Generated_Source\PSoC4/Millis_TMR.c **** 
 1524              		.loc 1 1271 0
 1525 000e 1C60     		str	r4, [r3]
1273:Generated_Source\PSoC4/Millis_TMR.c **** }
 1526              		.loc 1 1273 0
 1527 0010 FFF7FEFF 		bl	CyExitCriticalSection
 1528              	.LVL96:
 1529              	.LVL97:
1274:Generated_Source\PSoC4/Millis_TMR.c **** 
 1530              		.loc 1 1274 0
 1531 0014 70BD     		pop	{r4, r5, r6, pc}
 1532              	.L104:
 1533 0016 C046     		.align	2
 1534              	.L103:
 1535 0018 08002040 		.word	1075838984
 1536              		.cfi_endproc
 1537              	.LFE34:
 1538              		.size	Millis_TMR_TriggerCommand, .-Millis_TMR_TriggerCommand
 1539              		.section	.text.Millis_TMR_ReadStatus,"ax",%progbits
 1540              		.align	2
 1541              		.global	Millis_TMR_ReadStatus
 1542              		.code	16
 1543              		.thumb_func
 1544              		.type	Millis_TMR_ReadStatus, %function
 1545              	Millis_TMR_ReadStatus:
 1546              	.LFB35:
1295:Generated_Source\PSoC4/Millis_TMR.c ****     return ((Millis_TMR_STATUS_REG >> Millis_TMR_RUNNING_STATUS_SHIFT) |
 1547              		.loc 1 1295 0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
 1552              		.loc 1 1296 0
 1553 0000 034B     		ldr	r3, .L106
1298:Generated_Source\PSoC4/Millis_TMR.c **** 
 1554              		.loc 1 1298 0
 1555              		@ sp needed
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
 1556              		.loc 1 1296 0
 1557 0002 1868     		ldr	r0, [r3]
1297:Generated_Source\PSoC4/Millis_TMR.c **** }
 1558              		.loc 1 1297 0
 1559 0004 1B68     		ldr	r3, [r3]
1296:Generated_Source\PSoC4/Millis_TMR.c ****             (Millis_TMR_STATUS_REG & Millis_TMR_STATUS_DOWN));
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 56


 1560              		.loc 1 1296 0
 1561 0006 820F     		lsrs	r2, r0, #30
 1562 0008 0120     		movs	r0, #1
 1563 000a 1840     		ands	r0, r3
 1564 000c 1043     		orrs	r0, r2
1298:Generated_Source\PSoC4/Millis_TMR.c **** 
 1565              		.loc 1 1298 0
 1566 000e 7047     		bx	lr
 1567              	.L107:
 1568              		.align	2
 1569              	.L106:
 1570 0010 84012040 		.word	1075839364
 1571              		.cfi_endproc
 1572              	.LFE35:
 1573              		.size	Millis_TMR_ReadStatus, .-Millis_TMR_ReadStatus
 1574              		.section	.text.Millis_TMR_SetInterruptMode,"ax",%progbits
 1575              		.align	2
 1576              		.global	Millis_TMR_SetInterruptMode
 1577              		.code	16
 1578              		.thumb_func
 1579              		.type	Millis_TMR_SetInterruptMode, %function
 1580              	Millis_TMR_SetInterruptMode:
 1581              	.LFB36:
1320:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_MASK_REG =  interruptMask;
 1582              		.loc 1 1320 0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 0
 1585              		@ frame_needed = 0, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 1587              	.LVL98:
 1588              		.loc 1 1321 0
 1589 0000 014B     		ldr	r3, .L109
1322:Generated_Source\PSoC4/Millis_TMR.c **** }
 1590              		.loc 1 1322 0
 1591              		@ sp needed
1321:Generated_Source\PSoC4/Millis_TMR.c **** }
 1592              		.loc 1 1321 0
 1593 0002 1860     		str	r0, [r3]
 1594              		.loc 1 1322 0
 1595 0004 7047     		bx	lr
 1596              	.L110:
 1597 0006 C046     		.align	2
 1598              	.L109:
 1599 0008 B8012040 		.word	1075839416
 1600              		.cfi_endproc
 1601              	.LFE36:
 1602              		.size	Millis_TMR_SetInterruptMode, .-Millis_TMR_SetInterruptMode
 1603              		.section	.text.Millis_TMR_GetInterruptSourceMasked,"ax",%progbits
 1604              		.align	2
 1605              		.global	Millis_TMR_GetInterruptSourceMasked
 1606              		.code	16
 1607              		.thumb_func
 1608              		.type	Millis_TMR_GetInterruptSourceMasked, %function
 1609              	Millis_TMR_GetInterruptSourceMasked:
 1610              	.LFB37:
1323:Generated_Source\PSoC4/Millis_TMR.c **** 
1324:Generated_Source\PSoC4/Millis_TMR.c **** 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 57


1325:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1326:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_GetInterruptSourceMasked
1327:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1328:Generated_Source\PSoC4/Millis_TMR.c **** *
1329:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1330:Generated_Source\PSoC4/Millis_TMR.c **** *  Gets the interrupt requests masked by the interrupt mask.
1331:Generated_Source\PSoC4/Millis_TMR.c **** *
1332:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1333:Generated_Source\PSoC4/Millis_TMR.c **** *   None
1334:Generated_Source\PSoC4/Millis_TMR.c **** *
1335:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1336:Generated_Source\PSoC4/Millis_TMR.c **** *  Masked interrupt source
1337:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1338:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1339:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1340:Generated_Source\PSoC4/Millis_TMR.c **** *
1341:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1342:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_GetInterruptSourceMasked(void)
1343:Generated_Source\PSoC4/Millis_TMR.c **** {
 1611              		.loc 1 1343 0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
1344:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_MASKED_REG);
 1616              		.loc 1 1344 0
 1617 0000 014B     		ldr	r3, .L112
1345:Generated_Source\PSoC4/Millis_TMR.c **** }
 1618              		.loc 1 1345 0
 1619              		@ sp needed
1344:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_MASKED_REG);
 1620              		.loc 1 1344 0
 1621 0002 1868     		ldr	r0, [r3]
 1622              		.loc 1 1345 0
 1623 0004 7047     		bx	lr
 1624              	.L113:
 1625 0006 C046     		.align	2
 1626              	.L112:
 1627 0008 BC012040 		.word	1075839420
 1628              		.cfi_endproc
 1629              	.LFE37:
 1630              		.size	Millis_TMR_GetInterruptSourceMasked, .-Millis_TMR_GetInterruptSourceMasked
 1631              		.section	.text.Millis_TMR_GetInterruptSource,"ax",%progbits
 1632              		.align	2
 1633              		.global	Millis_TMR_GetInterruptSource
 1634              		.code	16
 1635              		.thumb_func
 1636              		.type	Millis_TMR_GetInterruptSource, %function
 1637              	Millis_TMR_GetInterruptSource:
 1638              	.LFB38:
1346:Generated_Source\PSoC4/Millis_TMR.c **** 
1347:Generated_Source\PSoC4/Millis_TMR.c **** 
1348:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1349:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_GetInterruptSource
1350:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1351:Generated_Source\PSoC4/Millis_TMR.c **** *
1352:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 58


1353:Generated_Source\PSoC4/Millis_TMR.c **** *  Gets the interrupt requests (without masking).
1354:Generated_Source\PSoC4/Millis_TMR.c **** *
1355:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1356:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1357:Generated_Source\PSoC4/Millis_TMR.c **** *
1358:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1359:Generated_Source\PSoC4/Millis_TMR.c **** *  Interrupt request value
1360:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1361:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1362:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1363:Generated_Source\PSoC4/Millis_TMR.c **** *
1364:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1365:Generated_Source\PSoC4/Millis_TMR.c **** uint32 Millis_TMR_GetInterruptSource(void)
1366:Generated_Source\PSoC4/Millis_TMR.c **** {
 1639              		.loc 1 1366 0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
1367:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_REQ_REG);
 1644              		.loc 1 1367 0
 1645 0000 014B     		ldr	r3, .L115
1368:Generated_Source\PSoC4/Millis_TMR.c **** }
 1646              		.loc 1 1368 0
 1647              		@ sp needed
1367:Generated_Source\PSoC4/Millis_TMR.c ****     return (Millis_TMR_INTERRUPT_REQ_REG);
 1648              		.loc 1 1367 0
 1649 0002 1868     		ldr	r0, [r3]
 1650              		.loc 1 1368 0
 1651 0004 7047     		bx	lr
 1652              	.L116:
 1653 0006 C046     		.align	2
 1654              	.L115:
 1655 0008 B0012040 		.word	1075839408
 1656              		.cfi_endproc
 1657              	.LFE38:
 1658              		.size	Millis_TMR_GetInterruptSource, .-Millis_TMR_GetInterruptSource
 1659              		.section	.text.Millis_TMR_ClearInterrupt,"ax",%progbits
 1660              		.align	2
 1661              		.global	Millis_TMR_ClearInterrupt
 1662              		.code	16
 1663              		.thumb_func
 1664              		.type	Millis_TMR_ClearInterrupt, %function
 1665              	Millis_TMR_ClearInterrupt:
 1666              	.LFB39:
1369:Generated_Source\PSoC4/Millis_TMR.c **** 
1370:Generated_Source\PSoC4/Millis_TMR.c **** 
1371:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1372:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_ClearInterrupt
1373:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1374:Generated_Source\PSoC4/Millis_TMR.c **** *
1375:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1376:Generated_Source\PSoC4/Millis_TMR.c **** *  Clears the interrupt request.
1377:Generated_Source\PSoC4/Millis_TMR.c **** *
1378:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1379:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of interrupts to clear
1380:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 59


1381:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1382:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1383:Generated_Source\PSoC4/Millis_TMR.c **** *
1384:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
1385:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1386:Generated_Source\PSoC4/Millis_TMR.c **** *
1387:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1388:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_ClearInterrupt(uint32 interruptMask)
1389:Generated_Source\PSoC4/Millis_TMR.c **** {
 1667              		.loc 1 1389 0
 1668              		.cfi_startproc
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 1672              	.LVL99:
1390:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_REQ_REG = interruptMask;
 1673              		.loc 1 1390 0
 1674 0000 014B     		ldr	r3, .L118
1391:Generated_Source\PSoC4/Millis_TMR.c **** }
 1675              		.loc 1 1391 0
 1676              		@ sp needed
1390:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_REQ_REG = interruptMask;
 1677              		.loc 1 1390 0
 1678 0002 1860     		str	r0, [r3]
 1679              		.loc 1 1391 0
 1680 0004 7047     		bx	lr
 1681              	.L119:
 1682 0006 C046     		.align	2
 1683              	.L118:
 1684 0008 B0012040 		.word	1075839408
 1685              		.cfi_endproc
 1686              	.LFE39:
 1687              		.size	Millis_TMR_ClearInterrupt, .-Millis_TMR_ClearInterrupt
 1688              		.section	.text.Millis_TMR_SetInterrupt,"ax",%progbits
 1689              		.align	2
 1690              		.global	Millis_TMR_SetInterrupt
 1691              		.code	16
 1692              		.thumb_func
 1693              		.type	Millis_TMR_SetInterrupt, %function
 1694              	Millis_TMR_SetInterrupt:
 1695              	.LFB40:
1392:Generated_Source\PSoC4/Millis_TMR.c **** 
1393:Generated_Source\PSoC4/Millis_TMR.c **** 
1394:Generated_Source\PSoC4/Millis_TMR.c **** /*******************************************************************************
1395:Generated_Source\PSoC4/Millis_TMR.c **** * Function Name: Millis_TMR_SetInterrupt
1396:Generated_Source\PSoC4/Millis_TMR.c **** ********************************************************************************
1397:Generated_Source\PSoC4/Millis_TMR.c **** *
1398:Generated_Source\PSoC4/Millis_TMR.c **** * Summary:
1399:Generated_Source\PSoC4/Millis_TMR.c **** *  Sets a software interrupt request.
1400:Generated_Source\PSoC4/Millis_TMR.c **** *
1401:Generated_Source\PSoC4/Millis_TMR.c **** * Parameters:
1402:Generated_Source\PSoC4/Millis_TMR.c **** *   interruptMask: Mask of interrupts to set
1403:Generated_Source\PSoC4/Millis_TMR.c **** *   Values:
1404:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_TC       - Terminal count mask
1405:Generated_Source\PSoC4/Millis_TMR.c **** *     - Millis_TMR_INTR_MASK_CC_MATCH - Compare count / capture mask
1406:Generated_Source\PSoC4/Millis_TMR.c **** *
1407:Generated_Source\PSoC4/Millis_TMR.c **** * Return:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 60


1408:Generated_Source\PSoC4/Millis_TMR.c **** *  None
1409:Generated_Source\PSoC4/Millis_TMR.c **** *
1410:Generated_Source\PSoC4/Millis_TMR.c **** *******************************************************************************/
1411:Generated_Source\PSoC4/Millis_TMR.c **** void Millis_TMR_SetInterrupt(uint32 interruptMask)
1412:Generated_Source\PSoC4/Millis_TMR.c **** {
 1696              		.loc 1 1412 0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 1700              		@ link register save eliminated.
 1701              	.LVL100:
1413:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_SET_REG = interruptMask;
 1702              		.loc 1 1413 0
 1703 0000 014B     		ldr	r3, .L121
1414:Generated_Source\PSoC4/Millis_TMR.c **** }
 1704              		.loc 1 1414 0
 1705              		@ sp needed
1413:Generated_Source\PSoC4/Millis_TMR.c ****     Millis_TMR_INTERRUPT_SET_REG = interruptMask;
 1706              		.loc 1 1413 0
 1707 0002 1860     		str	r0, [r3]
 1708              		.loc 1 1414 0
 1709 0004 7047     		bx	lr
 1710              	.L122:
 1711 0006 C046     		.align	2
 1712              	.L121:
 1713 0008 B4012040 		.word	1075839412
 1714              		.cfi_endproc
 1715              	.LFE40:
 1716              		.size	Millis_TMR_SetInterrupt, .-Millis_TMR_SetInterrupt
 1717              		.global	Millis_TMR_initVar
 1718              		.bss
 1719              		.set	.LANCHOR0,. + 0
 1720              		.type	Millis_TMR_initVar, %object
 1721              		.size	Millis_TMR_initVar, 1
 1722              	Millis_TMR_initVar:
 1723 0000 00       		.space	1
 1724              		.text
 1725              	.Letext0:
 1726              		.file 2 "Generated_Source\\PSoC4\\cytypes.h"
 1727              		.file 3 "Generated_Source\\PSoC4\\CyLib.h"
 1728              		.section	.debug_info,"",%progbits
 1729              	.Ldebug_info0:
 1730 0000 560A0000 		.4byte	0xa56
 1731 0004 0400     		.2byte	0x4
 1732 0006 00000000 		.4byte	.Ldebug_abbrev0
 1733 000a 04       		.byte	0x4
 1734 000b 01       		.uleb128 0x1
 1735 000c B3000000 		.4byte	.LASF76
 1736 0010 0C       		.byte	0xc
 1737 0011 AC030000 		.4byte	.LASF77
 1738 0015 91020000 		.4byte	.LASF78
 1739 0019 30000000 		.4byte	.Ldebug_ranges0+0x30
 1740 001d 00000000 		.4byte	0
 1741 0021 00000000 		.4byte	.Ldebug_line0
 1742 0025 02       		.uleb128 0x2
 1743 0026 01       		.byte	0x1
 1744 0027 06       		.byte	0x6
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 61


 1745 0028 4F010000 		.4byte	.LASF0
 1746 002c 02       		.uleb128 0x2
 1747 002d 01       		.byte	0x1
 1748 002e 08       		.byte	0x8
 1749 002f 9D040000 		.4byte	.LASF1
 1750 0033 02       		.uleb128 0x2
 1751 0034 02       		.byte	0x2
 1752 0035 05       		.byte	0x5
 1753 0036 FA040000 		.4byte	.LASF2
 1754 003a 02       		.uleb128 0x2
 1755 003b 02       		.byte	0x2
 1756 003c 07       		.byte	0x7
 1757 003d 54030000 		.4byte	.LASF3
 1758 0041 02       		.uleb128 0x2
 1759 0042 04       		.byte	0x4
 1760 0043 05       		.byte	0x5
 1761 0044 A0010000 		.4byte	.LASF4
 1762 0048 02       		.uleb128 0x2
 1763 0049 04       		.byte	0x4
 1764 004a 07       		.byte	0x7
 1765 004b F2020000 		.4byte	.LASF5
 1766 004f 02       		.uleb128 0x2
 1767 0050 08       		.byte	0x8
 1768 0051 05       		.byte	0x5
 1769 0052 41010000 		.4byte	.LASF6
 1770 0056 02       		.uleb128 0x2
 1771 0057 08       		.byte	0x8
 1772 0058 07       		.byte	0x7
 1773 0059 7E000000 		.4byte	.LASF7
 1774 005d 03       		.uleb128 0x3
 1775 005e 04       		.byte	0x4
 1776 005f 05       		.byte	0x5
 1777 0060 696E7400 		.ascii	"int\000"
 1778 0064 02       		.uleb128 0x2
 1779 0065 04       		.byte	0x4
 1780 0066 07       		.byte	0x7
 1781 0067 7C020000 		.4byte	.LASF8
 1782 006b 04       		.uleb128 0x4
 1783 006c A9010000 		.4byte	.LASF9
 1784 0070 02       		.byte	0x2
 1785 0071 D201     		.2byte	0x1d2
 1786 0073 2C000000 		.4byte	0x2c
 1787 0077 04       		.uleb128 0x4
 1788 0078 F1010000 		.4byte	.LASF10
 1789 007c 02       		.byte	0x2
 1790 007d D401     		.2byte	0x1d4
 1791 007f 48000000 		.4byte	0x48
 1792 0083 02       		.uleb128 0x2
 1793 0084 04       		.byte	0x4
 1794 0085 04       		.byte	0x4
 1795 0086 76040000 		.4byte	.LASF11
 1796 008a 02       		.uleb128 0x2
 1797 008b 08       		.byte	0x8
 1798 008c 04       		.byte	0x4
 1799 008d AF010000 		.4byte	.LASF12
 1800 0091 02       		.uleb128 0x2
 1801 0092 01       		.byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 62


 1802 0093 08       		.byte	0x8
 1803 0094 77050000 		.4byte	.LASF13
 1804 0098 04       		.uleb128 0x4
 1805 0099 A6030000 		.4byte	.LASF14
 1806 009d 02       		.byte	0x2
 1807 009e 7E02     		.2byte	0x27e
 1808 00a0 A4000000 		.4byte	0xa4
 1809 00a4 05       		.uleb128 0x5
 1810 00a5 77000000 		.4byte	0x77
 1811 00a9 02       		.uleb128 0x2
 1812 00aa 08       		.byte	0x8
 1813 00ab 04       		.byte	0x4
 1814 00ac F2030000 		.4byte	.LASF15
 1815 00b0 02       		.uleb128 0x2
 1816 00b1 04       		.byte	0x4
 1817 00b2 07       		.byte	0x7
 1818 00b3 D0030000 		.4byte	.LASF16
 1819 00b7 06       		.uleb128 0x6
 1820 00b8 04020000 		.4byte	.LASF19
 1821 00bc 01       		.byte	0x1
 1822 00bd F104     		.2byte	0x4f1
 1823 00bf 01       		.byte	0x1
 1824 00c0 E9000000 		.4byte	0xe9
 1825 00c4 07       		.uleb128 0x7
 1826 00c5 1E020000 		.4byte	.LASF17
 1827 00c9 01       		.byte	0x1
 1828 00ca F104     		.2byte	0x4f1
 1829 00cc 77000000 		.4byte	0x77
 1830 00d0 07       		.uleb128 0x7
 1831 00d1 89020000 		.4byte	.LASF18
 1832 00d5 01       		.byte	0x1
 1833 00d6 F104     		.2byte	0x4f1
 1834 00d8 77000000 		.4byte	0x77
 1835 00dc 08       		.uleb128 0x8
 1836 00dd F9050000 		.4byte	.LASF27
 1837 00e1 01       		.byte	0x1
 1838 00e2 F304     		.2byte	0x4f3
 1839 00e4 6B000000 		.4byte	0x6b
 1840 00e8 00       		.byte	0
 1841 00e9 06       		.uleb128 0x6
 1842 00ea FE030000 		.4byte	.LASF20
 1843 00ee 01       		.byte	0x1
 1844 00ef 6702     		.2byte	0x267
 1845 00f1 01       		.byte	0x1
 1846 00f2 03010000 		.4byte	0x103
 1847 00f6 07       		.uleb128 0x7
 1848 00f7 1B000000 		.4byte	.LASF21
 1849 00fb 01       		.byte	0x1
 1850 00fc 6702     		.2byte	0x267
 1851 00fe 77000000 		.4byte	0x77
 1852 0102 00       		.byte	0
 1853 0103 06       		.uleb128 0x6
 1854 0104 B6010000 		.4byte	.LASF22
 1855 0108 01       		.byte	0x1
 1856 0109 B502     		.2byte	0x2b5
 1857 010b 01       		.byte	0x1
 1858 010c 1D010000 		.4byte	0x11d
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 63


 1859 0110 07       		.uleb128 0x7
 1860 0111 61000000 		.4byte	.LASF23
 1861 0115 01       		.byte	0x1
 1862 0116 B502     		.2byte	0x2b5
 1863 0118 77000000 		.4byte	0x77
 1864 011c 00       		.byte	0
 1865 011d 06       		.uleb128 0x6
 1866 011e 20060000 		.4byte	.LASF24
 1867 0122 01       		.byte	0x1
 1868 0123 2705     		.2byte	0x527
 1869 0125 01       		.byte	0x1
 1870 0126 37010000 		.4byte	0x137
 1871 012a 07       		.uleb128 0x7
 1872 012b 3A050000 		.4byte	.LASF25
 1873 012f 01       		.byte	0x1
 1874 0130 2705     		.2byte	0x527
 1875 0132 77000000 		.4byte	0x77
 1876 0136 00       		.byte	0
 1877 0137 09       		.uleb128 0x9
 1878 0138 37000000 		.4byte	.LASF79
 1879 013c 01       		.byte	0x1
 1880 013d 26       		.byte	0x26
 1881 013e 01       		.byte	0x1
 1882 013f 0A       		.uleb128 0xa
 1883 0140 37010000 		.4byte	0x137
 1884 0144 00000000 		.4byte	.LFB1
 1885 0148 38000000 		.4byte	.LFE1-.LFB1
 1886 014c 01       		.uleb128 0x1
 1887 014d 9C       		.byte	0x9c
 1888 014e A6010000 		.4byte	0x1a6
 1889 0152 0B       		.uleb128 0xb
 1890 0153 1D010000 		.4byte	0x11d
 1891 0157 0E000000 		.4byte	.LBB18
 1892 015b 06000000 		.4byte	.LBE18-.LBB18
 1893 015f 01       		.byte	0x1
 1894 0160 40       		.byte	0x40
 1895 0161 6F010000 		.4byte	0x16f
 1896 0165 0C       		.uleb128 0xc
 1897 0166 2A010000 		.4byte	0x12a
 1898 016a 00000000 		.4byte	.LLST0
 1899 016e 00       		.byte	0
 1900 016f 0B       		.uleb128 0xb
 1901 0170 03010000 		.4byte	0x103
 1902 0174 14000000 		.4byte	.LBB20
 1903 0178 06000000 		.4byte	.LBE20-.LBB20
 1904 017c 01       		.byte	0x1
 1905 017d 43       		.byte	0x43
 1906 017e 8C010000 		.4byte	0x18c
 1907 0182 0C       		.uleb128 0xc
 1908 0183 10010000 		.4byte	0x110
 1909 0187 14000000 		.4byte	.LLST1
 1910 018b 00       		.byte	0
 1911 018c 0D       		.uleb128 0xd
 1912 018d E9000000 		.4byte	0xe9
 1913 0191 1A000000 		.4byte	.LBB22
 1914 0195 06000000 		.4byte	.LBE22-.LBB22
 1915 0199 01       		.byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 64


 1916 019a 54       		.byte	0x54
 1917 019b 0C       		.uleb128 0xc
 1918 019c F6000000 		.4byte	0xf6
 1919 01a0 29000000 		.4byte	.LLST2
 1920 01a4 00       		.byte	0
 1921 01a5 00       		.byte	0
 1922 01a6 0E       		.uleb128 0xe
 1923 01a7 51040000 		.4byte	.LASF26
 1924 01ab 01       		.byte	0x1
 1925 01ac B1       		.byte	0xb1
 1926 01ad 01       		.byte	0x1
 1927 01ae BE010000 		.4byte	0x1be
 1928 01b2 0F       		.uleb128 0xf
 1929 01b3 F9050000 		.4byte	.LASF27
 1930 01b7 01       		.byte	0x1
 1931 01b8 B3       		.byte	0xb3
 1932 01b9 6B000000 		.4byte	0x6b
 1933 01bd 00       		.byte	0
 1934 01be 0A       		.uleb128 0xa
 1935 01bf A6010000 		.4byte	0x1a6
 1936 01c3 00000000 		.4byte	.LFB2
 1937 01c7 30000000 		.4byte	.LFE2-.LFB2
 1938 01cb 01       		.uleb128 0x1
 1939 01cc 9C       		.byte	0x9c
 1940 01cd 38020000 		.4byte	0x238
 1941 01d1 10       		.uleb128 0x10
 1942 01d2 B2010000 		.4byte	0x1b2
 1943 01d6 3D000000 		.4byte	.LLST3
 1944 01da 0B       		.uleb128 0xb
 1945 01db B7000000 		.4byte	0xb7
 1946 01df 14000000 		.4byte	.LBB26
 1947 01e3 10000000 		.4byte	.LBE26-.LBB26
 1948 01e7 01       		.byte	0x1
 1949 01e8 C2       		.byte	0xc2
 1950 01e9 25020000 		.4byte	0x225
 1951 01ed 0C       		.uleb128 0xc
 1952 01ee D0000000 		.4byte	0xd0
 1953 01f2 50000000 		.4byte	.LLST4
 1954 01f6 0C       		.uleb128 0xc
 1955 01f7 C4000000 		.4byte	0xc4
 1956 01fb 64000000 		.4byte	.LLST5
 1957 01ff 11       		.uleb128 0x11
 1958 0200 14000000 		.4byte	.LBB27
 1959 0204 10000000 		.4byte	.LBE27-.LBB27
 1960 0208 10       		.uleb128 0x10
 1961 0209 DC000000 		.4byte	0xdc
 1962 020d 78000000 		.4byte	.LLST6
 1963 0211 12       		.uleb128 0x12
 1964 0212 18000000 		.4byte	.LVL6
 1965 0216 430A0000 		.4byte	0xa43
 1966 021a 12       		.uleb128 0x12
 1967 021b 24000000 		.4byte	.LVL7
 1968 021f 4E0A0000 		.4byte	0xa4e
 1969 0223 00       		.byte	0
 1970 0224 00       		.byte	0
 1971 0225 12       		.uleb128 0x12
 1972 0226 06000000 		.4byte	.LVL4
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 65


 1973 022a 430A0000 		.4byte	0xa43
 1974 022e 12       		.uleb128 0x12
 1975 022f 14000000 		.4byte	.LVL5
 1976 0233 4E0A0000 		.4byte	0xa4e
 1977 0237 00       		.byte	0
 1978 0238 13       		.uleb128 0x13
 1979 0239 56060000 		.4byte	.LASF28
 1980 023d 01       		.byte	0x1
 1981 023e E6       		.byte	0xe6
 1982 023f 00000000 		.4byte	.LFB3
 1983 0243 70000000 		.4byte	.LFE3-.LFB3
 1984 0247 01       		.uleb128 0x1
 1985 0248 9C       		.byte	0x9c
 1986 0249 31030000 		.4byte	0x331
 1987 024d 0B       		.uleb128 0xb
 1988 024e 37010000 		.4byte	0x137
 1989 0252 0A000000 		.4byte	.LBB40
 1990 0256 1E000000 		.4byte	.LBE40-.LBB40
 1991 025a 01       		.byte	0x1
 1992 025b EA       		.byte	0xea
 1993 025c B4020000 		.4byte	0x2b4
 1994 0260 14       		.uleb128 0x14
 1995 0261 03010000 		.4byte	0x103
 1996 0265 16000000 		.4byte	.LBB42
 1997 0269 00000000 		.4byte	.Ldebug_ranges0+0
 1998 026d 01       		.byte	0x1
 1999 026e 43       		.byte	0x43
 2000 026f 7D020000 		.4byte	0x27d
 2001 0273 0C       		.uleb128 0xc
 2002 0274 10010000 		.4byte	0x110
 2003 0278 8B000000 		.4byte	.LLST7
 2004 027c 00       		.byte	0
 2005 027d 0B       		.uleb128 0xb
 2006 027e 1D010000 		.4byte	0x11d
 2007 0282 1A000000 		.4byte	.LBB45
 2008 0286 06000000 		.4byte	.LBE45-.LBB45
 2009 028a 01       		.byte	0x1
 2010 028b 40       		.byte	0x40
 2011 028c 9A020000 		.4byte	0x29a
 2012 0290 0C       		.uleb128 0xc
 2013 0291 2A010000 		.4byte	0x12a
 2014 0295 A0000000 		.4byte	.LLST8
 2015 0299 00       		.byte	0
 2016 029a 0D       		.uleb128 0xd
 2017 029b E9000000 		.4byte	0xe9
 2018 029f 24000000 		.4byte	.LBB48
 2019 02a3 04000000 		.4byte	.LBE48-.LBB48
 2020 02a7 01       		.byte	0x1
 2021 02a8 54       		.byte	0x54
 2022 02a9 0C       		.uleb128 0xc
 2023 02aa F6000000 		.4byte	0xf6
 2024 02ae B4000000 		.4byte	.LLST9
 2025 02b2 00       		.byte	0
 2026 02b3 00       		.byte	0
 2027 02b4 15       		.uleb128 0x15
 2028 02b5 A6010000 		.4byte	0x1a6
 2029 02b9 2A000000 		.4byte	.LBB50
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 66


 2030 02bd 18000000 		.4byte	.Ldebug_ranges0+0x18
 2031 02c1 01       		.byte	0x1
 2032 02c2 EE       		.byte	0xee
 2033 02c3 16       		.uleb128 0x16
 2034 02c4 18000000 		.4byte	.Ldebug_ranges0+0x18
 2035 02c8 10       		.uleb128 0x10
 2036 02c9 B2010000 		.4byte	0x1b2
 2037 02cd C8000000 		.4byte	.LLST10
 2038 02d1 0B       		.uleb128 0xb
 2039 02d2 B7000000 		.4byte	0xb7
 2040 02d6 3C000000 		.4byte	.LBB52
 2041 02da 10000000 		.4byte	.LBE52-.LBB52
 2042 02de 01       		.byte	0x1
 2043 02df C2       		.byte	0xc2
 2044 02e0 1C030000 		.4byte	0x31c
 2045 02e4 0C       		.uleb128 0xc
 2046 02e5 D0000000 		.4byte	0xd0
 2047 02e9 DB000000 		.4byte	.LLST11
 2048 02ed 0C       		.uleb128 0xc
 2049 02ee C4000000 		.4byte	0xc4
 2050 02f2 EF000000 		.4byte	.LLST12
 2051 02f6 11       		.uleb128 0x11
 2052 02f7 3C000000 		.4byte	.LBB53
 2053 02fb 10000000 		.4byte	.LBE53-.LBB53
 2054 02ff 10       		.uleb128 0x10
 2055 0300 DC000000 		.4byte	0xdc
 2056 0304 03010000 		.4byte	.LLST13
 2057 0308 12       		.uleb128 0x12
 2058 0309 40000000 		.4byte	.LVL14
 2059 030d 430A0000 		.4byte	0xa43
 2060 0311 12       		.uleb128 0x12
 2061 0312 4C000000 		.4byte	.LVL15
 2062 0316 4E0A0000 		.4byte	0xa4e
 2063 031a 00       		.byte	0
 2064 031b 00       		.byte	0
 2065 031c 12       		.uleb128 0x12
 2066 031d 2E000000 		.4byte	.LVL12
 2067 0321 430A0000 		.4byte	0xa43
 2068 0325 12       		.uleb128 0x12
 2069 0326 3C000000 		.4byte	.LVL13
 2070 032a 4E0A0000 		.4byte	0xa4e
 2071 032e 00       		.byte	0
 2072 032f 00       		.byte	0
 2073 0330 00       		.byte	0
 2074 0331 17       		.uleb128 0x17
 2075 0332 EA040000 		.4byte	.LASF29
 2076 0336 01       		.byte	0x1
 2077 0337 0001     		.2byte	0x100
 2078 0339 00000000 		.4byte	.LFB4
 2079 033d 1C000000 		.4byte	.LFE4-.LFB4
 2080 0341 01       		.uleb128 0x1
 2081 0342 9C       		.byte	0x9c
 2082 0343 6A030000 		.4byte	0x36a
 2083 0347 18       		.uleb128 0x18
 2084 0348 F9050000 		.4byte	.LASF27
 2085 034c 01       		.byte	0x1
 2086 034d 0201     		.2byte	0x102
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 67


 2087 034f 6B000000 		.4byte	0x6b
 2088 0353 16010000 		.4byte	.LLST14
 2089 0357 12       		.uleb128 0x12
 2090 0358 06000000 		.4byte	.LVL16
 2091 035c 430A0000 		.4byte	0xa43
 2092 0360 12       		.uleb128 0x12
 2093 0361 14000000 		.4byte	.LVL17
 2094 0365 4E0A0000 		.4byte	0xa4e
 2095 0369 00       		.byte	0
 2096 036a 17       		.uleb128 0x17
 2097 036b 63040000 		.4byte	.LASF30
 2098 036f 01       		.byte	0x1
 2099 0370 2501     		.2byte	0x125
 2100 0372 00000000 		.4byte	.LFB5
 2101 0376 28000000 		.4byte	.LFE5-.LFB5
 2102 037a 01       		.uleb128 0x1
 2103 037b 9C       		.byte	0x9c
 2104 037c B3030000 		.4byte	0x3b3
 2105 0380 19       		.uleb128 0x19
 2106 0381 7C050000 		.4byte	.LASF32
 2107 0385 01       		.byte	0x1
 2108 0386 2501     		.2byte	0x125
 2109 0388 77000000 		.4byte	0x77
 2110 038c 29010000 		.4byte	.LLST15
 2111 0390 18       		.uleb128 0x18
 2112 0391 F9050000 		.4byte	.LASF27
 2113 0395 01       		.byte	0x1
 2114 0396 2701     		.2byte	0x127
 2115 0398 6B000000 		.4byte	0x6b
 2116 039c 55010000 		.4byte	.LLST16
 2117 03a0 12       		.uleb128 0x12
 2118 03a1 08000000 		.4byte	.LVL19
 2119 03a5 430A0000 		.4byte	0xa43
 2120 03a9 12       		.uleb128 0x12
 2121 03aa 1C000000 		.4byte	.LVL21
 2122 03ae 4E0A0000 		.4byte	0xa4e
 2123 03b2 00       		.byte	0
 2124 03b3 17       		.uleb128 0x17
 2125 03b4 81050000 		.4byte	.LASF31
 2126 03b8 01       		.byte	0x1
 2127 03b9 4601     		.2byte	0x146
 2128 03bb 00000000 		.4byte	.LFB6
 2129 03bf 28000000 		.4byte	.LFE6-.LFB6
 2130 03c3 01       		.uleb128 0x1
 2131 03c4 9C       		.byte	0x9c
 2132 03c5 FC030000 		.4byte	0x3fc
 2133 03c9 19       		.uleb128 0x19
 2134 03ca AC000000 		.4byte	.LASF33
 2135 03ce 01       		.byte	0x1
 2136 03cf 4601     		.2byte	0x146
 2137 03d1 77000000 		.4byte	0x77
 2138 03d5 68010000 		.4byte	.LLST17
 2139 03d9 18       		.uleb128 0x18
 2140 03da F9050000 		.4byte	.LASF27
 2141 03de 01       		.byte	0x1
 2142 03df 4801     		.2byte	0x148
 2143 03e1 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 68


 2144 03e5 94010000 		.4byte	.LLST18
 2145 03e9 12       		.uleb128 0x12
 2146 03ea 08000000 		.4byte	.LVL23
 2147 03ee 430A0000 		.4byte	0xa43
 2148 03f2 12       		.uleb128 0x12
 2149 03f3 1C000000 		.4byte	.LVL25
 2150 03f7 4E0A0000 		.4byte	0xa4e
 2151 03fb 00       		.byte	0
 2152 03fc 17       		.uleb128 0x17
 2153 03fd BC050000 		.4byte	.LASF34
 2154 0401 01       		.byte	0x1
 2155 0402 6B01     		.2byte	0x16b
 2156 0404 00000000 		.4byte	.LFB7
 2157 0408 28000000 		.4byte	.LFE7-.LFB7
 2158 040c 01       		.uleb128 0x1
 2159 040d 9C       		.byte	0x9c
 2160 040e 45040000 		.4byte	0x445
 2161 0412 19       		.uleb128 0x19
 2162 0413 7C040000 		.4byte	.LASF35
 2163 0417 01       		.byte	0x1
 2164 0418 6B01     		.2byte	0x16b
 2165 041a 77000000 		.4byte	0x77
 2166 041e A7010000 		.4byte	.LLST19
 2167 0422 18       		.uleb128 0x18
 2168 0423 F9050000 		.4byte	.LASF27
 2169 0427 01       		.byte	0x1
 2170 0428 6D01     		.2byte	0x16d
 2171 042a 6B000000 		.4byte	0x6b
 2172 042e D3010000 		.4byte	.LLST20
 2173 0432 12       		.uleb128 0x12
 2174 0433 08000000 		.4byte	.LVL27
 2175 0437 430A0000 		.4byte	0xa43
 2176 043b 12       		.uleb128 0x12
 2177 043c 1C000000 		.4byte	.LVL29
 2178 0440 4E0A0000 		.4byte	0xa4e
 2179 0444 00       		.byte	0
 2180 0445 17       		.uleb128 0x17
 2181 0446 D4040000 		.4byte	.LASF36
 2182 044a 01       		.byte	0x1
 2183 044b 8B01     		.2byte	0x18b
 2184 044d 00000000 		.4byte	.LFB8
 2185 0451 30000000 		.4byte	.LFE8-.LFB8
 2186 0455 01       		.uleb128 0x1
 2187 0456 9C       		.byte	0x9c
 2188 0457 8E040000 		.4byte	0x48e
 2189 045b 19       		.uleb128 0x19
 2190 045c 7E030000 		.4byte	.LASF37
 2191 0460 01       		.byte	0x1
 2192 0461 8B01     		.2byte	0x18b
 2193 0463 77000000 		.4byte	0x77
 2194 0467 E6010000 		.4byte	.LLST21
 2195 046b 18       		.uleb128 0x18
 2196 046c F9050000 		.4byte	.LASF27
 2197 0470 01       		.byte	0x1
 2198 0471 8D01     		.2byte	0x18d
 2199 0473 6B000000 		.4byte	0x6b
 2200 0477 12020000 		.4byte	.LLST22
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 69


 2201 047b 12       		.uleb128 0x12
 2202 047c 08000000 		.4byte	.LVL31
 2203 0480 430A0000 		.4byte	0xa43
 2204 0484 12       		.uleb128 0x12
 2205 0485 24000000 		.4byte	.LVL33
 2206 0489 4E0A0000 		.4byte	0xa4e
 2207 048d 00       		.byte	0
 2208 048e 17       		.uleb128 0x17
 2209 048f 68000000 		.4byte	.LASF38
 2210 0493 01       		.byte	0x1
 2211 0494 C101     		.2byte	0x1c1
 2212 0496 00000000 		.4byte	.LFB9
 2213 049a 10000000 		.4byte	.LFE9-.LFB9
 2214 049e 01       		.uleb128 0x1
 2215 049f 9C       		.byte	0x9c
 2216 04a0 B5040000 		.4byte	0x4b5
 2217 04a4 19       		.uleb128 0x19
 2218 04a5 04030000 		.4byte	.LASF39
 2219 04a9 01       		.byte	0x1
 2220 04aa C101     		.2byte	0x1c1
 2221 04ac 77000000 		.4byte	0x77
 2222 04b0 25020000 		.4byte	.LLST23
 2223 04b4 00       		.byte	0
 2224 04b5 17       		.uleb128 0x17
 2225 04b6 5B010000 		.4byte	.LASF40
 2226 04ba 01       		.byte	0x1
 2227 04bb E501     		.2byte	0x1e5
 2228 04bd 00000000 		.4byte	.LFB10
 2229 04c1 28000000 		.4byte	.LFE10-.LFB10
 2230 04c5 01       		.uleb128 0x1
 2231 04c6 9C       		.byte	0x9c
 2232 04c7 FE040000 		.4byte	0x4fe
 2233 04cb 19       		.uleb128 0x19
 2234 04cc 3C060000 		.4byte	.LASF41
 2235 04d0 01       		.byte	0x1
 2236 04d1 E501     		.2byte	0x1e5
 2237 04d3 77000000 		.4byte	0x77
 2238 04d7 46020000 		.4byte	.LLST24
 2239 04db 18       		.uleb128 0x18
 2240 04dc F9050000 		.4byte	.LASF27
 2241 04e0 01       		.byte	0x1
 2242 04e1 E701     		.2byte	0x1e7
 2243 04e3 6B000000 		.4byte	0x6b
 2244 04e7 72020000 		.4byte	.LLST25
 2245 04eb 12       		.uleb128 0x12
 2246 04ec 08000000 		.4byte	.LVL37
 2247 04f0 430A0000 		.4byte	0xa43
 2248 04f4 12       		.uleb128 0x12
 2249 04f5 20000000 		.4byte	.LVL39
 2250 04f9 4E0A0000 		.4byte	0xa4e
 2251 04fd 00       		.byte	0
 2252 04fe 17       		.uleb128 0x17
 2253 04ff 1E050000 		.4byte	.LASF42
 2254 0503 01       		.byte	0x1
 2255 0504 0702     		.2byte	0x207
 2256 0506 00000000 		.4byte	.LFB11
 2257 050a 28000000 		.4byte	.LFE11-.LFB11
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 70


 2258 050e 01       		.uleb128 0x1
 2259 050f 9C       		.byte	0x9c
 2260 0510 47050000 		.4byte	0x547
 2261 0514 19       		.uleb128 0x19
 2262 0515 AB040000 		.4byte	.LASF43
 2263 0519 01       		.byte	0x1
 2264 051a 0702     		.2byte	0x207
 2265 051c 77000000 		.4byte	0x77
 2266 0520 85020000 		.4byte	.LLST26
 2267 0524 18       		.uleb128 0x18
 2268 0525 F9050000 		.4byte	.LASF27
 2269 0529 01       		.byte	0x1
 2270 052a 0902     		.2byte	0x209
 2271 052c 6B000000 		.4byte	0x6b
 2272 0530 B1020000 		.4byte	.LLST27
 2273 0534 12       		.uleb128 0x12
 2274 0535 08000000 		.4byte	.LVL41
 2275 0539 430A0000 		.4byte	0xa43
 2276 053d 12       		.uleb128 0x12
 2277 053e 20000000 		.4byte	.LVL43
 2278 0542 4E0A0000 		.4byte	0xa4e
 2279 0546 00       		.byte	0
 2280 0547 17       		.uleb128 0x17
 2281 0548 8C030000 		.4byte	.LASF44
 2282 054c 01       		.byte	0x1
 2283 054d 2802     		.2byte	0x228
 2284 054f 00000000 		.4byte	.LFB12
 2285 0553 2C000000 		.4byte	.LFE12-.LFB12
 2286 0557 01       		.uleb128 0x1
 2287 0558 9C       		.byte	0x9c
 2288 0559 90050000 		.4byte	0x590
 2289 055d 19       		.uleb128 0x19
 2290 055e 55020000 		.4byte	.LASF45
 2291 0562 01       		.byte	0x1
 2292 0563 2802     		.2byte	0x228
 2293 0565 77000000 		.4byte	0x77
 2294 0569 C4020000 		.4byte	.LLST28
 2295 056d 18       		.uleb128 0x18
 2296 056e F9050000 		.4byte	.LASF27
 2297 0572 01       		.byte	0x1
 2298 0573 2A02     		.2byte	0x22a
 2299 0575 6B000000 		.4byte	0x6b
 2300 0579 F0020000 		.4byte	.LLST29
 2301 057d 12       		.uleb128 0x12
 2302 057e 08000000 		.4byte	.LVL45
 2303 0582 430A0000 		.4byte	0xa43
 2304 0586 12       		.uleb128 0x12
 2305 0587 20000000 		.4byte	.LVL47
 2306 058b 4E0A0000 		.4byte	0xa4e
 2307 058f 00       		.byte	0
 2308 0590 17       		.uleb128 0x17
 2309 0591 BC040000 		.4byte	.LASF46
 2310 0595 01       		.byte	0x1
 2311 0596 4902     		.2byte	0x249
 2312 0598 00000000 		.4byte	.LFB13
 2313 059c 28000000 		.4byte	.LFE13-.LFB13
 2314 05a0 01       		.uleb128 0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 71


 2315 05a1 9C       		.byte	0x9c
 2316 05a2 D9050000 		.4byte	0x5d9
 2317 05a6 19       		.uleb128 0x19
 2318 05a7 1E020000 		.4byte	.LASF17
 2319 05ab 01       		.byte	0x1
 2320 05ac 4902     		.2byte	0x249
 2321 05ae 77000000 		.4byte	0x77
 2322 05b2 03030000 		.4byte	.LLST30
 2323 05b6 18       		.uleb128 0x18
 2324 05b7 F9050000 		.4byte	.LASF27
 2325 05bb 01       		.byte	0x1
 2326 05bc 4B02     		.2byte	0x24b
 2327 05be 6B000000 		.4byte	0x6b
 2328 05c2 2F030000 		.4byte	.LLST31
 2329 05c6 12       		.uleb128 0x12
 2330 05c7 08000000 		.4byte	.LVL49
 2331 05cb 430A0000 		.4byte	0xa43
 2332 05cf 12       		.uleb128 0x12
 2333 05d0 1C000000 		.4byte	.LVL51
 2334 05d4 4E0A0000 		.4byte	0xa4e
 2335 05d8 00       		.byte	0
 2336 05d9 0A       		.uleb128 0xa
 2337 05da E9000000 		.4byte	0xe9
 2338 05de 00000000 		.4byte	.LFB14
 2339 05e2 10000000 		.4byte	.LFE14-.LFB14
 2340 05e6 01       		.uleb128 0x1
 2341 05e7 9C       		.byte	0x9c
 2342 05e8 F6050000 		.4byte	0x5f6
 2343 05ec 0C       		.uleb128 0xc
 2344 05ed F6000000 		.4byte	0xf6
 2345 05f1 42030000 		.4byte	.LLST32
 2346 05f5 00       		.byte	0
 2347 05f6 1A       		.uleb128 0x1a
 2348 05f7 86040000 		.4byte	.LASF49
 2349 05fb 01       		.byte	0x1
 2350 05fc 7B02     		.2byte	0x27b
 2351 05fe 77000000 		.4byte	0x77
 2352 0602 00000000 		.4byte	.LFB15
 2353 0606 10000000 		.4byte	.LFE15-.LFB15
 2354 060a 01       		.uleb128 0x1
 2355 060b 9C       		.byte	0x9c
 2356 060c 17       		.uleb128 0x17
 2357 060d A2050000 		.4byte	.LASF47
 2358 0611 01       		.byte	0x1
 2359 0612 9802     		.2byte	0x298
 2360 0614 00000000 		.4byte	.LFB16
 2361 0618 28000000 		.4byte	.LFE16-.LFB16
 2362 061c 01       		.uleb128 0x1
 2363 061d 9C       		.byte	0x9c
 2364 061e 55060000 		.4byte	0x655
 2365 0622 19       		.uleb128 0x19
 2366 0623 96050000 		.4byte	.LASF48
 2367 0627 01       		.byte	0x1
 2368 0628 9802     		.2byte	0x298
 2369 062a 77000000 		.4byte	0x77
 2370 062e 63030000 		.4byte	.LLST33
 2371 0632 18       		.uleb128 0x18
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 72


 2372 0633 F9050000 		.4byte	.LASF27
 2373 0637 01       		.byte	0x1
 2374 0638 9A02     		.2byte	0x29a
 2375 063a 6B000000 		.4byte	0x6b
 2376 063e 8F030000 		.4byte	.LLST34
 2377 0642 12       		.uleb128 0x12
 2378 0643 08000000 		.4byte	.LVL55
 2379 0647 430A0000 		.4byte	0xa43
 2380 064b 12       		.uleb128 0x12
 2381 064c 1C000000 		.4byte	.LVL57
 2382 0650 4E0A0000 		.4byte	0xa4e
 2383 0654 00       		.byte	0
 2384 0655 0A       		.uleb128 0xa
 2385 0656 03010000 		.4byte	0x103
 2386 065a 00000000 		.4byte	.LFB17
 2387 065e 10000000 		.4byte	.LFE17-.LFB17
 2388 0662 01       		.uleb128 0x1
 2389 0663 9C       		.byte	0x9c
 2390 0664 72060000 		.4byte	0x672
 2391 0668 0C       		.uleb128 0xc
 2392 0669 10010000 		.4byte	0x110
 2393 066d A2030000 		.4byte	.LLST35
 2394 0671 00       		.byte	0
 2395 0672 1A       		.uleb128 0x1a
 2396 0673 0A060000 		.4byte	.LASF50
 2397 0677 01       		.byte	0x1
 2398 0678 C902     		.2byte	0x2c9
 2399 067a 77000000 		.4byte	0x77
 2400 067e 00000000 		.4byte	.LFB18
 2401 0682 10000000 		.4byte	.LFE18-.LFB18
 2402 0686 01       		.uleb128 0x1
 2403 0687 9C       		.byte	0x9c
 2404 0688 17       		.uleb128 0x17
 2405 0689 47000000 		.4byte	.LASF51
 2406 068d 01       		.byte	0x1
 2407 068e E302     		.2byte	0x2e3
 2408 0690 00000000 		.4byte	.LFB19
 2409 0694 24000000 		.4byte	.LFE19-.LFB19
 2410 0698 01       		.uleb128 0x1
 2411 0699 9C       		.byte	0x9c
 2412 069a D1060000 		.4byte	0x6d1
 2413 069e 19       		.uleb128 0x19
 2414 069f 4B060000 		.4byte	.LASF52
 2415 06a3 01       		.byte	0x1
 2416 06a4 E302     		.2byte	0x2e3
 2417 06a6 77000000 		.4byte	0x77
 2418 06aa C3030000 		.4byte	.LLST36
 2419 06ae 18       		.uleb128 0x18
 2420 06af F9050000 		.4byte	.LASF27
 2421 06b3 01       		.byte	0x1
 2422 06b4 E502     		.2byte	0x2e5
 2423 06b6 6B000000 		.4byte	0x6b
 2424 06ba EF030000 		.4byte	.LLST37
 2425 06be 12       		.uleb128 0x12
 2426 06bf 08000000 		.4byte	.LVL61
 2427 06c3 430A0000 		.4byte	0xa43
 2428 06c7 12       		.uleb128 0x12
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 73


 2429 06c8 1E000000 		.4byte	.LVL62
 2430 06cc 4E0A0000 		.4byte	0xa4e
 2431 06d0 00       		.byte	0
 2432 06d1 17       		.uleb128 0x17
 2433 06d2 1E040000 		.4byte	.LASF53
 2434 06d6 01       		.byte	0x1
 2435 06d7 FE02     		.2byte	0x2fe
 2436 06d9 00000000 		.4byte	.LFB20
 2437 06dd 10000000 		.4byte	.LFE20-.LFB20
 2438 06e1 01       		.uleb128 0x1
 2439 06e2 9C       		.byte	0x9c
 2440 06e3 F8060000 		.4byte	0x6f8
 2441 06e7 19       		.uleb128 0x19
 2442 06e8 67060000 		.4byte	.LASF54
 2443 06ec 01       		.byte	0x1
 2444 06ed FE02     		.2byte	0x2fe
 2445 06ef 77000000 		.4byte	0x77
 2446 06f3 02040000 		.4byte	.LLST38
 2447 06f7 00       		.byte	0
 2448 06f8 1A       		.uleb128 0x1a
 2449 06f9 D9030000 		.4byte	.LASF55
 2450 06fd 01       		.byte	0x1
 2451 06fe 1203     		.2byte	0x312
 2452 0700 77000000 		.4byte	0x77
 2453 0704 00000000 		.4byte	.LFB21
 2454 0708 10000000 		.4byte	.LFE21-.LFB21
 2455 070c 01       		.uleb128 0x1
 2456 070d 9C       		.byte	0x9c
 2457 070e 17       		.uleb128 0x17
 2458 070f 38040000 		.4byte	.LASF56
 2459 0713 01       		.byte	0x1
 2460 0714 2C03     		.2byte	0x32c
 2461 0716 00000000 		.4byte	.LFB22
 2462 071a 28000000 		.4byte	.LFE22-.LFB22
 2463 071e 01       		.uleb128 0x1
 2464 071f 9C       		.byte	0x9c
 2465 0720 57070000 		.4byte	0x757
 2466 0724 19       		.uleb128 0x19
 2467 0725 4B060000 		.4byte	.LASF52
 2468 0729 01       		.byte	0x1
 2469 072a 2C03     		.2byte	0x32c
 2470 072c 77000000 		.4byte	0x77
 2471 0730 23040000 		.4byte	.LLST39
 2472 0734 18       		.uleb128 0x18
 2473 0735 F9050000 		.4byte	.LASF27
 2474 0739 01       		.byte	0x1
 2475 073a 2E03     		.2byte	0x32e
 2476 073c 6B000000 		.4byte	0x6b
 2477 0740 4F040000 		.4byte	.LLST40
 2478 0744 12       		.uleb128 0x12
 2479 0745 08000000 		.4byte	.LVL67
 2480 0749 430A0000 		.4byte	0xa43
 2481 074d 12       		.uleb128 0x12
 2482 074e 20000000 		.4byte	.LVL69
 2483 0752 4E0A0000 		.4byte	0xa4e
 2484 0756 00       		.byte	0
 2485 0757 17       		.uleb128 0x17
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 74


 2486 0758 3C030000 		.4byte	.LASF57
 2487 075c 01       		.byte	0x1
 2488 075d 5103     		.2byte	0x351
 2489 075f 00000000 		.4byte	.LFB23
 2490 0763 10000000 		.4byte	.LFE23-.LFB23
 2491 0767 01       		.uleb128 0x1
 2492 0768 9C       		.byte	0x9c
 2493 0769 7E070000 		.4byte	0x77e
 2494 076d 19       		.uleb128 0x19
 2495 076e 16040000 		.4byte	.LASF58
 2496 0772 01       		.byte	0x1
 2497 0773 5103     		.2byte	0x351
 2498 0775 77000000 		.4byte	0x77
 2499 0779 62040000 		.4byte	.LLST41
 2500 077d 00       		.byte	0
 2501 077e 17       		.uleb128 0x17
 2502 077f 00000000 		.4byte	.LASF59
 2503 0783 01       		.byte	0x1
 2504 0784 BA03     		.2byte	0x3ba
 2505 0786 00000000 		.4byte	.LFB25
 2506 078a 10000000 		.4byte	.LFE25-.LFB25
 2507 078e 01       		.uleb128 0x1
 2508 078f 9C       		.byte	0x9c
 2509 0790 A5070000 		.4byte	0x7a5
 2510 0794 19       		.uleb128 0x19
 2511 0795 D4050000 		.4byte	.LASF60
 2512 0799 01       		.byte	0x1
 2513 079a BA03     		.2byte	0x3ba
 2514 079c 77000000 		.4byte	0x77
 2515 07a0 83040000 		.4byte	.LLST42
 2516 07a4 00       		.byte	0
 2517 07a5 1B       		.uleb128 0x1b
 2518 07a6 67030000 		.4byte	.LASF61
 2519 07aa 01       		.byte	0x1
 2520 07ab 1604     		.2byte	0x416
 2521 07ad 77000000 		.4byte	0x77
 2522 07b1 01       		.byte	0x1
 2523 07b2 1C       		.uleb128 0x1c
 2524 07b3 A5070000 		.4byte	0x7a5
 2525 07b7 00000000 		.4byte	.LFB27
 2526 07bb 10000000 		.4byte	.LFE27-.LFB27
 2527 07bf 01       		.uleb128 0x1
 2528 07c0 9C       		.byte	0x9c
 2529 07c1 1B       		.uleb128 0x1b
 2530 07c2 04050000 		.4byte	.LASF62
 2531 07c6 01       		.byte	0x1
 2532 07c7 2B04     		.2byte	0x42b
 2533 07c9 77000000 		.4byte	0x77
 2534 07cd 01       		.byte	0x1
 2535 07ce 1C       		.uleb128 0x1c
 2536 07cf C1070000 		.4byte	0x7c1
 2537 07d3 00000000 		.4byte	.LFB28
 2538 07d7 10000000 		.4byte	.LFE28-.LFB28
 2539 07db 01       		.uleb128 0x1
 2540 07dc 9C       		.byte	0x9c
 2541 07dd 17       		.uleb128 0x17
 2542 07de DF050000 		.4byte	.LASF63
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 75


 2543 07e2 01       		.byte	0x1
 2544 07e3 4604     		.2byte	0x446
 2545 07e5 00000000 		.4byte	.LFB29
 2546 07e9 24000000 		.4byte	.LFE29-.LFB29
 2547 07ed 01       		.uleb128 0x1
 2548 07ee 9C       		.byte	0x9c
 2549 07ef 26080000 		.4byte	0x826
 2550 07f3 19       		.uleb128 0x19
 2551 07f4 F8010000 		.4byte	.LASF64
 2552 07f8 01       		.byte	0x1
 2553 07f9 4604     		.2byte	0x446
 2554 07fb 77000000 		.4byte	0x77
 2555 07ff A4040000 		.4byte	.LLST43
 2556 0803 18       		.uleb128 0x18
 2557 0804 F9050000 		.4byte	.LASF27
 2558 0808 01       		.byte	0x1
 2559 0809 4804     		.2byte	0x448
 2560 080b 6B000000 		.4byte	0x6b
 2561 080f D0040000 		.4byte	.LLST44
 2562 0813 12       		.uleb128 0x12
 2563 0814 08000000 		.4byte	.LVL75
 2564 0818 430A0000 		.4byte	0xa43
 2565 081c 12       		.uleb128 0x12
 2566 081d 1C000000 		.4byte	.LVL77
 2567 0821 4E0A0000 		.4byte	0xa4e
 2568 0825 00       		.byte	0
 2569 0826 17       		.uleb128 0x17
 2570 0827 5E050000 		.4byte	.LASF65
 2571 082b 01       		.byte	0x1
 2572 082c 6704     		.2byte	0x467
 2573 082e 00000000 		.4byte	.LFB30
 2574 0832 24000000 		.4byte	.LFE30-.LFB30
 2575 0836 01       		.uleb128 0x1
 2576 0837 9C       		.byte	0x9c
 2577 0838 6F080000 		.4byte	0x86f
 2578 083c 19       		.uleb128 0x19
 2579 083d F8010000 		.4byte	.LASF64
 2580 0841 01       		.byte	0x1
 2581 0842 6704     		.2byte	0x467
 2582 0844 77000000 		.4byte	0x77
 2583 0848 E3040000 		.4byte	.LLST45
 2584 084c 18       		.uleb128 0x18
 2585 084d F9050000 		.4byte	.LASF27
 2586 0851 01       		.byte	0x1
 2587 0852 6904     		.2byte	0x469
 2588 0854 6B000000 		.4byte	0x6b
 2589 0858 0F050000 		.4byte	.LLST46
 2590 085c 12       		.uleb128 0x12
 2591 085d 08000000 		.4byte	.LVL79
 2592 0861 430A0000 		.4byte	0xa43
 2593 0865 12       		.uleb128 0x12
 2594 0866 1E000000 		.4byte	.LVL80
 2595 086a 4E0A0000 		.4byte	0xa4e
 2596 086e 00       		.byte	0
 2597 086f 17       		.uleb128 0x17
 2598 0870 0D030000 		.4byte	.LASF66
 2599 0874 01       		.byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 76


 2600 0875 8804     		.2byte	0x488
 2601 0877 00000000 		.4byte	.LFB31
 2602 087b 28000000 		.4byte	.LFE31-.LFB31
 2603 087f 01       		.uleb128 0x1
 2604 0880 9C       		.byte	0x9c
 2605 0881 B8080000 		.4byte	0x8b8
 2606 0885 19       		.uleb128 0x19
 2607 0886 F8010000 		.4byte	.LASF64
 2608 088a 01       		.byte	0x1
 2609 088b 8804     		.2byte	0x488
 2610 088d 77000000 		.4byte	0x77
 2611 0891 22050000 		.4byte	.LLST47
 2612 0895 18       		.uleb128 0x18
 2613 0896 F9050000 		.4byte	.LASF27
 2614 089a 01       		.byte	0x1
 2615 089b 8A04     		.2byte	0x48a
 2616 089d 6B000000 		.4byte	0x6b
 2617 08a1 4E050000 		.4byte	.LLST48
 2618 08a5 12       		.uleb128 0x12
 2619 08a6 08000000 		.4byte	.LVL83
 2620 08aa 430A0000 		.4byte	0xa43
 2621 08ae 12       		.uleb128 0x12
 2622 08af 1E000000 		.4byte	.LVL84
 2623 08b3 4E0A0000 		.4byte	0xa4e
 2624 08b7 00       		.byte	0
 2625 08b8 17       		.uleb128 0x17
 2626 08b9 95000000 		.4byte	.LASF67
 2627 08bd 01       		.byte	0x1
 2628 08be A804     		.2byte	0x4a8
 2629 08c0 00000000 		.4byte	.LFB32
 2630 08c4 24000000 		.4byte	.LFE32-.LFB32
 2631 08c8 01       		.uleb128 0x1
 2632 08c9 9C       		.byte	0x9c
 2633 08ca 01090000 		.4byte	0x901
 2634 08ce 19       		.uleb128 0x19
 2635 08cf F8010000 		.4byte	.LASF64
 2636 08d3 01       		.byte	0x1
 2637 08d4 A804     		.2byte	0x4a8
 2638 08d6 77000000 		.4byte	0x77
 2639 08da 61050000 		.4byte	.LLST49
 2640 08de 18       		.uleb128 0x18
 2641 08df F9050000 		.4byte	.LASF27
 2642 08e3 01       		.byte	0x1
 2643 08e4 AA04     		.2byte	0x4aa
 2644 08e6 6B000000 		.4byte	0x6b
 2645 08ea 8D050000 		.4byte	.LLST50
 2646 08ee 12       		.uleb128 0x12
 2647 08ef 08000000 		.4byte	.LVL87
 2648 08f3 430A0000 		.4byte	0xa43
 2649 08f7 12       		.uleb128 0x12
 2650 08f8 1E000000 		.4byte	.LVL88
 2651 08fc 4E0A0000 		.4byte	0xa4e
 2652 0900 00       		.byte	0
 2653 0901 17       		.uleb128 0x17
 2654 0902 3D020000 		.4byte	.LASF68
 2655 0906 01       		.byte	0x1
 2656 0907 C904     		.2byte	0x4c9
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 77


 2657 0909 00000000 		.4byte	.LFB33
 2658 090d 24000000 		.4byte	.LFE33-.LFB33
 2659 0911 01       		.uleb128 0x1
 2660 0912 9C       		.byte	0x9c
 2661 0913 4A090000 		.4byte	0x94a
 2662 0917 19       		.uleb128 0x19
 2663 0918 F8010000 		.4byte	.LASF64
 2664 091c 01       		.byte	0x1
 2665 091d C904     		.2byte	0x4c9
 2666 091f 77000000 		.4byte	0x77
 2667 0923 A0050000 		.4byte	.LLST51
 2668 0927 18       		.uleb128 0x18
 2669 0928 F9050000 		.4byte	.LASF27
 2670 092c 01       		.byte	0x1
 2671 092d CB04     		.2byte	0x4cb
 2672 092f 6B000000 		.4byte	0x6b
 2673 0933 CC050000 		.4byte	.LLST52
 2674 0937 12       		.uleb128 0x12
 2675 0938 08000000 		.4byte	.LVL91
 2676 093c 430A0000 		.4byte	0xa43
 2677 0940 12       		.uleb128 0x12
 2678 0941 1E000000 		.4byte	.LVL92
 2679 0945 4E0A0000 		.4byte	0xa4e
 2680 0949 00       		.byte	0
 2681 094a 0A       		.uleb128 0xa
 2682 094b B7000000 		.4byte	0xb7
 2683 094f 00000000 		.4byte	.LFB34
 2684 0953 1C000000 		.4byte	.LFE34-.LFB34
 2685 0957 01       		.uleb128 0x1
 2686 0958 9C       		.byte	0x9c
 2687 0959 8B090000 		.4byte	0x98b
 2688 095d 0C       		.uleb128 0xc
 2689 095e C4000000 		.4byte	0xc4
 2690 0962 DF050000 		.4byte	.LLST53
 2691 0966 0C       		.uleb128 0xc
 2692 0967 D0000000 		.4byte	0xd0
 2693 096b 00060000 		.4byte	.LLST54
 2694 096f 10       		.uleb128 0x10
 2695 0970 DC000000 		.4byte	0xdc
 2696 0974 2C060000 		.4byte	.LLST55
 2697 0978 12       		.uleb128 0x12
 2698 0979 0C000000 		.4byte	.LVL95
 2699 097d 430A0000 		.4byte	0xa43
 2700 0981 12       		.uleb128 0x12
 2701 0982 14000000 		.4byte	.LVL96
 2702 0986 4E0A0000 		.4byte	0xa4e
 2703 098a 00       		.byte	0
 2704 098b 1A       		.uleb128 0x1a
 2705 098c 48050000 		.4byte	.LASF69
 2706 0990 01       		.byte	0x1
 2707 0991 0E05     		.2byte	0x50e
 2708 0993 77000000 		.4byte	0x77
 2709 0997 00000000 		.4byte	.LFB35
 2710 099b 14000000 		.4byte	.LFE35-.LFB35
 2711 099f 01       		.uleb128 0x1
 2712 09a0 9C       		.byte	0x9c
 2713 09a1 0A       		.uleb128 0xa
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 78


 2714 09a2 1D010000 		.4byte	0x11d
 2715 09a6 00000000 		.4byte	.LFB36
 2716 09aa 0C000000 		.4byte	.LFE36-.LFB36
 2717 09ae 01       		.uleb128 0x1
 2718 09af 9C       		.byte	0x9c
 2719 09b0 BC090000 		.4byte	0x9bc
 2720 09b4 1D       		.uleb128 0x1d
 2721 09b5 2A010000 		.4byte	0x12a
 2722 09b9 01       		.uleb128 0x1
 2723 09ba 50       		.byte	0x50
 2724 09bb 00       		.byte	0
 2725 09bc 1A       		.uleb128 0x1a
 2726 09bd CD010000 		.4byte	.LASF70
 2727 09c1 01       		.byte	0x1
 2728 09c2 3E05     		.2byte	0x53e
 2729 09c4 77000000 		.4byte	0x77
 2730 09c8 00000000 		.4byte	.LFB37
 2731 09cc 0C000000 		.4byte	.LFE37-.LFB37
 2732 09d0 01       		.uleb128 0x1
 2733 09d1 9C       		.byte	0x9c
 2734 09d2 1A       		.uleb128 0x1a
 2735 09d3 5E020000 		.4byte	.LASF71
 2736 09d7 01       		.byte	0x1
 2737 09d8 5505     		.2byte	0x555
 2738 09da 77000000 		.4byte	0x77
 2739 09de 00000000 		.4byte	.LFB38
 2740 09e2 0C000000 		.4byte	.LFE38-.LFB38
 2741 09e6 01       		.uleb128 0x1
 2742 09e7 9C       		.byte	0x9c
 2743 09e8 17       		.uleb128 0x17
 2744 09e9 23020000 		.4byte	.LASF72
 2745 09ed 01       		.byte	0x1
 2746 09ee 6C05     		.2byte	0x56c
 2747 09f0 00000000 		.4byte	.LFB39
 2748 09f4 0C000000 		.4byte	.LFE39-.LFB39
 2749 09f8 01       		.uleb128 0x1
 2750 09f9 9C       		.byte	0x9c
 2751 09fa 0D0A0000 		.4byte	0xa0d
 2752 09fe 1E       		.uleb128 0x1e
 2753 09ff 3A050000 		.4byte	.LASF25
 2754 0a03 01       		.byte	0x1
 2755 0a04 6C05     		.2byte	0x56c
 2756 0a06 77000000 		.4byte	0x77
 2757 0a0a 01       		.uleb128 0x1
 2758 0a0b 50       		.byte	0x50
 2759 0a0c 00       		.byte	0
 2760 0a0d 17       		.uleb128 0x17
 2761 0a0e 88010000 		.4byte	.LASF73
 2762 0a12 01       		.byte	0x1
 2763 0a13 8305     		.2byte	0x583
 2764 0a15 00000000 		.4byte	.LFB40
 2765 0a19 0C000000 		.4byte	.LFE40-.LFB40
 2766 0a1d 01       		.uleb128 0x1
 2767 0a1e 9C       		.byte	0x9c
 2768 0a1f 320A0000 		.4byte	0xa32
 2769 0a23 1E       		.uleb128 0x1e
 2770 0a24 3A050000 		.4byte	.LASF25
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 79


 2771 0a28 01       		.byte	0x1
 2772 0a29 8305     		.2byte	0x583
 2773 0a2b 77000000 		.4byte	0x77
 2774 0a2f 01       		.uleb128 0x1
 2775 0a30 50       		.byte	0x50
 2776 0a31 00       		.byte	0
 2777 0a32 1F       		.uleb128 0x1f
 2778 0a33 75010000 		.4byte	.LASF80
 2779 0a37 01       		.byte	0x1
 2780 0a38 15       		.byte	0x15
 2781 0a39 6B000000 		.4byte	0x6b
 2782 0a3d 05       		.uleb128 0x5
 2783 0a3e 03       		.byte	0x3
 2784 0a3f 00000000 		.4byte	Millis_TMR_initVar
 2785 0a43 20       		.uleb128 0x20
 2786 0a44 25030000 		.4byte	.LASF74
 2787 0a48 25030000 		.4byte	.LASF74
 2788 0a4c 03       		.byte	0x3
 2789 0a4d E5       		.byte	0xe5
 2790 0a4e 20       		.uleb128 0x20
 2791 0a4f 21000000 		.4byte	.LASF75
 2792 0a53 21000000 		.4byte	.LASF75
 2793 0a57 03       		.byte	0x3
 2794 0a58 E6       		.byte	0xe6
 2795 0a59 00       		.byte	0
 2796              		.section	.debug_abbrev,"",%progbits
 2797              	.Ldebug_abbrev0:
 2798 0000 01       		.uleb128 0x1
 2799 0001 11       		.uleb128 0x11
 2800 0002 01       		.byte	0x1
 2801 0003 25       		.uleb128 0x25
 2802 0004 0E       		.uleb128 0xe
 2803 0005 13       		.uleb128 0x13
 2804 0006 0B       		.uleb128 0xb
 2805 0007 03       		.uleb128 0x3
 2806 0008 0E       		.uleb128 0xe
 2807 0009 1B       		.uleb128 0x1b
 2808 000a 0E       		.uleb128 0xe
 2809 000b 55       		.uleb128 0x55
 2810 000c 17       		.uleb128 0x17
 2811 000d 11       		.uleb128 0x11
 2812 000e 01       		.uleb128 0x1
 2813 000f 10       		.uleb128 0x10
 2814 0010 17       		.uleb128 0x17
 2815 0011 00       		.byte	0
 2816 0012 00       		.byte	0
 2817 0013 02       		.uleb128 0x2
 2818 0014 24       		.uleb128 0x24
 2819 0015 00       		.byte	0
 2820 0016 0B       		.uleb128 0xb
 2821 0017 0B       		.uleb128 0xb
 2822 0018 3E       		.uleb128 0x3e
 2823 0019 0B       		.uleb128 0xb
 2824 001a 03       		.uleb128 0x3
 2825 001b 0E       		.uleb128 0xe
 2826 001c 00       		.byte	0
 2827 001d 00       		.byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 80


 2828 001e 03       		.uleb128 0x3
 2829 001f 24       		.uleb128 0x24
 2830 0020 00       		.byte	0
 2831 0021 0B       		.uleb128 0xb
 2832 0022 0B       		.uleb128 0xb
 2833 0023 3E       		.uleb128 0x3e
 2834 0024 0B       		.uleb128 0xb
 2835 0025 03       		.uleb128 0x3
 2836 0026 08       		.uleb128 0x8
 2837 0027 00       		.byte	0
 2838 0028 00       		.byte	0
 2839 0029 04       		.uleb128 0x4
 2840 002a 16       		.uleb128 0x16
 2841 002b 00       		.byte	0
 2842 002c 03       		.uleb128 0x3
 2843 002d 0E       		.uleb128 0xe
 2844 002e 3A       		.uleb128 0x3a
 2845 002f 0B       		.uleb128 0xb
 2846 0030 3B       		.uleb128 0x3b
 2847 0031 05       		.uleb128 0x5
 2848 0032 49       		.uleb128 0x49
 2849 0033 13       		.uleb128 0x13
 2850 0034 00       		.byte	0
 2851 0035 00       		.byte	0
 2852 0036 05       		.uleb128 0x5
 2853 0037 35       		.uleb128 0x35
 2854 0038 00       		.byte	0
 2855 0039 49       		.uleb128 0x49
 2856 003a 13       		.uleb128 0x13
 2857 003b 00       		.byte	0
 2858 003c 00       		.byte	0
 2859 003d 06       		.uleb128 0x6
 2860 003e 2E       		.uleb128 0x2e
 2861 003f 01       		.byte	0x1
 2862 0040 3F       		.uleb128 0x3f
 2863 0041 19       		.uleb128 0x19
 2864 0042 03       		.uleb128 0x3
 2865 0043 0E       		.uleb128 0xe
 2866 0044 3A       		.uleb128 0x3a
 2867 0045 0B       		.uleb128 0xb
 2868 0046 3B       		.uleb128 0x3b
 2869 0047 05       		.uleb128 0x5
 2870 0048 27       		.uleb128 0x27
 2871 0049 19       		.uleb128 0x19
 2872 004a 20       		.uleb128 0x20
 2873 004b 0B       		.uleb128 0xb
 2874 004c 01       		.uleb128 0x1
 2875 004d 13       		.uleb128 0x13
 2876 004e 00       		.byte	0
 2877 004f 00       		.byte	0
 2878 0050 07       		.uleb128 0x7
 2879 0051 05       		.uleb128 0x5
 2880 0052 00       		.byte	0
 2881 0053 03       		.uleb128 0x3
 2882 0054 0E       		.uleb128 0xe
 2883 0055 3A       		.uleb128 0x3a
 2884 0056 0B       		.uleb128 0xb
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 81


 2885 0057 3B       		.uleb128 0x3b
 2886 0058 05       		.uleb128 0x5
 2887 0059 49       		.uleb128 0x49
 2888 005a 13       		.uleb128 0x13
 2889 005b 00       		.byte	0
 2890 005c 00       		.byte	0
 2891 005d 08       		.uleb128 0x8
 2892 005e 34       		.uleb128 0x34
 2893 005f 00       		.byte	0
 2894 0060 03       		.uleb128 0x3
 2895 0061 0E       		.uleb128 0xe
 2896 0062 3A       		.uleb128 0x3a
 2897 0063 0B       		.uleb128 0xb
 2898 0064 3B       		.uleb128 0x3b
 2899 0065 05       		.uleb128 0x5
 2900 0066 49       		.uleb128 0x49
 2901 0067 13       		.uleb128 0x13
 2902 0068 00       		.byte	0
 2903 0069 00       		.byte	0
 2904 006a 09       		.uleb128 0x9
 2905 006b 2E       		.uleb128 0x2e
 2906 006c 00       		.byte	0
 2907 006d 3F       		.uleb128 0x3f
 2908 006e 19       		.uleb128 0x19
 2909 006f 03       		.uleb128 0x3
 2910 0070 0E       		.uleb128 0xe
 2911 0071 3A       		.uleb128 0x3a
 2912 0072 0B       		.uleb128 0xb
 2913 0073 3B       		.uleb128 0x3b
 2914 0074 0B       		.uleb128 0xb
 2915 0075 27       		.uleb128 0x27
 2916 0076 19       		.uleb128 0x19
 2917 0077 20       		.uleb128 0x20
 2918 0078 0B       		.uleb128 0xb
 2919 0079 00       		.byte	0
 2920 007a 00       		.byte	0
 2921 007b 0A       		.uleb128 0xa
 2922 007c 2E       		.uleb128 0x2e
 2923 007d 01       		.byte	0x1
 2924 007e 31       		.uleb128 0x31
 2925 007f 13       		.uleb128 0x13
 2926 0080 11       		.uleb128 0x11
 2927 0081 01       		.uleb128 0x1
 2928 0082 12       		.uleb128 0x12
 2929 0083 06       		.uleb128 0x6
 2930 0084 40       		.uleb128 0x40
 2931 0085 18       		.uleb128 0x18
 2932 0086 9742     		.uleb128 0x2117
 2933 0088 19       		.uleb128 0x19
 2934 0089 01       		.uleb128 0x1
 2935 008a 13       		.uleb128 0x13
 2936 008b 00       		.byte	0
 2937 008c 00       		.byte	0
 2938 008d 0B       		.uleb128 0xb
 2939 008e 1D       		.uleb128 0x1d
 2940 008f 01       		.byte	0x1
 2941 0090 31       		.uleb128 0x31
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 82


 2942 0091 13       		.uleb128 0x13
 2943 0092 11       		.uleb128 0x11
 2944 0093 01       		.uleb128 0x1
 2945 0094 12       		.uleb128 0x12
 2946 0095 06       		.uleb128 0x6
 2947 0096 58       		.uleb128 0x58
 2948 0097 0B       		.uleb128 0xb
 2949 0098 59       		.uleb128 0x59
 2950 0099 0B       		.uleb128 0xb
 2951 009a 01       		.uleb128 0x1
 2952 009b 13       		.uleb128 0x13
 2953 009c 00       		.byte	0
 2954 009d 00       		.byte	0
 2955 009e 0C       		.uleb128 0xc
 2956 009f 05       		.uleb128 0x5
 2957 00a0 00       		.byte	0
 2958 00a1 31       		.uleb128 0x31
 2959 00a2 13       		.uleb128 0x13
 2960 00a3 02       		.uleb128 0x2
 2961 00a4 17       		.uleb128 0x17
 2962 00a5 00       		.byte	0
 2963 00a6 00       		.byte	0
 2964 00a7 0D       		.uleb128 0xd
 2965 00a8 1D       		.uleb128 0x1d
 2966 00a9 01       		.byte	0x1
 2967 00aa 31       		.uleb128 0x31
 2968 00ab 13       		.uleb128 0x13
 2969 00ac 11       		.uleb128 0x11
 2970 00ad 01       		.uleb128 0x1
 2971 00ae 12       		.uleb128 0x12
 2972 00af 06       		.uleb128 0x6
 2973 00b0 58       		.uleb128 0x58
 2974 00b1 0B       		.uleb128 0xb
 2975 00b2 59       		.uleb128 0x59
 2976 00b3 0B       		.uleb128 0xb
 2977 00b4 00       		.byte	0
 2978 00b5 00       		.byte	0
 2979 00b6 0E       		.uleb128 0xe
 2980 00b7 2E       		.uleb128 0x2e
 2981 00b8 01       		.byte	0x1
 2982 00b9 3F       		.uleb128 0x3f
 2983 00ba 19       		.uleb128 0x19
 2984 00bb 03       		.uleb128 0x3
 2985 00bc 0E       		.uleb128 0xe
 2986 00bd 3A       		.uleb128 0x3a
 2987 00be 0B       		.uleb128 0xb
 2988 00bf 3B       		.uleb128 0x3b
 2989 00c0 0B       		.uleb128 0xb
 2990 00c1 27       		.uleb128 0x27
 2991 00c2 19       		.uleb128 0x19
 2992 00c3 20       		.uleb128 0x20
 2993 00c4 0B       		.uleb128 0xb
 2994 00c5 01       		.uleb128 0x1
 2995 00c6 13       		.uleb128 0x13
 2996 00c7 00       		.byte	0
 2997 00c8 00       		.byte	0
 2998 00c9 0F       		.uleb128 0xf
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 83


 2999 00ca 34       		.uleb128 0x34
 3000 00cb 00       		.byte	0
 3001 00cc 03       		.uleb128 0x3
 3002 00cd 0E       		.uleb128 0xe
 3003 00ce 3A       		.uleb128 0x3a
 3004 00cf 0B       		.uleb128 0xb
 3005 00d0 3B       		.uleb128 0x3b
 3006 00d1 0B       		.uleb128 0xb
 3007 00d2 49       		.uleb128 0x49
 3008 00d3 13       		.uleb128 0x13
 3009 00d4 00       		.byte	0
 3010 00d5 00       		.byte	0
 3011 00d6 10       		.uleb128 0x10
 3012 00d7 34       		.uleb128 0x34
 3013 00d8 00       		.byte	0
 3014 00d9 31       		.uleb128 0x31
 3015 00da 13       		.uleb128 0x13
 3016 00db 02       		.uleb128 0x2
 3017 00dc 17       		.uleb128 0x17
 3018 00dd 00       		.byte	0
 3019 00de 00       		.byte	0
 3020 00df 11       		.uleb128 0x11
 3021 00e0 0B       		.uleb128 0xb
 3022 00e1 01       		.byte	0x1
 3023 00e2 11       		.uleb128 0x11
 3024 00e3 01       		.uleb128 0x1
 3025 00e4 12       		.uleb128 0x12
 3026 00e5 06       		.uleb128 0x6
 3027 00e6 00       		.byte	0
 3028 00e7 00       		.byte	0
 3029 00e8 12       		.uleb128 0x12
 3030 00e9 898201   		.uleb128 0x4109
 3031 00ec 00       		.byte	0
 3032 00ed 11       		.uleb128 0x11
 3033 00ee 01       		.uleb128 0x1
 3034 00ef 31       		.uleb128 0x31
 3035 00f0 13       		.uleb128 0x13
 3036 00f1 00       		.byte	0
 3037 00f2 00       		.byte	0
 3038 00f3 13       		.uleb128 0x13
 3039 00f4 2E       		.uleb128 0x2e
 3040 00f5 01       		.byte	0x1
 3041 00f6 3F       		.uleb128 0x3f
 3042 00f7 19       		.uleb128 0x19
 3043 00f8 03       		.uleb128 0x3
 3044 00f9 0E       		.uleb128 0xe
 3045 00fa 3A       		.uleb128 0x3a
 3046 00fb 0B       		.uleb128 0xb
 3047 00fc 3B       		.uleb128 0x3b
 3048 00fd 0B       		.uleb128 0xb
 3049 00fe 27       		.uleb128 0x27
 3050 00ff 19       		.uleb128 0x19
 3051 0100 11       		.uleb128 0x11
 3052 0101 01       		.uleb128 0x1
 3053 0102 12       		.uleb128 0x12
 3054 0103 06       		.uleb128 0x6
 3055 0104 40       		.uleb128 0x40
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 84


 3056 0105 18       		.uleb128 0x18
 3057 0106 9742     		.uleb128 0x2117
 3058 0108 19       		.uleb128 0x19
 3059 0109 01       		.uleb128 0x1
 3060 010a 13       		.uleb128 0x13
 3061 010b 00       		.byte	0
 3062 010c 00       		.byte	0
 3063 010d 14       		.uleb128 0x14
 3064 010e 1D       		.uleb128 0x1d
 3065 010f 01       		.byte	0x1
 3066 0110 31       		.uleb128 0x31
 3067 0111 13       		.uleb128 0x13
 3068 0112 52       		.uleb128 0x52
 3069 0113 01       		.uleb128 0x1
 3070 0114 55       		.uleb128 0x55
 3071 0115 17       		.uleb128 0x17
 3072 0116 58       		.uleb128 0x58
 3073 0117 0B       		.uleb128 0xb
 3074 0118 59       		.uleb128 0x59
 3075 0119 0B       		.uleb128 0xb
 3076 011a 01       		.uleb128 0x1
 3077 011b 13       		.uleb128 0x13
 3078 011c 00       		.byte	0
 3079 011d 00       		.byte	0
 3080 011e 15       		.uleb128 0x15
 3081 011f 1D       		.uleb128 0x1d
 3082 0120 01       		.byte	0x1
 3083 0121 31       		.uleb128 0x31
 3084 0122 13       		.uleb128 0x13
 3085 0123 52       		.uleb128 0x52
 3086 0124 01       		.uleb128 0x1
 3087 0125 55       		.uleb128 0x55
 3088 0126 17       		.uleb128 0x17
 3089 0127 58       		.uleb128 0x58
 3090 0128 0B       		.uleb128 0xb
 3091 0129 59       		.uleb128 0x59
 3092 012a 0B       		.uleb128 0xb
 3093 012b 00       		.byte	0
 3094 012c 00       		.byte	0
 3095 012d 16       		.uleb128 0x16
 3096 012e 0B       		.uleb128 0xb
 3097 012f 01       		.byte	0x1
 3098 0130 55       		.uleb128 0x55
 3099 0131 17       		.uleb128 0x17
 3100 0132 00       		.byte	0
 3101 0133 00       		.byte	0
 3102 0134 17       		.uleb128 0x17
 3103 0135 2E       		.uleb128 0x2e
 3104 0136 01       		.byte	0x1
 3105 0137 3F       		.uleb128 0x3f
 3106 0138 19       		.uleb128 0x19
 3107 0139 03       		.uleb128 0x3
 3108 013a 0E       		.uleb128 0xe
 3109 013b 3A       		.uleb128 0x3a
 3110 013c 0B       		.uleb128 0xb
 3111 013d 3B       		.uleb128 0x3b
 3112 013e 05       		.uleb128 0x5
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 85


 3113 013f 27       		.uleb128 0x27
 3114 0140 19       		.uleb128 0x19
 3115 0141 11       		.uleb128 0x11
 3116 0142 01       		.uleb128 0x1
 3117 0143 12       		.uleb128 0x12
 3118 0144 06       		.uleb128 0x6
 3119 0145 40       		.uleb128 0x40
 3120 0146 18       		.uleb128 0x18
 3121 0147 9742     		.uleb128 0x2117
 3122 0149 19       		.uleb128 0x19
 3123 014a 01       		.uleb128 0x1
 3124 014b 13       		.uleb128 0x13
 3125 014c 00       		.byte	0
 3126 014d 00       		.byte	0
 3127 014e 18       		.uleb128 0x18
 3128 014f 34       		.uleb128 0x34
 3129 0150 00       		.byte	0
 3130 0151 03       		.uleb128 0x3
 3131 0152 0E       		.uleb128 0xe
 3132 0153 3A       		.uleb128 0x3a
 3133 0154 0B       		.uleb128 0xb
 3134 0155 3B       		.uleb128 0x3b
 3135 0156 05       		.uleb128 0x5
 3136 0157 49       		.uleb128 0x49
 3137 0158 13       		.uleb128 0x13
 3138 0159 02       		.uleb128 0x2
 3139 015a 17       		.uleb128 0x17
 3140 015b 00       		.byte	0
 3141 015c 00       		.byte	0
 3142 015d 19       		.uleb128 0x19
 3143 015e 05       		.uleb128 0x5
 3144 015f 00       		.byte	0
 3145 0160 03       		.uleb128 0x3
 3146 0161 0E       		.uleb128 0xe
 3147 0162 3A       		.uleb128 0x3a
 3148 0163 0B       		.uleb128 0xb
 3149 0164 3B       		.uleb128 0x3b
 3150 0165 05       		.uleb128 0x5
 3151 0166 49       		.uleb128 0x49
 3152 0167 13       		.uleb128 0x13
 3153 0168 02       		.uleb128 0x2
 3154 0169 17       		.uleb128 0x17
 3155 016a 00       		.byte	0
 3156 016b 00       		.byte	0
 3157 016c 1A       		.uleb128 0x1a
 3158 016d 2E       		.uleb128 0x2e
 3159 016e 00       		.byte	0
 3160 016f 3F       		.uleb128 0x3f
 3161 0170 19       		.uleb128 0x19
 3162 0171 03       		.uleb128 0x3
 3163 0172 0E       		.uleb128 0xe
 3164 0173 3A       		.uleb128 0x3a
 3165 0174 0B       		.uleb128 0xb
 3166 0175 3B       		.uleb128 0x3b
 3167 0176 05       		.uleb128 0x5
 3168 0177 27       		.uleb128 0x27
 3169 0178 19       		.uleb128 0x19
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 86


 3170 0179 49       		.uleb128 0x49
 3171 017a 13       		.uleb128 0x13
 3172 017b 11       		.uleb128 0x11
 3173 017c 01       		.uleb128 0x1
 3174 017d 12       		.uleb128 0x12
 3175 017e 06       		.uleb128 0x6
 3176 017f 40       		.uleb128 0x40
 3177 0180 18       		.uleb128 0x18
 3178 0181 9742     		.uleb128 0x2117
 3179 0183 19       		.uleb128 0x19
 3180 0184 00       		.byte	0
 3181 0185 00       		.byte	0
 3182 0186 1B       		.uleb128 0x1b
 3183 0187 2E       		.uleb128 0x2e
 3184 0188 00       		.byte	0
 3185 0189 3F       		.uleb128 0x3f
 3186 018a 19       		.uleb128 0x19
 3187 018b 03       		.uleb128 0x3
 3188 018c 0E       		.uleb128 0xe
 3189 018d 3A       		.uleb128 0x3a
 3190 018e 0B       		.uleb128 0xb
 3191 018f 3B       		.uleb128 0x3b
 3192 0190 05       		.uleb128 0x5
 3193 0191 27       		.uleb128 0x27
 3194 0192 19       		.uleb128 0x19
 3195 0193 49       		.uleb128 0x49
 3196 0194 13       		.uleb128 0x13
 3197 0195 20       		.uleb128 0x20
 3198 0196 0B       		.uleb128 0xb
 3199 0197 00       		.byte	0
 3200 0198 00       		.byte	0
 3201 0199 1C       		.uleb128 0x1c
 3202 019a 2E       		.uleb128 0x2e
 3203 019b 00       		.byte	0
 3204 019c 31       		.uleb128 0x31
 3205 019d 13       		.uleb128 0x13
 3206 019e 11       		.uleb128 0x11
 3207 019f 01       		.uleb128 0x1
 3208 01a0 12       		.uleb128 0x12
 3209 01a1 06       		.uleb128 0x6
 3210 01a2 40       		.uleb128 0x40
 3211 01a3 18       		.uleb128 0x18
 3212 01a4 9742     		.uleb128 0x2117
 3213 01a6 19       		.uleb128 0x19
 3214 01a7 00       		.byte	0
 3215 01a8 00       		.byte	0
 3216 01a9 1D       		.uleb128 0x1d
 3217 01aa 05       		.uleb128 0x5
 3218 01ab 00       		.byte	0
 3219 01ac 31       		.uleb128 0x31
 3220 01ad 13       		.uleb128 0x13
 3221 01ae 02       		.uleb128 0x2
 3222 01af 18       		.uleb128 0x18
 3223 01b0 00       		.byte	0
 3224 01b1 00       		.byte	0
 3225 01b2 1E       		.uleb128 0x1e
 3226 01b3 05       		.uleb128 0x5
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 87


 3227 01b4 00       		.byte	0
 3228 01b5 03       		.uleb128 0x3
 3229 01b6 0E       		.uleb128 0xe
 3230 01b7 3A       		.uleb128 0x3a
 3231 01b8 0B       		.uleb128 0xb
 3232 01b9 3B       		.uleb128 0x3b
 3233 01ba 05       		.uleb128 0x5
 3234 01bb 49       		.uleb128 0x49
 3235 01bc 13       		.uleb128 0x13
 3236 01bd 02       		.uleb128 0x2
 3237 01be 18       		.uleb128 0x18
 3238 01bf 00       		.byte	0
 3239 01c0 00       		.byte	0
 3240 01c1 1F       		.uleb128 0x1f
 3241 01c2 34       		.uleb128 0x34
 3242 01c3 00       		.byte	0
 3243 01c4 03       		.uleb128 0x3
 3244 01c5 0E       		.uleb128 0xe
 3245 01c6 3A       		.uleb128 0x3a
 3246 01c7 0B       		.uleb128 0xb
 3247 01c8 3B       		.uleb128 0x3b
 3248 01c9 0B       		.uleb128 0xb
 3249 01ca 49       		.uleb128 0x49
 3250 01cb 13       		.uleb128 0x13
 3251 01cc 3F       		.uleb128 0x3f
 3252 01cd 19       		.uleb128 0x19
 3253 01ce 02       		.uleb128 0x2
 3254 01cf 18       		.uleb128 0x18
 3255 01d0 00       		.byte	0
 3256 01d1 00       		.byte	0
 3257 01d2 20       		.uleb128 0x20
 3258 01d3 2E       		.uleb128 0x2e
 3259 01d4 00       		.byte	0
 3260 01d5 3F       		.uleb128 0x3f
 3261 01d6 19       		.uleb128 0x19
 3262 01d7 3C       		.uleb128 0x3c
 3263 01d8 19       		.uleb128 0x19
 3264 01d9 6E       		.uleb128 0x6e
 3265 01da 0E       		.uleb128 0xe
 3266 01db 03       		.uleb128 0x3
 3267 01dc 0E       		.uleb128 0xe
 3268 01dd 3A       		.uleb128 0x3a
 3269 01de 0B       		.uleb128 0xb
 3270 01df 3B       		.uleb128 0x3b
 3271 01e0 0B       		.uleb128 0xb
 3272 01e1 00       		.byte	0
 3273 01e2 00       		.byte	0
 3274 01e3 00       		.byte	0
 3275              		.section	.debug_loc,"",%progbits
 3276              	.Ldebug_loc0:
 3277              	.LLST0:
 3278 0000 0E000000 		.4byte	.LVL0
 3279 0004 14000000 		.4byte	.LVL1
 3280 0008 0200     		.2byte	0x2
 3281 000a 31       		.byte	0x31
 3282 000b 9F       		.byte	0x9f
 3283 000c 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 88


 3284 0010 00000000 		.4byte	0
 3285              	.LLST1:
 3286 0014 14000000 		.4byte	.LVL1
 3287 0018 1A000000 		.4byte	.LVL2
 3288 001c 0300     		.2byte	0x3
 3289 001e 08       		.byte	0x8
 3290 001f 64       		.byte	0x64
 3291 0020 9F       		.byte	0x9f
 3292 0021 00000000 		.4byte	0
 3293 0025 00000000 		.4byte	0
 3294              	.LLST2:
 3295 0029 1A000000 		.4byte	.LVL2
 3296 002d 20000000 		.4byte	.LVL3
 3297 0031 0200     		.2byte	0x2
 3298 0033 30       		.byte	0x30
 3299 0034 9F       		.byte	0x9f
 3300 0035 00000000 		.4byte	0
 3301 0039 00000000 		.4byte	0
 3302              	.LLST3:
 3303 003d 06000000 		.4byte	.LVL4
 3304 0041 13000000 		.4byte	.LVL5-1
 3305 0045 0100     		.2byte	0x1
 3306 0047 50       		.byte	0x50
 3307 0048 00000000 		.4byte	0
 3308 004c 00000000 		.4byte	0
 3309              	.LLST4:
 3310 0050 14000000 		.4byte	.LVL5
 3311 0054 24000000 		.4byte	.LVL7
 3312 0058 0200     		.2byte	0x2
 3313 005a 48       		.byte	0x48
 3314 005b 9F       		.byte	0x9f
 3315 005c 00000000 		.4byte	0
 3316 0060 00000000 		.4byte	0
 3317              	.LLST5:
 3318 0064 14000000 		.4byte	.LVL5
 3319 0068 24000000 		.4byte	.LVL7
 3320 006c 0200     		.2byte	0x2
 3321 006e 34       		.byte	0x34
 3322 006f 9F       		.byte	0x9f
 3323 0070 00000000 		.4byte	0
 3324 0074 00000000 		.4byte	0
 3325              	.LLST6:
 3326 0078 18000000 		.4byte	.LVL6
 3327 007c 23000000 		.4byte	.LVL7-1
 3328 0080 0100     		.2byte	0x1
 3329 0082 50       		.byte	0x50
 3330 0083 00000000 		.4byte	0
 3331 0087 00000000 		.4byte	0
 3332              	.LLST7:
 3333 008b 20000000 		.4byte	.LVL9
 3334 008f 24000000 		.4byte	.LVL10
 3335 0093 0300     		.2byte	0x3
 3336 0095 08       		.byte	0x8
 3337 0096 64       		.byte	0x64
 3338 0097 9F       		.byte	0x9f
 3339 0098 00000000 		.4byte	0
 3340 009c 00000000 		.4byte	0
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 89


 3341              	.LLST8:
 3342 00a0 1A000000 		.4byte	.LVL8
 3343 00a4 20000000 		.4byte	.LVL9
 3344 00a8 0200     		.2byte	0x2
 3345 00aa 31       		.byte	0x31
 3346 00ab 9F       		.byte	0x9f
 3347 00ac 00000000 		.4byte	0
 3348 00b0 00000000 		.4byte	0
 3349              	.LLST9:
 3350 00b4 24000000 		.4byte	.LVL10
 3351 00b8 28000000 		.4byte	.LVL11
 3352 00bc 0200     		.2byte	0x2
 3353 00be 30       		.byte	0x30
 3354 00bf 9F       		.byte	0x9f
 3355 00c0 00000000 		.4byte	0
 3356 00c4 00000000 		.4byte	0
 3357              	.LLST10:
 3358 00c8 2E000000 		.4byte	.LVL12
 3359 00cc 3B000000 		.4byte	.LVL13-1
 3360 00d0 0100     		.2byte	0x1
 3361 00d2 50       		.byte	0x50
 3362 00d3 00000000 		.4byte	0
 3363 00d7 00000000 		.4byte	0
 3364              	.LLST11:
 3365 00db 3C000000 		.4byte	.LVL13
 3366 00df 4C000000 		.4byte	.LVL15
 3367 00e3 0200     		.2byte	0x2
 3368 00e5 48       		.byte	0x48
 3369 00e6 9F       		.byte	0x9f
 3370 00e7 00000000 		.4byte	0
 3371 00eb 00000000 		.4byte	0
 3372              	.LLST12:
 3373 00ef 3C000000 		.4byte	.LVL13
 3374 00f3 4C000000 		.4byte	.LVL15
 3375 00f7 0200     		.2byte	0x2
 3376 00f9 34       		.byte	0x34
 3377 00fa 9F       		.byte	0x9f
 3378 00fb 00000000 		.4byte	0
 3379 00ff 00000000 		.4byte	0
 3380              	.LLST13:
 3381 0103 40000000 		.4byte	.LVL14
 3382 0107 4B000000 		.4byte	.LVL15-1
 3383 010b 0100     		.2byte	0x1
 3384 010d 50       		.byte	0x50
 3385 010e 00000000 		.4byte	0
 3386 0112 00000000 		.4byte	0
 3387              	.LLST14:
 3388 0116 06000000 		.4byte	.LVL16
 3389 011a 13000000 		.4byte	.LVL17-1
 3390 011e 0100     		.2byte	0x1
 3391 0120 50       		.byte	0x50
 3392 0121 00000000 		.4byte	0
 3393 0125 00000000 		.4byte	0
 3394              	.LLST15:
 3395 0129 00000000 		.4byte	.LVL18
 3396 012d 07000000 		.4byte	.LVL19-1
 3397 0131 0100     		.2byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 90


 3398 0133 50       		.byte	0x50
 3399 0134 07000000 		.4byte	.LVL19-1
 3400 0138 16000000 		.4byte	.LVL20
 3401 013c 0100     		.2byte	0x1
 3402 013e 54       		.byte	0x54
 3403 013f 16000000 		.4byte	.LVL20
 3404 0143 28000000 		.4byte	.LFE5
 3405 0147 0400     		.2byte	0x4
 3406 0149 F3       		.byte	0xf3
 3407 014a 01       		.uleb128 0x1
 3408 014b 50       		.byte	0x50
 3409 014c 9F       		.byte	0x9f
 3410 014d 00000000 		.4byte	0
 3411 0151 00000000 		.4byte	0
 3412              	.LLST16:
 3413 0155 08000000 		.4byte	.LVL19
 3414 0159 1B000000 		.4byte	.LVL21-1
 3415 015d 0100     		.2byte	0x1
 3416 015f 50       		.byte	0x50
 3417 0160 00000000 		.4byte	0
 3418 0164 00000000 		.4byte	0
 3419              	.LLST17:
 3420 0168 00000000 		.4byte	.LVL22
 3421 016c 07000000 		.4byte	.LVL23-1
 3422 0170 0100     		.2byte	0x1
 3423 0172 50       		.byte	0x50
 3424 0173 07000000 		.4byte	.LVL23-1
 3425 0177 16000000 		.4byte	.LVL24
 3426 017b 0100     		.2byte	0x1
 3427 017d 54       		.byte	0x54
 3428 017e 16000000 		.4byte	.LVL24
 3429 0182 28000000 		.4byte	.LFE6
 3430 0186 0400     		.2byte	0x4
 3431 0188 F3       		.byte	0xf3
 3432 0189 01       		.uleb128 0x1
 3433 018a 50       		.byte	0x50
 3434 018b 9F       		.byte	0x9f
 3435 018c 00000000 		.4byte	0
 3436 0190 00000000 		.4byte	0
 3437              	.LLST18:
 3438 0194 08000000 		.4byte	.LVL23
 3439 0198 1B000000 		.4byte	.LVL25-1
 3440 019c 0100     		.2byte	0x1
 3441 019e 50       		.byte	0x50
 3442 019f 00000000 		.4byte	0
 3443 01a3 00000000 		.4byte	0
 3444              	.LLST19:
 3445 01a7 00000000 		.4byte	.LVL26
 3446 01ab 07000000 		.4byte	.LVL27-1
 3447 01af 0100     		.2byte	0x1
 3448 01b1 50       		.byte	0x50
 3449 01b2 07000000 		.4byte	.LVL27-1
 3450 01b6 16000000 		.4byte	.LVL28
 3451 01ba 0100     		.2byte	0x1
 3452 01bc 54       		.byte	0x54
 3453 01bd 16000000 		.4byte	.LVL28
 3454 01c1 28000000 		.4byte	.LFE7
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 91


 3455 01c5 0400     		.2byte	0x4
 3456 01c7 F3       		.byte	0xf3
 3457 01c8 01       		.uleb128 0x1
 3458 01c9 50       		.byte	0x50
 3459 01ca 9F       		.byte	0x9f
 3460 01cb 00000000 		.4byte	0
 3461 01cf 00000000 		.4byte	0
 3462              	.LLST20:
 3463 01d3 08000000 		.4byte	.LVL27
 3464 01d7 1B000000 		.4byte	.LVL29-1
 3465 01db 0100     		.2byte	0x1
 3466 01dd 50       		.byte	0x50
 3467 01de 00000000 		.4byte	0
 3468 01e2 00000000 		.4byte	0
 3469              	.LLST21:
 3470 01e6 00000000 		.4byte	.LVL30
 3471 01ea 07000000 		.4byte	.LVL31-1
 3472 01ee 0100     		.2byte	0x1
 3473 01f0 50       		.byte	0x50
 3474 01f1 07000000 		.4byte	.LVL31-1
 3475 01f5 16000000 		.4byte	.LVL32
 3476 01f9 0100     		.2byte	0x1
 3477 01fb 54       		.byte	0x54
 3478 01fc 16000000 		.4byte	.LVL32
 3479 0200 30000000 		.4byte	.LFE8
 3480 0204 0400     		.2byte	0x4
 3481 0206 F3       		.byte	0xf3
 3482 0207 01       		.uleb128 0x1
 3483 0208 50       		.byte	0x50
 3484 0209 9F       		.byte	0x9f
 3485 020a 00000000 		.4byte	0
 3486 020e 00000000 		.4byte	0
 3487              	.LLST22:
 3488 0212 08000000 		.4byte	.LVL31
 3489 0216 23000000 		.4byte	.LVL33-1
 3490 021a 0100     		.2byte	0x1
 3491 021c 50       		.byte	0x50
 3492 021d 00000000 		.4byte	0
 3493 0221 00000000 		.4byte	0
 3494              	.LLST23:
 3495 0225 00000000 		.4byte	.LVL34
 3496 0229 04000000 		.4byte	.LVL35
 3497 022d 0100     		.2byte	0x1
 3498 022f 50       		.byte	0x50
 3499 0230 04000000 		.4byte	.LVL35
 3500 0234 10000000 		.4byte	.LFE9
 3501 0238 0400     		.2byte	0x4
 3502 023a F3       		.byte	0xf3
 3503 023b 01       		.uleb128 0x1
 3504 023c 50       		.byte	0x50
 3505 023d 9F       		.byte	0x9f
 3506 023e 00000000 		.4byte	0
 3507 0242 00000000 		.4byte	0
 3508              	.LLST24:
 3509 0246 00000000 		.4byte	.LVL36
 3510 024a 07000000 		.4byte	.LVL37-1
 3511 024e 0100     		.2byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 92


 3512 0250 50       		.byte	0x50
 3513 0251 07000000 		.4byte	.LVL37-1
 3514 0255 0E000000 		.4byte	.LVL38
 3515 0259 0100     		.2byte	0x1
 3516 025b 54       		.byte	0x54
 3517 025c 0E000000 		.4byte	.LVL38
 3518 0260 28000000 		.4byte	.LFE10
 3519 0264 0400     		.2byte	0x4
 3520 0266 F3       		.byte	0xf3
 3521 0267 01       		.uleb128 0x1
 3522 0268 50       		.byte	0x50
 3523 0269 9F       		.byte	0x9f
 3524 026a 00000000 		.4byte	0
 3525 026e 00000000 		.4byte	0
 3526              	.LLST25:
 3527 0272 08000000 		.4byte	.LVL37
 3528 0276 1F000000 		.4byte	.LVL39-1
 3529 027a 0100     		.2byte	0x1
 3530 027c 50       		.byte	0x50
 3531 027d 00000000 		.4byte	0
 3532 0281 00000000 		.4byte	0
 3533              	.LLST26:
 3534 0285 00000000 		.4byte	.LVL40
 3535 0289 07000000 		.4byte	.LVL41-1
 3536 028d 0100     		.2byte	0x1
 3537 028f 50       		.byte	0x50
 3538 0290 07000000 		.4byte	.LVL41-1
 3539 0294 0E000000 		.4byte	.LVL42
 3540 0298 0100     		.2byte	0x1
 3541 029a 54       		.byte	0x54
 3542 029b 0E000000 		.4byte	.LVL42
 3543 029f 28000000 		.4byte	.LFE11
 3544 02a3 0400     		.2byte	0x4
 3545 02a5 F3       		.byte	0xf3
 3546 02a6 01       		.uleb128 0x1
 3547 02a7 50       		.byte	0x50
 3548 02a8 9F       		.byte	0x9f
 3549 02a9 00000000 		.4byte	0
 3550 02ad 00000000 		.4byte	0
 3551              	.LLST27:
 3552 02b1 08000000 		.4byte	.LVL41
 3553 02b5 1F000000 		.4byte	.LVL43-1
 3554 02b9 0100     		.2byte	0x1
 3555 02bb 50       		.byte	0x50
 3556 02bc 00000000 		.4byte	0
 3557 02c0 00000000 		.4byte	0
 3558              	.LLST28:
 3559 02c4 00000000 		.4byte	.LVL44
 3560 02c8 07000000 		.4byte	.LVL45-1
 3561 02cc 0100     		.2byte	0x1
 3562 02ce 50       		.byte	0x50
 3563 02cf 07000000 		.4byte	.LVL45-1
 3564 02d3 10000000 		.4byte	.LVL46
 3565 02d7 0100     		.2byte	0x1
 3566 02d9 54       		.byte	0x54
 3567 02da 10000000 		.4byte	.LVL46
 3568 02de 2C000000 		.4byte	.LFE12
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 93


 3569 02e2 0400     		.2byte	0x4
 3570 02e4 F3       		.byte	0xf3
 3571 02e5 01       		.uleb128 0x1
 3572 02e6 50       		.byte	0x50
 3573 02e7 9F       		.byte	0x9f
 3574 02e8 00000000 		.4byte	0
 3575 02ec 00000000 		.4byte	0
 3576              	.LLST29:
 3577 02f0 08000000 		.4byte	.LVL45
 3578 02f4 1F000000 		.4byte	.LVL47-1
 3579 02f8 0100     		.2byte	0x1
 3580 02fa 50       		.byte	0x50
 3581 02fb 00000000 		.4byte	0
 3582 02ff 00000000 		.4byte	0
 3583              	.LLST30:
 3584 0303 00000000 		.4byte	.LVL48
 3585 0307 07000000 		.4byte	.LVL49-1
 3586 030b 0100     		.2byte	0x1
 3587 030d 50       		.byte	0x50
 3588 030e 07000000 		.4byte	.LVL49-1
 3589 0312 16000000 		.4byte	.LVL50
 3590 0316 0100     		.2byte	0x1
 3591 0318 54       		.byte	0x54
 3592 0319 16000000 		.4byte	.LVL50
 3593 031d 28000000 		.4byte	.LFE13
 3594 0321 0400     		.2byte	0x4
 3595 0323 F3       		.byte	0xf3
 3596 0324 01       		.uleb128 0x1
 3597 0325 50       		.byte	0x50
 3598 0326 9F       		.byte	0x9f
 3599 0327 00000000 		.4byte	0
 3600 032b 00000000 		.4byte	0
 3601              	.LLST31:
 3602 032f 08000000 		.4byte	.LVL49
 3603 0333 1B000000 		.4byte	.LVL51-1
 3604 0337 0100     		.2byte	0x1
 3605 0339 50       		.byte	0x50
 3606 033a 00000000 		.4byte	0
 3607 033e 00000000 		.4byte	0
 3608              	.LLST32:
 3609 0342 00000000 		.4byte	.LVL52
 3610 0346 04000000 		.4byte	.LVL53
 3611 034a 0100     		.2byte	0x1
 3612 034c 50       		.byte	0x50
 3613 034d 04000000 		.4byte	.LVL53
 3614 0351 10000000 		.4byte	.LFE14
 3615 0355 0400     		.2byte	0x4
 3616 0357 F3       		.byte	0xf3
 3617 0358 01       		.uleb128 0x1
 3618 0359 50       		.byte	0x50
 3619 035a 9F       		.byte	0x9f
 3620 035b 00000000 		.4byte	0
 3621 035f 00000000 		.4byte	0
 3622              	.LLST33:
 3623 0363 00000000 		.4byte	.LVL54
 3624 0367 07000000 		.4byte	.LVL55-1
 3625 036b 0100     		.2byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 94


 3626 036d 50       		.byte	0x50
 3627 036e 07000000 		.4byte	.LVL55-1
 3628 0372 16000000 		.4byte	.LVL56
 3629 0376 0100     		.2byte	0x1
 3630 0378 54       		.byte	0x54
 3631 0379 16000000 		.4byte	.LVL56
 3632 037d 28000000 		.4byte	.LFE16
 3633 0381 0400     		.2byte	0x4
 3634 0383 F3       		.byte	0xf3
 3635 0384 01       		.uleb128 0x1
 3636 0385 50       		.byte	0x50
 3637 0386 9F       		.byte	0x9f
 3638 0387 00000000 		.4byte	0
 3639 038b 00000000 		.4byte	0
 3640              	.LLST34:
 3641 038f 08000000 		.4byte	.LVL55
 3642 0393 1B000000 		.4byte	.LVL57-1
 3643 0397 0100     		.2byte	0x1
 3644 0399 50       		.byte	0x50
 3645 039a 00000000 		.4byte	0
 3646 039e 00000000 		.4byte	0
 3647              	.LLST35:
 3648 03a2 00000000 		.4byte	.LVL58
 3649 03a6 04000000 		.4byte	.LVL59
 3650 03aa 0100     		.2byte	0x1
 3651 03ac 50       		.byte	0x50
 3652 03ad 04000000 		.4byte	.LVL59
 3653 03b1 10000000 		.4byte	.LFE17
 3654 03b5 0400     		.2byte	0x4
 3655 03b7 F3       		.byte	0xf3
 3656 03b8 01       		.uleb128 0x1
 3657 03b9 50       		.byte	0x50
 3658 03ba 9F       		.byte	0x9f
 3659 03bb 00000000 		.4byte	0
 3660 03bf 00000000 		.4byte	0
 3661              	.LLST36:
 3662 03c3 00000000 		.4byte	.LVL60
 3663 03c7 07000000 		.4byte	.LVL61-1
 3664 03cb 0100     		.2byte	0x1
 3665 03cd 50       		.byte	0x50
 3666 03ce 07000000 		.4byte	.LVL61-1
 3667 03d2 1E000000 		.4byte	.LVL63
 3668 03d6 0100     		.2byte	0x1
 3669 03d8 54       		.byte	0x54
 3670 03d9 1E000000 		.4byte	.LVL63
 3671 03dd 24000000 		.4byte	.LFE19
 3672 03e1 0400     		.2byte	0x4
 3673 03e3 F3       		.byte	0xf3
 3674 03e4 01       		.uleb128 0x1
 3675 03e5 50       		.byte	0x50
 3676 03e6 9F       		.byte	0x9f
 3677 03e7 00000000 		.4byte	0
 3678 03eb 00000000 		.4byte	0
 3679              	.LLST37:
 3680 03ef 08000000 		.4byte	.LVL61
 3681 03f3 1D000000 		.4byte	.LVL62-1
 3682 03f7 0100     		.2byte	0x1
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 95


 3683 03f9 50       		.byte	0x50
 3684 03fa 00000000 		.4byte	0
 3685 03fe 00000000 		.4byte	0
 3686              	.LLST38:
 3687 0402 00000000 		.4byte	.LVL64
 3688 0406 04000000 		.4byte	.LVL65
 3689 040a 0100     		.2byte	0x1
 3690 040c 50       		.byte	0x50
 3691 040d 04000000 		.4byte	.LVL65
 3692 0411 10000000 		.4byte	.LFE20
 3693 0415 0400     		.2byte	0x4
 3694 0417 F3       		.byte	0xf3
 3695 0418 01       		.uleb128 0x1
 3696 0419 50       		.byte	0x50
 3697 041a 9F       		.byte	0x9f
 3698 041b 00000000 		.4byte	0
 3699 041f 00000000 		.4byte	0
 3700              	.LLST39:
 3701 0423 00000000 		.4byte	.LVL66
 3702 0427 07000000 		.4byte	.LVL67-1
 3703 042b 0100     		.2byte	0x1
 3704 042d 50       		.byte	0x50
 3705 042e 07000000 		.4byte	.LVL67-1
 3706 0432 0E000000 		.4byte	.LVL68
 3707 0436 0100     		.2byte	0x1
 3708 0438 54       		.byte	0x54
 3709 0439 0E000000 		.4byte	.LVL68
 3710 043d 28000000 		.4byte	.LFE22
 3711 0441 0400     		.2byte	0x4
 3712 0443 F3       		.byte	0xf3
 3713 0444 01       		.uleb128 0x1
 3714 0445 50       		.byte	0x50
 3715 0446 9F       		.byte	0x9f
 3716 0447 00000000 		.4byte	0
 3717 044b 00000000 		.4byte	0
 3718              	.LLST40:
 3719 044f 08000000 		.4byte	.LVL67
 3720 0453 1F000000 		.4byte	.LVL69-1
 3721 0457 0100     		.2byte	0x1
 3722 0459 50       		.byte	0x50
 3723 045a 00000000 		.4byte	0
 3724 045e 00000000 		.4byte	0
 3725              	.LLST41:
 3726 0462 00000000 		.4byte	.LVL70
 3727 0466 04000000 		.4byte	.LVL71
 3728 046a 0100     		.2byte	0x1
 3729 046c 50       		.byte	0x50
 3730 046d 04000000 		.4byte	.LVL71
 3731 0471 10000000 		.4byte	.LFE23
 3732 0475 0400     		.2byte	0x4
 3733 0477 F3       		.byte	0xf3
 3734 0478 01       		.uleb128 0x1
 3735 0479 50       		.byte	0x50
 3736 047a 9F       		.byte	0x9f
 3737 047b 00000000 		.4byte	0
 3738 047f 00000000 		.4byte	0
 3739              	.LLST42:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 96


 3740 0483 00000000 		.4byte	.LVL72
 3741 0487 04000000 		.4byte	.LVL73
 3742 048b 0100     		.2byte	0x1
 3743 048d 50       		.byte	0x50
 3744 048e 04000000 		.4byte	.LVL73
 3745 0492 10000000 		.4byte	.LFE25
 3746 0496 0400     		.2byte	0x4
 3747 0498 F3       		.byte	0xf3
 3748 0499 01       		.uleb128 0x1
 3749 049a 50       		.byte	0x50
 3750 049b 9F       		.byte	0x9f
 3751 049c 00000000 		.4byte	0
 3752 04a0 00000000 		.4byte	0
 3753              	.LLST43:
 3754 04a4 00000000 		.4byte	.LVL74
 3755 04a8 07000000 		.4byte	.LVL75-1
 3756 04ac 0100     		.2byte	0x1
 3757 04ae 50       		.byte	0x50
 3758 04af 07000000 		.4byte	.LVL75-1
 3759 04b3 16000000 		.4byte	.LVL76
 3760 04b7 0100     		.2byte	0x1
 3761 04b9 54       		.byte	0x54
 3762 04ba 16000000 		.4byte	.LVL76
 3763 04be 24000000 		.4byte	.LFE29
 3764 04c2 0400     		.2byte	0x4
 3765 04c4 F3       		.byte	0xf3
 3766 04c5 01       		.uleb128 0x1
 3767 04c6 50       		.byte	0x50
 3768 04c7 9F       		.byte	0x9f
 3769 04c8 00000000 		.4byte	0
 3770 04cc 00000000 		.4byte	0
 3771              	.LLST44:
 3772 04d0 08000000 		.4byte	.LVL75
 3773 04d4 1B000000 		.4byte	.LVL77-1
 3774 04d8 0100     		.2byte	0x1
 3775 04da 50       		.byte	0x50
 3776 04db 00000000 		.4byte	0
 3777 04df 00000000 		.4byte	0
 3778              	.LLST45:
 3779 04e3 00000000 		.4byte	.LVL78
 3780 04e7 07000000 		.4byte	.LVL79-1
 3781 04eb 0100     		.2byte	0x1
 3782 04ed 50       		.byte	0x50
 3783 04ee 07000000 		.4byte	.LVL79-1
 3784 04f2 1E000000 		.4byte	.LVL81
 3785 04f6 0100     		.2byte	0x1
 3786 04f8 54       		.byte	0x54
 3787 04f9 1E000000 		.4byte	.LVL81
 3788 04fd 24000000 		.4byte	.LFE30
 3789 0501 0400     		.2byte	0x4
 3790 0503 F3       		.byte	0xf3
 3791 0504 01       		.uleb128 0x1
 3792 0505 50       		.byte	0x50
 3793 0506 9F       		.byte	0x9f
 3794 0507 00000000 		.4byte	0
 3795 050b 00000000 		.4byte	0
 3796              	.LLST46:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 97


 3797 050f 08000000 		.4byte	.LVL79
 3798 0513 1D000000 		.4byte	.LVL80-1
 3799 0517 0100     		.2byte	0x1
 3800 0519 50       		.byte	0x50
 3801 051a 00000000 		.4byte	0
 3802 051e 00000000 		.4byte	0
 3803              	.LLST47:
 3804 0522 00000000 		.4byte	.LVL82
 3805 0526 07000000 		.4byte	.LVL83-1
 3806 052a 0100     		.2byte	0x1
 3807 052c 50       		.byte	0x50
 3808 052d 07000000 		.4byte	.LVL83-1
 3809 0531 1E000000 		.4byte	.LVL85
 3810 0535 0100     		.2byte	0x1
 3811 0537 54       		.byte	0x54
 3812 0538 1E000000 		.4byte	.LVL85
 3813 053c 28000000 		.4byte	.LFE31
 3814 0540 0400     		.2byte	0x4
 3815 0542 F3       		.byte	0xf3
 3816 0543 01       		.uleb128 0x1
 3817 0544 50       		.byte	0x50
 3818 0545 9F       		.byte	0x9f
 3819 0546 00000000 		.4byte	0
 3820 054a 00000000 		.4byte	0
 3821              	.LLST48:
 3822 054e 08000000 		.4byte	.LVL83
 3823 0552 1D000000 		.4byte	.LVL84-1
 3824 0556 0100     		.2byte	0x1
 3825 0558 50       		.byte	0x50
 3826 0559 00000000 		.4byte	0
 3827 055d 00000000 		.4byte	0
 3828              	.LLST49:
 3829 0561 00000000 		.4byte	.LVL86
 3830 0565 07000000 		.4byte	.LVL87-1
 3831 0569 0100     		.2byte	0x1
 3832 056b 50       		.byte	0x50
 3833 056c 07000000 		.4byte	.LVL87-1
 3834 0570 1E000000 		.4byte	.LVL89
 3835 0574 0100     		.2byte	0x1
 3836 0576 54       		.byte	0x54
 3837 0577 1E000000 		.4byte	.LVL89
 3838 057b 24000000 		.4byte	.LFE32
 3839 057f 0400     		.2byte	0x4
 3840 0581 F3       		.byte	0xf3
 3841 0582 01       		.uleb128 0x1
 3842 0583 50       		.byte	0x50
 3843 0584 9F       		.byte	0x9f
 3844 0585 00000000 		.4byte	0
 3845 0589 00000000 		.4byte	0
 3846              	.LLST50:
 3847 058d 08000000 		.4byte	.LVL87
 3848 0591 1D000000 		.4byte	.LVL88-1
 3849 0595 0100     		.2byte	0x1
 3850 0597 50       		.byte	0x50
 3851 0598 00000000 		.4byte	0
 3852 059c 00000000 		.4byte	0
 3853              	.LLST51:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 98


 3854 05a0 00000000 		.4byte	.LVL90
 3855 05a4 07000000 		.4byte	.LVL91-1
 3856 05a8 0100     		.2byte	0x1
 3857 05aa 50       		.byte	0x50
 3858 05ab 07000000 		.4byte	.LVL91-1
 3859 05af 1E000000 		.4byte	.LVL93
 3860 05b3 0100     		.2byte	0x1
 3861 05b5 54       		.byte	0x54
 3862 05b6 1E000000 		.4byte	.LVL93
 3863 05ba 24000000 		.4byte	.LFE33
 3864 05be 0400     		.2byte	0x4
 3865 05c0 F3       		.byte	0xf3
 3866 05c1 01       		.uleb128 0x1
 3867 05c2 50       		.byte	0x50
 3868 05c3 9F       		.byte	0x9f
 3869 05c4 00000000 		.4byte	0
 3870 05c8 00000000 		.4byte	0
 3871              	.LLST52:
 3872 05cc 08000000 		.4byte	.LVL91
 3873 05d0 1D000000 		.4byte	.LVL92-1
 3874 05d4 0100     		.2byte	0x1
 3875 05d6 50       		.byte	0x50
 3876 05d7 00000000 		.4byte	0
 3877 05db 00000000 		.4byte	0
 3878              	.LLST53:
 3879 05df 00000000 		.4byte	.LVL94
 3880 05e3 0B000000 		.4byte	.LVL95-1
 3881 05e7 0100     		.2byte	0x1
 3882 05e9 50       		.byte	0x50
 3883 05ea 0B000000 		.4byte	.LVL95-1
 3884 05ee 1C000000 		.4byte	.LFE34
 3885 05f2 0400     		.2byte	0x4
 3886 05f4 F3       		.byte	0xf3
 3887 05f5 01       		.uleb128 0x1
 3888 05f6 50       		.byte	0x50
 3889 05f7 9F       		.byte	0x9f
 3890 05f8 00000000 		.4byte	0
 3891 05fc 00000000 		.4byte	0
 3892              	.LLST54:
 3893 0600 00000000 		.4byte	.LVL94
 3894 0604 0B000000 		.4byte	.LVL95-1
 3895 0608 0100     		.2byte	0x1
 3896 060a 51       		.byte	0x51
 3897 060b 0B000000 		.4byte	.LVL95-1
 3898 060f 14000000 		.4byte	.LVL97
 3899 0613 0100     		.2byte	0x1
 3900 0615 55       		.byte	0x55
 3901 0616 14000000 		.4byte	.LVL97
 3902 061a 1C000000 		.4byte	.LFE34
 3903 061e 0400     		.2byte	0x4
 3904 0620 F3       		.byte	0xf3
 3905 0621 01       		.uleb128 0x1
 3906 0622 51       		.byte	0x51
 3907 0623 9F       		.byte	0x9f
 3908 0624 00000000 		.4byte	0
 3909 0628 00000000 		.4byte	0
 3910              	.LLST55:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 99


 3911 062c 0C000000 		.4byte	.LVL95
 3912 0630 13000000 		.4byte	.LVL96-1
 3913 0634 0100     		.2byte	0x1
 3914 0636 50       		.byte	0x50
 3915 0637 00000000 		.4byte	0
 3916 063b 00000000 		.4byte	0
 3917              		.section	.debug_aranges,"",%progbits
 3918 0000 44010000 		.4byte	0x144
 3919 0004 0200     		.2byte	0x2
 3920 0006 00000000 		.4byte	.Ldebug_info0
 3921 000a 04       		.byte	0x4
 3922 000b 00       		.byte	0
 3923 000c 0000     		.2byte	0
 3924 000e 0000     		.2byte	0
 3925 0010 00000000 		.4byte	.LFB1
 3926 0014 38000000 		.4byte	.LFE1-.LFB1
 3927 0018 00000000 		.4byte	.LFB2
 3928 001c 30000000 		.4byte	.LFE2-.LFB2
 3929 0020 00000000 		.4byte	.LFB3
 3930 0024 70000000 		.4byte	.LFE3-.LFB3
 3931 0028 00000000 		.4byte	.LFB4
 3932 002c 1C000000 		.4byte	.LFE4-.LFB4
 3933 0030 00000000 		.4byte	.LFB5
 3934 0034 28000000 		.4byte	.LFE5-.LFB5
 3935 0038 00000000 		.4byte	.LFB6
 3936 003c 28000000 		.4byte	.LFE6-.LFB6
 3937 0040 00000000 		.4byte	.LFB7
 3938 0044 28000000 		.4byte	.LFE7-.LFB7
 3939 0048 00000000 		.4byte	.LFB8
 3940 004c 30000000 		.4byte	.LFE8-.LFB8
 3941 0050 00000000 		.4byte	.LFB9
 3942 0054 10000000 		.4byte	.LFE9-.LFB9
 3943 0058 00000000 		.4byte	.LFB10
 3944 005c 28000000 		.4byte	.LFE10-.LFB10
 3945 0060 00000000 		.4byte	.LFB11
 3946 0064 28000000 		.4byte	.LFE11-.LFB11
 3947 0068 00000000 		.4byte	.LFB12
 3948 006c 2C000000 		.4byte	.LFE12-.LFB12
 3949 0070 00000000 		.4byte	.LFB13
 3950 0074 28000000 		.4byte	.LFE13-.LFB13
 3951 0078 00000000 		.4byte	.LFB14
 3952 007c 10000000 		.4byte	.LFE14-.LFB14
 3953 0080 00000000 		.4byte	.LFB15
 3954 0084 10000000 		.4byte	.LFE15-.LFB15
 3955 0088 00000000 		.4byte	.LFB16
 3956 008c 28000000 		.4byte	.LFE16-.LFB16
 3957 0090 00000000 		.4byte	.LFB17
 3958 0094 10000000 		.4byte	.LFE17-.LFB17
 3959 0098 00000000 		.4byte	.LFB18
 3960 009c 10000000 		.4byte	.LFE18-.LFB18
 3961 00a0 00000000 		.4byte	.LFB19
 3962 00a4 24000000 		.4byte	.LFE19-.LFB19
 3963 00a8 00000000 		.4byte	.LFB20
 3964 00ac 10000000 		.4byte	.LFE20-.LFB20
 3965 00b0 00000000 		.4byte	.LFB21
 3966 00b4 10000000 		.4byte	.LFE21-.LFB21
 3967 00b8 00000000 		.4byte	.LFB22
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 100


 3968 00bc 28000000 		.4byte	.LFE22-.LFB22
 3969 00c0 00000000 		.4byte	.LFB23
 3970 00c4 10000000 		.4byte	.LFE23-.LFB23
 3971 00c8 00000000 		.4byte	.LFB25
 3972 00cc 10000000 		.4byte	.LFE25-.LFB25
 3973 00d0 00000000 		.4byte	.LFB27
 3974 00d4 10000000 		.4byte	.LFE27-.LFB27
 3975 00d8 00000000 		.4byte	.LFB28
 3976 00dc 10000000 		.4byte	.LFE28-.LFB28
 3977 00e0 00000000 		.4byte	.LFB29
 3978 00e4 24000000 		.4byte	.LFE29-.LFB29
 3979 00e8 00000000 		.4byte	.LFB30
 3980 00ec 24000000 		.4byte	.LFE30-.LFB30
 3981 00f0 00000000 		.4byte	.LFB31
 3982 00f4 28000000 		.4byte	.LFE31-.LFB31
 3983 00f8 00000000 		.4byte	.LFB32
 3984 00fc 24000000 		.4byte	.LFE32-.LFB32
 3985 0100 00000000 		.4byte	.LFB33
 3986 0104 24000000 		.4byte	.LFE33-.LFB33
 3987 0108 00000000 		.4byte	.LFB34
 3988 010c 1C000000 		.4byte	.LFE34-.LFB34
 3989 0110 00000000 		.4byte	.LFB35
 3990 0114 14000000 		.4byte	.LFE35-.LFB35
 3991 0118 00000000 		.4byte	.LFB36
 3992 011c 0C000000 		.4byte	.LFE36-.LFB36
 3993 0120 00000000 		.4byte	.LFB37
 3994 0124 0C000000 		.4byte	.LFE37-.LFB37
 3995 0128 00000000 		.4byte	.LFB38
 3996 012c 0C000000 		.4byte	.LFE38-.LFB38
 3997 0130 00000000 		.4byte	.LFB39
 3998 0134 0C000000 		.4byte	.LFE39-.LFB39
 3999 0138 00000000 		.4byte	.LFB40
 4000 013c 0C000000 		.4byte	.LFE40-.LFB40
 4001 0140 00000000 		.4byte	0
 4002 0144 00000000 		.4byte	0
 4003              		.section	.debug_ranges,"",%progbits
 4004              	.Ldebug_ranges0:
 4005 0000 16000000 		.4byte	.LBB42
 4006 0004 18000000 		.4byte	.LBE42
 4007 0008 20000000 		.4byte	.LBB47
 4008 000c 24000000 		.4byte	.LBE47
 4009 0010 00000000 		.4byte	0
 4010 0014 00000000 		.4byte	0
 4011 0018 2A000000 		.4byte	.LBB50
 4012 001c 32000000 		.4byte	.LBE50
 4013 0020 32000000 		.4byte	.LBB55
 4014 0024 4C000000 		.4byte	.LBE55
 4015 0028 00000000 		.4byte	0
 4016 002c 00000000 		.4byte	0
 4017 0030 00000000 		.4byte	.LFB1
 4018 0034 38000000 		.4byte	.LFE1
 4019 0038 00000000 		.4byte	.LFB2
 4020 003c 30000000 		.4byte	.LFE2
 4021 0040 00000000 		.4byte	.LFB3
 4022 0044 70000000 		.4byte	.LFE3
 4023 0048 00000000 		.4byte	.LFB4
 4024 004c 1C000000 		.4byte	.LFE4
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 101


 4025 0050 00000000 		.4byte	.LFB5
 4026 0054 28000000 		.4byte	.LFE5
 4027 0058 00000000 		.4byte	.LFB6
 4028 005c 28000000 		.4byte	.LFE6
 4029 0060 00000000 		.4byte	.LFB7
 4030 0064 28000000 		.4byte	.LFE7
 4031 0068 00000000 		.4byte	.LFB8
 4032 006c 30000000 		.4byte	.LFE8
 4033 0070 00000000 		.4byte	.LFB9
 4034 0074 10000000 		.4byte	.LFE9
 4035 0078 00000000 		.4byte	.LFB10
 4036 007c 28000000 		.4byte	.LFE10
 4037 0080 00000000 		.4byte	.LFB11
 4038 0084 28000000 		.4byte	.LFE11
 4039 0088 00000000 		.4byte	.LFB12
 4040 008c 2C000000 		.4byte	.LFE12
 4041 0090 00000000 		.4byte	.LFB13
 4042 0094 28000000 		.4byte	.LFE13
 4043 0098 00000000 		.4byte	.LFB14
 4044 009c 10000000 		.4byte	.LFE14
 4045 00a0 00000000 		.4byte	.LFB15
 4046 00a4 10000000 		.4byte	.LFE15
 4047 00a8 00000000 		.4byte	.LFB16
 4048 00ac 28000000 		.4byte	.LFE16
 4049 00b0 00000000 		.4byte	.LFB17
 4050 00b4 10000000 		.4byte	.LFE17
 4051 00b8 00000000 		.4byte	.LFB18
 4052 00bc 10000000 		.4byte	.LFE18
 4053 00c0 00000000 		.4byte	.LFB19
 4054 00c4 24000000 		.4byte	.LFE19
 4055 00c8 00000000 		.4byte	.LFB20
 4056 00cc 10000000 		.4byte	.LFE20
 4057 00d0 00000000 		.4byte	.LFB21
 4058 00d4 10000000 		.4byte	.LFE21
 4059 00d8 00000000 		.4byte	.LFB22
 4060 00dc 28000000 		.4byte	.LFE22
 4061 00e0 00000000 		.4byte	.LFB23
 4062 00e4 10000000 		.4byte	.LFE23
 4063 00e8 00000000 		.4byte	.LFB25
 4064 00ec 10000000 		.4byte	.LFE25
 4065 00f0 00000000 		.4byte	.LFB27
 4066 00f4 10000000 		.4byte	.LFE27
 4067 00f8 00000000 		.4byte	.LFB28
 4068 00fc 10000000 		.4byte	.LFE28
 4069 0100 00000000 		.4byte	.LFB29
 4070 0104 24000000 		.4byte	.LFE29
 4071 0108 00000000 		.4byte	.LFB30
 4072 010c 24000000 		.4byte	.LFE30
 4073 0110 00000000 		.4byte	.LFB31
 4074 0114 28000000 		.4byte	.LFE31
 4075 0118 00000000 		.4byte	.LFB32
 4076 011c 24000000 		.4byte	.LFE32
 4077 0120 00000000 		.4byte	.LFB33
 4078 0124 24000000 		.4byte	.LFE33
 4079 0128 00000000 		.4byte	.LFB34
 4080 012c 1C000000 		.4byte	.LFE34
 4081 0130 00000000 		.4byte	.LFB35
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 102


 4082 0134 14000000 		.4byte	.LFE35
 4083 0138 00000000 		.4byte	.LFB36
 4084 013c 0C000000 		.4byte	.LFE36
 4085 0140 00000000 		.4byte	.LFB37
 4086 0144 0C000000 		.4byte	.LFE37
 4087 0148 00000000 		.4byte	.LFB38
 4088 014c 0C000000 		.4byte	.LFE38
 4089 0150 00000000 		.4byte	.LFB39
 4090 0154 0C000000 		.4byte	.LFE39
 4091 0158 00000000 		.4byte	.LFB40
 4092 015c 0C000000 		.4byte	.LFE40
 4093 0160 00000000 		.4byte	0
 4094 0164 00000000 		.4byte	0
 4095              		.section	.debug_line,"",%progbits
 4096              	.Ldebug_line0:
 4097 0000 F3030000 		.section	.debug_str,"MS",%progbits,1
 4097      02005200 
 4097      00000201 
 4097      FB0E0D00 
 4097      01010101 
 4098              	.LASF59:
 4099 0000 4D696C6C 		.ascii	"Millis_TMR_WriteCompareBuf\000"
 4099      69735F54 
 4099      4D525F57 
 4099      72697465 
 4099      436F6D70 
 4100              	.LASF21:
 4101 001b 636F756E 		.ascii	"count\000"
 4101      7400
 4102              	.LASF75:
 4103 0021 43794578 		.ascii	"CyExitCriticalSection\000"
 4103      69744372 
 4103      69746963 
 4103      616C5365 
 4103      6374696F 
 4104              	.LASF79:
 4105 0037 4D696C6C 		.ascii	"Millis_TMR_Init\000"
 4105      69735F54 
 4105      4D525F49 
 4105      6E697400 
 4106              	.LASF51:
 4107 0047 4D696C6C 		.ascii	"Millis_TMR_SetCompareSwap\000"
 4107      69735F54 
 4107      4D525F53 
 4107      6574436F 
 4107      6D706172 
 4108              	.LASF23:
 4109 0061 70657269 		.ascii	"period\000"
 4109      6F6400
 4110              	.LASF38:
 4111 0068 4D696C6C 		.ascii	"Millis_TMR_SetPWMMode\000"
 4111      69735F54 
 4111      4D525F53 
 4111      65745057 
 4111      4D4D6F64 
 4112              	.LASF7:
 4113 007e 6C6F6E67 		.ascii	"long long unsigned int\000"
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 103


 4113      206C6F6E 
 4113      6720756E 
 4113      7369676E 
 4113      65642069 
 4114              	.LASF67:
 4115 0095 4D696C6C 		.ascii	"Millis_TMR_SetStopMode\000"
 4115      69735F54 
 4115      4D525F53 
 4115      65745374 
 4115      6F704D6F 
 4116              	.LASF33:
 4117 00ac 71644D6F 		.ascii	"qdMode\000"
 4117      646500
 4118              	.LASF76:
 4119 00b3 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4119      43313120 
 4119      352E342E 
 4119      31203230 
 4119      31363036 
 4120 00e6 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 4120      20726576 
 4120      6973696F 
 4120      6E203233 
 4120      37373135 
 4121 0119 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects\000"
 4121      66756E63 
 4121      74696F6E 
 4121      2D736563 
 4121      74696F6E 
 4122              	.LASF6:
 4123 0141 6C6F6E67 		.ascii	"long long int\000"
 4123      206C6F6E 
 4123      6720696E 
 4123      7400
 4124              	.LASF0:
 4125 014f 7369676E 		.ascii	"signed char\000"
 4125      65642063 
 4125      68617200 
 4126              	.LASF40:
 4127 015b 4D696C6C 		.ascii	"Millis_TMR_SetPWMSyncKill\000"
 4127      69735F54 
 4127      4D525F53 
 4127      65745057 
 4127      4D53796E 
 4128              	.LASF80:
 4129 0175 4D696C6C 		.ascii	"Millis_TMR_initVar\000"
 4129      69735F54 
 4129      4D525F69 
 4129      6E697456 
 4129      617200
 4130              	.LASF73:
 4131 0188 4D696C6C 		.ascii	"Millis_TMR_SetInterrupt\000"
 4131      69735F54 
 4131      4D525F53 
 4131      6574496E 
 4131      74657272 
 4132              	.LASF4:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 104


 4133 01a0 6C6F6E67 		.ascii	"long int\000"
 4133      20696E74 
 4133      00
 4134              	.LASF9:
 4135 01a9 75696E74 		.ascii	"uint8\000"
 4135      3800
 4136              	.LASF12:
 4137 01af 646F7562 		.ascii	"double\000"
 4137      6C6500
 4138              	.LASF22:
 4139 01b6 4D696C6C 		.ascii	"Millis_TMR_WritePeriod\000"
 4139      69735F54 
 4139      4D525F57 
 4139      72697465 
 4139      50657269 
 4140              	.LASF70:
 4141 01cd 4D696C6C 		.ascii	"Millis_TMR_GetInterruptSourceMasked\000"
 4141      69735F54 
 4141      4D525F47 
 4141      6574496E 
 4141      74657272 
 4142              	.LASF10:
 4143 01f1 75696E74 		.ascii	"uint32\000"
 4143      333200
 4144              	.LASF64:
 4145 01f8 74726967 		.ascii	"triggerMode\000"
 4145      6765724D 
 4145      6F646500 
 4146              	.LASF19:
 4147 0204 4D696C6C 		.ascii	"Millis_TMR_TriggerCommand\000"
 4147      69735F54 
 4147      4D525F54 
 4147      72696767 
 4147      6572436F 
 4148              	.LASF17:
 4149 021e 6D61736B 		.ascii	"mask\000"
 4149      00
 4150              	.LASF72:
 4151 0223 4D696C6C 		.ascii	"Millis_TMR_ClearInterrupt\000"
 4151      69735F54 
 4151      4D525F43 
 4151      6C656172 
 4151      496E7465 
 4152              	.LASF68:
 4153 023d 4D696C6C 		.ascii	"Millis_TMR_SetCountMode\000"
 4153      69735F54 
 4153      4D525F53 
 4153      6574436F 
 4153      756E744D 
 4154              	.LASF45:
 4155 0255 64656164 		.ascii	"deadTime\000"
 4155      54696D65 
 4155      00
 4156              	.LASF71:
 4157 025e 4D696C6C 		.ascii	"Millis_TMR_GetInterruptSource\000"
 4157      69735F54 
 4157      4D525F47 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 105


 4157      6574496E 
 4157      74657272 
 4158              	.LASF8:
 4159 027c 756E7369 		.ascii	"unsigned int\000"
 4159      676E6564 
 4159      20696E74 
 4159      00
 4160              	.LASF18:
 4161 0289 636F6D6D 		.ascii	"command\000"
 4161      616E6400 
 4162              	.LASF78:
 4163 0291 433A5C55 		.ascii	"C:\\Users\\AfdhalAtiffTan\\Documents\\PSoC Creator\\"
 4163      73657273 
 4163      5C416664 
 4163      68616C41 
 4163      74696666 
 4164 02c0 736D6172 		.ascii	"smart_winch_prototype\\Workspace01\\Prototype.cydsn"
 4164      745F7769 
 4164      6E63685F 
 4164      70726F74 
 4164      6F747970 
 4165 02f1 00       		.ascii	"\000"
 4166              	.LASF5:
 4167 02f2 6C6F6E67 		.ascii	"long unsigned int\000"
 4167      20756E73 
 4167      69676E65 
 4167      6420696E 
 4167      7400
 4168              	.LASF39:
 4169 0304 6D6F6465 		.ascii	"modeMask\000"
 4169      4D61736B 
 4169      00
 4170              	.LASF66:
 4171 030d 4D696C6C 		.ascii	"Millis_TMR_SetStartMode\000"
 4171      69735F54 
 4171      4D525F53 
 4171      65745374 
 4171      6172744D 
 4172              	.LASF74:
 4173 0325 4379456E 		.ascii	"CyEnterCriticalSection\000"
 4173      74657243 
 4173      72697469 
 4173      63616C53 
 4173      65637469 
 4174              	.LASF57:
 4175 033c 4D696C6C 		.ascii	"Millis_TMR_WriteCompare\000"
 4175      69735F54 
 4175      4D525F57 
 4175      72697465 
 4175      436F6D70 
 4176              	.LASF3:
 4177 0354 73686F72 		.ascii	"short unsigned int\000"
 4177      7420756E 
 4177      7369676E 
 4177      65642069 
 4177      6E7400
 4178              	.LASF61:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 106


 4179 0367 4D696C6C 		.ascii	"Millis_TMR_ReadCapture\000"
 4179      69735F54 
 4179      4D525F52 
 4179      65616443 
 4179      61707475 
 4180              	.LASF37:
 4181 037e 6F6E6553 		.ascii	"oneShotEnable\000"
 4181      686F7445 
 4181      6E61626C 
 4181      6500
 4182              	.LASF44:
 4183 038c 4D696C6C 		.ascii	"Millis_TMR_SetPWMDeadTime\000"
 4183      69735F54 
 4183      4D525F53 
 4183      65745057 
 4183      4D446561 
 4184              	.LASF14:
 4185 03a6 72656733 		.ascii	"reg32\000"
 4185      3200
 4186              	.LASF77:
 4187 03ac 47656E65 		.ascii	"Generated_Source\\PSoC4\\Millis_TMR.c\000"
 4187      72617465 
 4187      645F536F 
 4187      75726365 
 4187      5C50536F 
 4188              	.LASF16:
 4189 03d0 73697A65 		.ascii	"sizetype\000"
 4189      74797065 
 4189      00
 4190              	.LASF55:
 4191 03d9 4D696C6C 		.ascii	"Millis_TMR_ReadPeriodBuf\000"
 4191      69735F54 
 4191      4D525F52 
 4191      65616450 
 4191      6572696F 
 4192              	.LASF15:
 4193 03f2 6C6F6E67 		.ascii	"long double\000"
 4193      20646F75 
 4193      626C6500 
 4194              	.LASF20:
 4195 03fe 4D696C6C 		.ascii	"Millis_TMR_WriteCounter\000"
 4195      69735F54 
 4195      4D525F57 
 4195      72697465 
 4195      436F756E 
 4196              	.LASF58:
 4197 0416 636F6D70 		.ascii	"compare\000"
 4197      61726500 
 4198              	.LASF53:
 4199 041e 4D696C6C 		.ascii	"Millis_TMR_WritePeriodBuf\000"
 4199      69735F54 
 4199      4D525F57 
 4199      72697465 
 4199      50657269 
 4200              	.LASF56:
 4201 0438 4D696C6C 		.ascii	"Millis_TMR_SetPeriodSwap\000"
 4201      69735F54 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 107


 4201      4D525F53 
 4201      65745065 
 4201      72696F64 
 4202              	.LASF26:
 4203 0451 4D696C6C 		.ascii	"Millis_TMR_Enable\000"
 4203      69735F54 
 4203      4D525F45 
 4203      6E61626C 
 4203      6500
 4204              	.LASF30:
 4205 0463 4D696C6C 		.ascii	"Millis_TMR_SetMode\000"
 4205      69735F54 
 4205      4D525F53 
 4205      65744D6F 
 4205      646500
 4206              	.LASF11:
 4207 0476 666C6F61 		.ascii	"float\000"
 4207      7400
 4208              	.LASF35:
 4209 047c 70726573 		.ascii	"prescaler\000"
 4209      63616C65 
 4209      7200
 4210              	.LASF49:
 4211 0486 4D696C6C 		.ascii	"Millis_TMR_ReadCounter\000"
 4211      69735F54 
 4211      4D525F52 
 4211      65616443 
 4211      6F756E74 
 4212              	.LASF1:
 4213 049d 756E7369 		.ascii	"unsigned char\000"
 4213      676E6564 
 4213      20636861 
 4213      7200
 4214              	.LASF43:
 4215 04ab 73746F70 		.ascii	"stopOnKillEnable\000"
 4215      4F6E4B69 
 4215      6C6C456E 
 4215      61626C65 
 4215      00
 4216              	.LASF46:
 4217 04bc 4D696C6C 		.ascii	"Millis_TMR_SetPWMInvert\000"
 4217      69735F54 
 4217      4D525F53 
 4217      65745057 
 4217      4D496E76 
 4218              	.LASF36:
 4219 04d4 4D696C6C 		.ascii	"Millis_TMR_SetOneShot\000"
 4219      69735F54 
 4219      4D525F53 
 4219      65744F6E 
 4219      6553686F 
 4220              	.LASF29:
 4221 04ea 4D696C6C 		.ascii	"Millis_TMR_Stop\000"
 4221      69735F54 
 4221      4D525F53 
 4221      746F7000 
 4222              	.LASF2:
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 108


 4223 04fa 73686F72 		.ascii	"short int\000"
 4223      7420696E 
 4223      7400
 4224              	.LASF62:
 4225 0504 4D696C6C 		.ascii	"Millis_TMR_ReadCaptureBuf\000"
 4225      69735F54 
 4225      4D525F52 
 4225      65616443 
 4225      61707475 
 4226              	.LASF42:
 4227 051e 4D696C6C 		.ascii	"Millis_TMR_SetPWMStopOnKill\000"
 4227      69735F54 
 4227      4D525F53 
 4227      65745057 
 4227      4D53746F 
 4228              	.LASF25:
 4229 053a 696E7465 		.ascii	"interruptMask\000"
 4229      72727570 
 4229      744D6173 
 4229      6B00
 4230              	.LASF69:
 4231 0548 4D696C6C 		.ascii	"Millis_TMR_ReadStatus\000"
 4231      69735F54 
 4231      4D525F52 
 4231      65616453 
 4231      74617475 
 4232              	.LASF65:
 4233 055e 4D696C6C 		.ascii	"Millis_TMR_SetReloadMode\000"
 4233      69735F54 
 4233      4D525F53 
 4233      65745265 
 4233      6C6F6164 
 4234              	.LASF13:
 4235 0577 63686172 		.ascii	"char\000"
 4235      00
 4236              	.LASF32:
 4237 057c 6D6F6465 		.ascii	"mode\000"
 4237      00
 4238              	.LASF31:
 4239 0581 4D696C6C 		.ascii	"Millis_TMR_SetQDMode\000"
 4239      69735F54 
 4239      4D525F53 
 4239      65745144 
 4239      4D6F6465 
 4240              	.LASF48:
 4241 0596 636F756E 		.ascii	"counterMode\000"
 4241      7465724D 
 4241      6F646500 
 4242              	.LASF47:
 4243 05a2 4D696C6C 		.ascii	"Millis_TMR_SetCounterMode\000"
 4243      69735F54 
 4243      4D525F53 
 4243      6574436F 
 4243      756E7465 
 4244              	.LASF34:
 4245 05bc 4D696C6C 		.ascii	"Millis_TMR_SetPrescaler\000"
 4245      69735F54 
ARM GAS  C:\Users\AFDHAL~1\AppData\Local\Temp\ccrstwcD.s 			page 109


 4245      4D525F53 
 4245      65745072 
 4245      65736361 
 4246              	.LASF60:
 4247 05d4 636F6D70 		.ascii	"compareBuf\000"
 4247      61726542 
 4247      756600
 4248              	.LASF63:
 4249 05df 4D696C6C 		.ascii	"Millis_TMR_SetCaptureMode\000"
 4249      69735F54 
 4249      4D525F53 
 4249      65744361 
 4249      70747572 
 4250              	.LASF27:
 4251 05f9 656E6162 		.ascii	"enableInterrupts\000"
 4251      6C65496E 
 4251      74657272 
 4251      75707473 
 4251      00
 4252              	.LASF50:
 4253 060a 4D696C6C 		.ascii	"Millis_TMR_ReadPeriod\000"
 4253      69735F54 
 4253      4D525F52 
 4253      65616450 
 4253      6572696F 
 4254              	.LASF24:
 4255 0620 4D696C6C 		.ascii	"Millis_TMR_SetInterruptMode\000"
 4255      69735F54 
 4255      4D525F53 
 4255      6574496E 
 4255      74657272 
 4256              	.LASF41:
 4257 063c 73796E63 		.ascii	"syncKillEnable\000"
 4257      4B696C6C 
 4257      456E6162 
 4257      6C6500
 4258              	.LASF52:
 4259 064b 73776170 		.ascii	"swapEnable\000"
 4259      456E6162 
 4259      6C6500
 4260              	.LASF28:
 4261 0656 4D696C6C 		.ascii	"Millis_TMR_Start\000"
 4261      69735F54 
 4261      4D525F53 
 4261      74617274 
 4261      00
 4262              	.LASF54:
 4263 0667 70657269 		.ascii	"periodBuf\000"
 4263      6F644275 
 4263      6600
 4264              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
