#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fae5955b3c0 .scope module, "test_newctrl" "test_newctrl" 2 3;
 .timescale -9 -12;
P_0x7fae5959c5f0 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7fae5959c630 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7fae5959c670 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fae5959c6b0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7fae5959c6f0 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fae5959c730 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7fae5959c770 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7fae5959c7b0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7fae5959c7f0 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7fae5959c830 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7fae5959c870 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7fae5959c8b0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7fae5959c8f0 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
v0x7fae59700c70_0 .net "ack", 0 0, L_0x7fae5970aee0;  1 drivers
v0x7fae59706e00_0 .net "buf_en", 0 0, L_0x7fae597089b0;  1 drivers
v0x7fae59706e90_0 .var "clk", 0 0;
v0x7fae59706fc0_0 .net "conv_we", 0 0, L_0x7fae59707a80;  1 drivers
v0x7fae59707050_0 .var "fil_size", 7 0;
v0x7fae597070e0_0 .var/i "fp", 31 0;
v0x7fae59707170_0 .var "img_size", 7 0;
v0x7fae59707210_0 .var "input_addr", 11 0;
v0x7fae597072f0_0 .net "mem_feat_addr", 6 0, L_0x7fae59531db0;  1 drivers
v0x7fae59707400_0 .net "mem_feat_addr_d1", 6 0, L_0x7fae595318f0;  1 drivers
v0x7fae597074d0_0 .net "mem_feat_rst", 0 0, L_0x7fae595319e0;  1 drivers
v0x7fae597075a0_0 .net "mem_feat_we", 0 0, L_0x7fae59531800;  1 drivers
v0x7fae59707630_0 .net "mem_input_addr", 11 0, L_0x7fae5970a0d0;  1 drivers
v0x7fae59707700_0 .net "mem_output_addr", 9 0, L_0x7fae5958dd70;  1 drivers
v0x7fae597077d0_0 .net "mem_output_we", 0 0, L_0x7fae59531730;  1 drivers
v0x7fae597078a0_0 .net "mem_weight_addr", 12 0, L_0x7fae597092d0;  1 drivers
v0x7fae59707970_0 .net "out_conv_begin", 0 0, v0x7fae59431770_0;  1 drivers
v0x7fae59707b40_0 .net "out_conv_end", 0 0, v0x7fae59431a90_0;  1 drivers
v0x7fae59707bd0_0 .net "out_conv_valid", 0 0, v0x7fae59431bc0_0;  1 drivers
v0x7fae59707c60_0 .net "out_core_begin", 0 0, v0x7fae59435bf0_0;  1 drivers
v0x7fae59707d30_0 .net "out_core_end", 0 0, v0x7fae59435c90_0;  1 drivers
v0x7fae59707e00_0 .net "out_core_valid", 0 0, v0x7fae59435d30_0;  1 drivers
v0x7fae59707ed0_0 .net "out_pool_begin", 0 0, v0x7fae597041d0_0;  1 drivers
v0x7fae59707fa0_0 .net "out_pool_end", 0 0, v0x7fae59704270_0;  1 drivers
v0x7fae59708070_0 .net "out_pool_valid", 0 0, v0x7fae59704310_0;  1 drivers
v0x7fae59708140_0 .var "output_addr", 9 0;
v0x7fae59708210_0 .net "pool_we", 0 0, L_0x7fae59708900;  1 drivers
v0x7fae597082a0_0 .var "req", 0 0;
v0x7fae59708330_0 .var "total_in", 7 0;
v0x7fae59708400_0 .var "total_out", 7 0;
v0x7fae597084d0_0 .var "weight_addr", 12 0;
v0x7fae597085a0_0 .net "wreg_we", 0 0, L_0x7fae59531490;  1 drivers
v0x7fae59708670_0 .var "xrst", 0 0;
S_0x7fae59700290 .scope module, "dut0" "newctrl" 2 169, 4 1 0, S_0x7fae5955b3c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_pool_valid"
    .port_info 1 /OUTPUT 1 "out_pool_end"
    .port_info 2 /OUTPUT 1 "out_pool_begin"
    .port_info 3 /OUTPUT 1 "out_core_valid"
    .port_info 4 /OUTPUT 1 "out_core_end"
    .port_info 5 /OUTPUT 1 "out_core_begin"
    .port_info 6 /OUTPUT 1 "out_conv_valid"
    .port_info 7 /OUTPUT 1 "out_conv_end"
    .port_info 8 /OUTPUT 1 "out_conv_begin"
    .port_info 9 /OUTPUT 1 "ack"
    .port_info 10 /OUTPUT 1 "wreg_we"
    .port_info 11 /OUTPUT 1 "buf_en"
    .port_info 12 /OUTPUT 1 "conv_we"
    .port_info 13 /OUTPUT 1 "pool_we"
    .port_info 14 /OUTPUT 12 "mem_input_addr"
    .port_info 15 /OUTPUT 13 "mem_weight_addr"
    .port_info 16 /OUTPUT 1 "mem_feat_we"
    .port_info 17 /OUTPUT 1 "mem_feat_rst"
    .port_info 18 /OUTPUT 7 "mem_feat_addr"
    .port_info 19 /OUTPUT 7 "mem_feat_addr_d1"
    .port_info 20 /OUTPUT 1 "mem_output_we"
    .port_info 21 /OUTPUT 10 "mem_output_addr"
    .port_info 22 /INPUT 1 "clk"
    .port_info 23 /INPUT 1 "xrst"
    .port_info 24 /INPUT 1 "req"
    .port_info 25 /INPUT 12 "input_addr"
    .port_info 26 /INPUT 13 "weight_addr"
    .port_info 27 /INPUT 10 "output_addr"
    .port_info 28 /INPUT 8 "total_in"
    .port_info 29 /INPUT 8 "total_out"
    .port_info 30 /INPUT 8 "img_size"
    .port_info 31 /INPUT 8 "fil_size"
P_0x7fae59700450 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7fae59700490 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7fae597004d0 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fae59700510 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7fae59700550 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fae59700590 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7fae597005d0 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7fae59700610 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7fae59700650 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7fae59700690 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7fae597006d0 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7fae59700710 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7fae59700750 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7fae59707a80 .functor BUFZ 1, v0x7fae59431bc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708900 .functor BUFZ 1, v0x7fae59704310_0, C4<0>, C4<0>, C4<0>;
L_0x7fae597089b0 .functor BUFZ 1, v0x7fae59435bf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708a60 .functor BUFZ 1, v0x7fae59435bf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708b90 .functor BUFZ 1, v0x7fae59431770_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708c30 .functor BUFZ 1, v0x7fae597041d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708ce0 .functor BUFZ 1, v0x7fae59435d30_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708dd0 .functor BUFZ 1, v0x7fae59431bc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59708f00 .functor BUFZ 1, v0x7fae59704310_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59709040 .functor BUFZ 1, v0x7fae59435c90_0, C4<0>, C4<0>, C4<0>;
L_0x7fae597090b0 .functor BUFZ 1, v0x7fae59431a90_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59709180 .functor BUFZ 1, v0x7fae59704270_0, C4<0>, C4<0>, C4<0>;
v0x7fae59704ba0_0 .net "ack", 0 0, L_0x7fae5970aee0;  alias, 1 drivers
v0x7fae59704c50_0 .net "buf_en", 0 0, L_0x7fae597089b0;  alias, 1 drivers
v0x7fae59704ce0_0 .net "clk", 0 0, v0x7fae59706e90_0;  1 drivers
v0x7fae59704d70_0 .net "conv_we", 0 0, L_0x7fae59707a80;  alias, 1 drivers
v0x7fae59704e00_0 .net "core_state", 1 0, L_0x7fae597091f0;  1 drivers
v0x7fae59704f10_0 .net "fil_size", 7 0, v0x7fae59707050_0;  1 drivers
v0x7fae59704fe0_0 .net "first_input", 0 0, L_0x7fae59709260;  1 drivers
v0x7fae597050b0_0 .net "img_size", 7 0, v0x7fae59707170_0;  1 drivers
v0x7fae59705180_0 .net "in_conv_begin", 0 0, L_0x7fae59708a60;  1 drivers
v0x7fae59705290_0 .net "in_conv_end", 0 0, L_0x7fae59709040;  1 drivers
v0x7fae59705340_0 .net "in_conv_valid", 0 0, L_0x7fae59708ce0;  1 drivers
v0x7fae597053f0_0 .net "in_core_begin", 0 0, L_0x7fae59708c30;  1 drivers
v0x7fae597054a0_0 .net "in_core_end", 0 0, L_0x7fae59709180;  1 drivers
v0x7fae59705550_0 .net "in_core_valid", 0 0, L_0x7fae59708f00;  1 drivers
v0x7fae59705600_0 .net "in_pool_begin", 0 0, L_0x7fae59708b90;  1 drivers
v0x7fae597056b0_0 .net "in_pool_end", 0 0, L_0x7fae597090b0;  1 drivers
v0x7fae59705740_0 .net "in_pool_valid", 0 0, L_0x7fae59708dd0;  1 drivers
v0x7fae597058d0_0 .net "input_addr", 11 0, v0x7fae59707210_0;  1 drivers
v0x7fae59705960_0 .net "mem_feat_addr", 6 0, L_0x7fae59531db0;  alias, 1 drivers
v0x7fae597059f0_0 .net "mem_feat_addr_d1", 6 0, L_0x7fae595318f0;  alias, 1 drivers
v0x7fae59705a80_0 .net "mem_feat_rst", 0 0, L_0x7fae595319e0;  alias, 1 drivers
v0x7fae59705b10_0 .net "mem_feat_we", 0 0, L_0x7fae59531800;  alias, 1 drivers
v0x7fae59705bc0_0 .net "mem_input_addr", 11 0, L_0x7fae5970a0d0;  alias, 1 drivers
v0x7fae59705c80_0 .net "mem_output_addr", 9 0, L_0x7fae5958dd70;  alias, 1 drivers
v0x7fae59705d40_0 .net "mem_output_we", 0 0, L_0x7fae59531730;  alias, 1 drivers
v0x7fae59705df0_0 .net "mem_weight_addr", 12 0, L_0x7fae597092d0;  alias, 1 drivers
v0x7fae59705eb0_0 .net "out_conv_begin", 0 0, v0x7fae59431770_0;  alias, 1 drivers
v0x7fae59705f60_0 .net "out_conv_end", 0 0, v0x7fae59431a90_0;  alias, 1 drivers
v0x7fae59706010_0 .net "out_conv_valid", 0 0, v0x7fae59431bc0_0;  alias, 1 drivers
v0x7fae597060c0_0 .net "out_core_begin", 0 0, v0x7fae59435bf0_0;  alias, 1 drivers
v0x7fae59706170_0 .net "out_core_end", 0 0, v0x7fae59435c90_0;  alias, 1 drivers
v0x7fae59706220_0 .net "out_core_valid", 0 0, v0x7fae59435d30_0;  alias, 1 drivers
v0x7fae597062d0_0 .net "out_pool_begin", 0 0, v0x7fae597041d0_0;  alias, 1 drivers
v0x7fae597057f0_0 .net "out_pool_end", 0 0, v0x7fae59704270_0;  alias, 1 drivers
v0x7fae59706560_0 .net "out_pool_valid", 0 0, v0x7fae59704310_0;  alias, 1 drivers
v0x7fae597065f0_0 .net "output_addr", 9 0, v0x7fae59708140_0;  1 drivers
v0x7fae597066a0_0 .net "pool_we", 0 0, L_0x7fae59708900;  alias, 1 drivers
v0x7fae59706730_0 .net "req", 0 0, v0x7fae597082a0_0;  1 drivers
v0x7fae597067e0_0 .net "total_in", 7 0, v0x7fae59708330_0;  1 drivers
v0x7fae59706890_0 .net "total_out", 7 0, v0x7fae59708400_0;  1 drivers
v0x7fae59706940_0 .net "weight_addr", 12 0, v0x7fae597084d0_0;  1 drivers
v0x7fae597069f0_0 .net "wreg_we", 0 0, L_0x7fae59531490;  alias, 1 drivers
v0x7fae59706aa0_0 .net "xrst", 0 0, v0x7fae59708670_0;  1 drivers
S_0x7fae59701070 .scope module, "ctrl_conv" "ctrl_conv" 4 145, 5 1 0, S_0x7fae59700290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_begin"
    .port_info 1 /OUTPUT 1 "out_valid"
    .port_info 2 /OUTPUT 1 "out_end"
    .port_info 3 /OUTPUT 1 "wreg_we"
    .port_info 4 /OUTPUT 1 "mem_feat_we"
    .port_info 5 /OUTPUT 1 "mem_feat_rst"
    .port_info 6 /OUTPUT 7 "mem_feat_addr"
    .port_info 7 /OUTPUT 7 "mem_feat_addr_d1"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "xrst"
    .port_info 10 /INPUT 1 "in_begin"
    .port_info 11 /INPUT 1 "in_valid"
    .port_info 12 /INPUT 1 "in_end"
    .port_info 13 /INPUT 2 "core_state"
    .port_info 14 /INPUT 8 "img_size"
    .port_info 15 /INPUT 8 "fil_size"
    .port_info 16 /INPUT 1 "first_input"
P_0x7fae5a000000 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7fae5a000040 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7fae5a000080 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fae5a0000c0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7fae5a000100 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fae5a000140 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7fae5a000180 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7fae5a0001c0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7fae5a000200 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7fae5a000240 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7fae5a000280 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7fae5a0002c0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7fae5a000300 .param/l "S_ACTIVE" 0 5 17, C4<00000000000000000000000000000001>;
P_0x7fae5a000340 .param/l "S_CORE_INPUT" 0 5 13, C4<00000000000000000000000000000010>;
P_0x7fae5a000380 .param/l "S_CORE_OUTPUT" 0 5 14, C4<00000000000000000000000000000011>;
P_0x7fae5a0003c0 .param/l "S_CORE_WAIT" 0 5 11, C4<00000000000000000000000000000000>;
P_0x7fae5a000400 .param/l "S_CORE_WEIGHT" 0 5 12, C4<00000000000000000000000000000001>;
P_0x7fae5a000440 .param/l "S_WAIT" 0 5 16, C4<00000000000000000000000000000000>;
P_0x7fae5a000480 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7fae59531490 .functor AND 1, L_0x7fae595918e0, L_0x7fae59592f00, C4<1>, C4<1>;
L_0x7fae59519c20 .functor BUFZ 1, v0x7fae594301b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae5951a800 .functor BUFZ 1, v0x7fae594302f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae5951a390 .functor BUFZ 1, v0x7fae59430250_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59531800 .functor BUFZ 1, v0x7fae59431110_0, C4<0>, C4<0>, C4<0>;
L_0x7fae595319e0 .functor BUFZ 1, v0x7fae59430df0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59531db0 .functor BUFZ 7, v0x7fae59430a10_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7fae595318f0 .functor BUFZ 7, v0x7fae59430ac0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x7fae59404b70_0 .net *"_s0", 31 0, L_0x7fae595908c0;  1 drivers
L_0x105da3638 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5942f080_0 .net *"_s11", 29 0, L_0x105da3638;  1 drivers
L_0x105da3680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae5942f120_0 .net/2u *"_s12", 31 0, L_0x105da3680;  1 drivers
v0x7fae5942f1b0_0 .net *"_s14", 0 0, L_0x7fae59592f00;  1 drivers
L_0x105da35a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5942f240_0 .net *"_s3", 30 0, L_0x105da35a8;  1 drivers
L_0x105da35f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae5942f310_0 .net/2u *"_s4", 31 0, L_0x105da35f0;  1 drivers
v0x7fae5942f3b0_0 .net *"_s6", 0 0, L_0x7fae595918e0;  1 drivers
v0x7fae5942f450_0 .net *"_s8", 31 0, L_0x7fae59592400;  1 drivers
v0x7fae5942f500_0 .net "clk", 0 0, v0x7fae59706e90_0;  alias, 1 drivers
v0x7fae5942f610_0 .net "conv_begin", 0 0, L_0x7fae59519c20;  1 drivers
v0x7fae5942f6a0_0 .net "conv_end", 0 0, L_0x7fae5951a390;  1 drivers
v0x7fae5942f740_0 .net "conv_valid", 0 0, L_0x7fae5951a800;  1 drivers
v0x7fae5942f7e0_0 .net "core_state", 1 0, L_0x7fae597091f0;  alias, 1 drivers
v0x7fae5942f890_0 .net "fil_size", 7 0, v0x7fae59707050_0;  alias, 1 drivers
v0x7fae5942f940_0 .net "first_input", 0 0, L_0x7fae59709260;  alias, 1 drivers
v0x7fae5942f9e0_0 .net "img_size", 7 0, v0x7fae59707170_0;  alias, 1 drivers
v0x7fae5942fa90_0 .net "in_begin", 0 0, L_0x7fae59708a60;  alias, 1 drivers
v0x7fae5942fc20_0 .net "in_end", 0 0, L_0x7fae59709040;  alias, 1 drivers
v0x7fae5942fcb0_0 .net "in_valid", 0 0, L_0x7fae59708ce0;  alias, 1 drivers
v0x7fae5942fd40_0 .net "mem_feat_addr", 6 0, L_0x7fae59531db0;  alias, 1 drivers
v0x7fae5942fde0_0 .net "mem_feat_addr_d1", 6 0, L_0x7fae595318f0;  alias, 1 drivers
v0x7fae5942fe90_0 .net "mem_feat_rst", 0 0, L_0x7fae595319e0;  alias, 1 drivers
v0x7fae5942ff30_0 .net "mem_feat_we", 0 0, L_0x7fae59531800;  alias, 1 drivers
v0x7fae5942ffd0_0 .net "out_begin", 0 0, v0x7fae59431770_0;  alias, 1 drivers
v0x7fae59430070_0 .net "out_end", 0 0, v0x7fae59431a90_0;  alias, 1 drivers
v0x7fae59430110_0 .net "out_valid", 0 0, v0x7fae59431bc0_0;  alias, 1 drivers
v0x7fae594301b0_0 .var "r_conv_begin_d0", 0 0;
v0x7fae59430250_0 .var "r_conv_end_d0", 0 0;
v0x7fae594302f0_0 .var "r_conv_valid_d0", 0 0;
v0x7fae59430390_0 .var "r_conv_x", 7 0;
v0x7fae59430440_0 .var "r_conv_y", 7 0;
v0x7fae594304f0_0 .var "r_core_state", 1 0;
v0x7fae594305a0_0 .var "r_fea_size", 7 0;
v0x7fae5942fb40_0 .var "r_feat_addr_d0", 6 0;
v0x7fae59430830_0 .var "r_feat_addr_d1", 6 0;
v0x7fae594308c0_0 .var "r_feat_addr_d2", 6 0;
v0x7fae59430960_0 .var "r_feat_addr_d3", 6 0;
v0x7fae59430a10_0 .var "r_feat_addr_d4", 6 0;
v0x7fae59430ac0_0 .var "r_feat_addr_d5", 6 0;
v0x7fae59430b70_0 .var "r_feat_rst_d0", 0 0;
v0x7fae59430c10_0 .var "r_feat_rst_d1", 0 0;
v0x7fae59430cb0_0 .var "r_feat_rst_d2", 0 0;
v0x7fae59430d50_0 .var "r_feat_rst_d3", 0 0;
v0x7fae59430df0_0 .var "r_feat_rst_d4", 0 0;
v0x7fae59430e90_0 .var "r_feat_we_d0", 0 0;
v0x7fae59430f30_0 .var "r_feat_we_d1", 0 0;
v0x7fae59430fd0_0 .var "r_feat_we_d2", 0 0;
v0x7fae59431070_0 .var "r_feat_we_d3", 0 0;
v0x7fae59431110_0 .var "r_feat_we_d4", 0 0;
v0x7fae594311b0_0 .var "r_fil_size", 7 0;
v0x7fae59431260_0 .var "r_first_input_d0", 0 0;
v0x7fae59431300_0 .var "r_img_size", 7 0;
v0x7fae594313b0_0 .var "r_in_valid", 0 0;
v0x7fae59431450_0 .var "r_last_input_d0", 0 0;
v0x7fae594314f0_0 .var "r_out_begin_d0", 0 0;
v0x7fae59431590_0 .var "r_out_begin_d1", 0 0;
v0x7fae59431630_0 .var "r_out_begin_d2", 0 0;
v0x7fae594316d0_0 .var "r_out_begin_d3", 0 0;
v0x7fae59431770_0 .var "r_out_begin_d4", 0 0;
v0x7fae59431810_0 .var "r_out_end_d0", 0 0;
v0x7fae594318b0_0 .var "r_out_end_d1", 0 0;
v0x7fae59431950_0 .var "r_out_end_d2", 0 0;
v0x7fae594319f0_0 .var "r_out_end_d3", 0 0;
v0x7fae59431a90_0 .var "r_out_end_d4", 0 0;
v0x7fae59431b30_0 .var "r_out_valid_d0", 0 0;
v0x7fae59430640_0 .var "r_out_valid_d1", 0 0;
v0x7fae594306e0_0 .var "r_out_valid_d2", 0 0;
v0x7fae59430780_0 .var "r_out_valid_d3", 0 0;
v0x7fae59431bc0_0 .var "r_out_valid_d4", 0 0;
v0x7fae59431c50_0 .var "r_state", 0 0;
v0x7fae59431cf0_0 .net "wreg_we", 0 0, L_0x7fae59531490;  alias, 1 drivers
v0x7fae59431d90_0 .net "xrst", 0 0, v0x7fae59708670_0;  alias, 1 drivers
E_0x7fae59422d40 .event posedge, v0x7fae5942f500_0;
L_0x7fae595908c0 .concat [ 1 31 0 0], v0x7fae59431c50_0, L_0x105da35a8;
L_0x7fae595918e0 .cmp/eq 32, L_0x7fae595908c0, L_0x105da35f0;
L_0x7fae59592400 .concat [ 2 30 0 0], v0x7fae594304f0_0, L_0x105da3638;
L_0x7fae59592f00 .cmp/eq 32, L_0x7fae59592400, L_0x105da3680;
S_0x7fae59431fd0 .scope module, "ctrl_core" "ctrl_core" 4 110, 6 1 0, S_0x7fae59700290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "ack"
    .port_info 1 /OUTPUT 2 "core_state"
    .port_info 2 /OUTPUT 1 "out_begin"
    .port_info 3 /OUTPUT 1 "out_valid"
    .port_info 4 /OUTPUT 1 "out_end"
    .port_info 5 /OUTPUT 12 "mem_input_addr"
    .port_info 6 /OUTPUT 13 "mem_weight_addr"
    .port_info 7 /OUTPUT 1 "mem_output_we"
    .port_info 8 /OUTPUT 10 "mem_output_addr"
    .port_info 9 /OUTPUT 1 "first_input"
    .port_info 10 /INPUT 1 "clk"
    .port_info 11 /INPUT 1 "xrst"
    .port_info 12 /INPUT 1 "req"
    .port_info 13 /INPUT 1 "in_begin"
    .port_info 14 /INPUT 1 "in_valid"
    .port_info 15 /INPUT 1 "in_end"
    .port_info 16 /INPUT 12 "input_addr"
    .port_info 17 /INPUT 13 "weight_addr"
    .port_info 18 /INPUT 10 "output_addr"
    .port_info 19 /INPUT 8 "total_out"
    .port_info 20 /INPUT 8 "total_in"
    .port_info 21 /INPUT 8 "img_size"
    .port_info 22 /INPUT 8 "fil_size"
P_0x7fae59802000 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7fae59802040 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7fae59802080 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fae598020c0 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7fae59802100 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fae59802140 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7fae59802180 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7fae598021c0 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7fae59802200 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7fae59802240 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7fae59802280 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7fae598022c0 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7fae59802300 .param/l "S_INPUT" 0 6 13, C4<00000000000000000000000000000010>;
P_0x7fae59802340 .param/l "S_OUTPUT" 0 6 14, C4<00000000000000000000000000000011>;
P_0x7fae59802380 .param/l "S_WAIT" 0 6 11, C4<00000000000000000000000000000000>;
P_0x7fae598023c0 .param/l "S_WEIGHT" 0 6 12, C4<00000000000000000000000000000001>;
P_0x7fae59802400 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7fae597091f0 .functor BUFZ 2, v0x7fae59435e80_0, C4<00>, C4<00>, C4<00>;
L_0x7fae59709260 .functor BUFZ 1, v0x7fae59435890_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59709a60 .functor AND 1, L_0x7fae59709470, L_0x7fae59709900, C4<1>, C4<1>;
L_0x7fae5970a020 .functor AND 1, L_0x7fae59709a60, L_0x7fae59709ea0, C4<1>, C4<1>;
L_0x7fae5970a8b0 .functor AND 1, L_0x7fae5970a360, L_0x7fae5970a7d0, C4<1>, C4<1>;
L_0x7fae5970adf0 .functor AND 1, L_0x7fae5970a8b0, L_0x7fae5970aa00, C4<1>, C4<1>;
L_0x7fae5970aee0 .functor BUFZ 1, v0x7fae59435690_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59531730 .functor AND 1, L_0x7fae5958d930, L_0x7fae59708f00, C4<1>, C4<1>;
L_0x7fae59531360 .functor AND 1, L_0x7fae5958fb20, L_0x7fae59709180, C4<1>, C4<1>;
L_0x105da3050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae59432a60_0 .net/2u *"_s10", 31 0, L_0x105da3050;  1 drivers
v0x7fae59432b10_0 .net *"_s108", 31 0, L_0x7fae5958eae0;  1 drivers
L_0x105da3518 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59432bb0_0 .net *"_s111", 29 0, L_0x105da3518;  1 drivers
L_0x105da3560 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fae59432c40_0 .net/2u *"_s112", 31 0, L_0x105da3560;  1 drivers
v0x7fae59432cd0_0 .net *"_s114", 0 0, L_0x7fae5958fb20;  1 drivers
v0x7fae59432da0_0 .net *"_s12", 0 0, L_0x7fae59709470;  1 drivers
v0x7fae59432e30_0 .net *"_s14", 31 0, L_0x7fae59709590;  1 drivers
L_0x105da3098 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59432ee0_0 .net *"_s17", 23 0, L_0x105da3098;  1 drivers
v0x7fae59432f90_0 .net *"_s18", 31 0, L_0x7fae59709670;  1 drivers
L_0x105da30e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae594330a0_0 .net *"_s21", 23 0, L_0x105da30e0;  1 drivers
L_0x105da3128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae59433150_0 .net/2u *"_s22", 31 0, L_0x105da3128;  1 drivers
v0x7fae59433200_0 .net *"_s24", 31 0, L_0x7fae597097c0;  1 drivers
v0x7fae594332b0_0 .net *"_s26", 0 0, L_0x7fae59709900;  1 drivers
v0x7fae59433350_0 .net *"_s28", 0 0, L_0x7fae59709a60;  1 drivers
v0x7fae594333f0_0 .net *"_s30", 31 0, L_0x7fae59709b50;  1 drivers
L_0x105da3170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae594334a0_0 .net *"_s33", 23 0, L_0x105da3170;  1 drivers
v0x7fae59433550_0 .net *"_s34", 31 0, L_0x7fae59709c30;  1 drivers
L_0x105da31b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae594336e0_0 .net *"_s37", 23 0, L_0x105da31b8;  1 drivers
L_0x105da3200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae59433770_0 .net/2u *"_s38", 31 0, L_0x105da3200;  1 drivers
v0x7fae59433820_0 .net *"_s40", 31 0, L_0x7fae59709d60;  1 drivers
v0x7fae594338d0_0 .net *"_s42", 0 0, L_0x7fae59709ea0;  1 drivers
v0x7fae59433970_0 .net *"_s48", 31 0, L_0x7fae5970a1d0;  1 drivers
L_0x105da3248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59433a20_0 .net *"_s51", 29 0, L_0x105da3248;  1 drivers
L_0x105da3290 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fae59433ad0_0 .net/2u *"_s52", 31 0, L_0x105da3290;  1 drivers
v0x7fae59433b80_0 .net *"_s54", 0 0, L_0x7fae5970a360;  1 drivers
v0x7fae59433c20_0 .net *"_s56", 31 0, L_0x7fae5970a400;  1 drivers
L_0x105da32d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59433cd0_0 .net *"_s59", 23 0, L_0x105da32d8;  1 drivers
v0x7fae59433d80_0 .net *"_s6", 31 0, L_0x7fae597093d0;  1 drivers
v0x7fae59433e30_0 .net *"_s60", 31 0, L_0x7fae5970a560;  1 drivers
L_0x105da3320 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59433ee0_0 .net *"_s63", 23 0, L_0x105da3320;  1 drivers
L_0x105da3368 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae59433f90_0 .net/2u *"_s64", 31 0, L_0x105da3368;  1 drivers
v0x7fae59434040_0 .net *"_s66", 31 0, L_0x7fae5970a600;  1 drivers
v0x7fae594340f0_0 .net *"_s68", 0 0, L_0x7fae5970a7d0;  1 drivers
v0x7fae594335f0_0 .net *"_s70", 0 0, L_0x7fae5970a8b0;  1 drivers
v0x7fae59434380_0 .net *"_s72", 31 0, L_0x7fae5970a960;  1 drivers
L_0x105da33b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59434410_0 .net *"_s75", 23 0, L_0x105da33b0;  1 drivers
v0x7fae594344a0_0 .net *"_s76", 31 0, L_0x7fae5970aae0;  1 drivers
L_0x105da33f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59434540_0 .net *"_s79", 23 0, L_0x105da33f8;  1 drivers
L_0x105da3440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fae594345f0_0 .net/2u *"_s80", 31 0, L_0x105da3440;  1 drivers
v0x7fae594346a0_0 .net *"_s82", 31 0, L_0x7fae5970ab80;  1 drivers
v0x7fae59434750_0 .net *"_s84", 0 0, L_0x7fae5970aa00;  1 drivers
L_0x105da3008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae594347f0_0 .net *"_s9", 29 0, L_0x105da3008;  1 drivers
v0x7fae594348a0_0 .net *"_s90", 31 0, L_0x7fae5970af90;  1 drivers
L_0x105da3488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae59434950_0 .net *"_s93", 29 0, L_0x105da3488;  1 drivers
L_0x105da34d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fae59434a00_0 .net/2u *"_s94", 31 0, L_0x105da34d0;  1 drivers
v0x7fae59434ab0_0 .net *"_s96", 0 0, L_0x7fae5958d930;  1 drivers
v0x7fae59434b50_0 .net "ack", 0 0, L_0x7fae5970aee0;  alias, 1 drivers
v0x7fae59434bf0_0 .net "clk", 0 0, v0x7fae59706e90_0;  alias, 1 drivers
v0x7fae59434ca0_0 .net "core_state", 1 0, L_0x7fae597091f0;  alias, 1 drivers
v0x7fae59434d30_0 .net "fil_size", 7 0, v0x7fae59707050_0;  alias, 1 drivers
v0x7fae59434dc0_0 .net "first_input", 0 0, L_0x7fae59709260;  alias, 1 drivers
v0x7fae59434e50_0 .net "img_size", 7 0, v0x7fae59707170_0;  alias, 1 drivers
v0x7fae59434ee0_0 .net "in_begin", 0 0, L_0x7fae59708c30;  alias, 1 drivers
v0x7fae59434f70_0 .net "in_end", 0 0, L_0x7fae59709180;  alias, 1 drivers
v0x7fae59435000_0 .net "in_valid", 0 0, L_0x7fae59708f00;  alias, 1 drivers
v0x7fae594350a0_0 .net "input_addr", 11 0, v0x7fae59707210_0;  alias, 1 drivers
v0x7fae59435150_0 .net "mem_input_addr", 11 0, L_0x7fae5970a0d0;  alias, 1 drivers
v0x7fae59435200_0 .net "mem_output_addr", 9 0, L_0x7fae5958dd70;  alias, 1 drivers
v0x7fae594352b0_0 .net "mem_output_we", 0 0, L_0x7fae59531730;  alias, 1 drivers
v0x7fae59435350_0 .net "mem_weight_addr", 12 0, L_0x7fae597092d0;  alias, 1 drivers
v0x7fae59435400_0 .net "out_begin", 0 0, v0x7fae59435bf0_0;  alias, 1 drivers
v0x7fae594354a0_0 .net "out_end", 0 0, v0x7fae59435c90_0;  alias, 1 drivers
v0x7fae59435540_0 .net "out_valid", 0 0, v0x7fae59435d30_0;  alias, 1 drivers
v0x7fae594355e0_0 .net "output_addr", 9 0, v0x7fae59708140_0;  alias, 1 drivers
v0x7fae59435690_0 .var "r_ack", 0 0;
v0x7fae59434190_0 .var "r_bias", 0 0;
v0x7fae59434230_0 .var "r_count_in", 7 0;
v0x7fae594342e0_0 .var "r_count_out", 7 0;
v0x7fae59435730_0 .var "r_fea_size", 7 0;
v0x7fae594357e0_0 .var "r_fil_size", 7 0;
v0x7fae59435890_0 .var "r_first_input", 0 0;
v0x7fae59435930_0 .var "r_img_size", 7 0;
v0x7fae594359e0_0 .var "r_input_addr", 11 0;
v0x7fae59435a90_0 .var "r_input_x", 7 0;
v0x7fae59435b40_0 .var "r_input_y", 7 0;
v0x7fae59435bf0_0 .var "r_out_begin", 0 0;
v0x7fae59435c90_0 .var "r_out_end", 0 0;
v0x7fae59435d30_0 .var "r_out_valid", 0 0;
v0x7fae59435dd0_0 .var "r_output_addr", 9 0;
v0x7fae59435e80_0 .var "r_state", 1 0;
v0x7fae59435f30_0 .var "r_total_in", 7 0;
v0x7fae59702120_0 .var "r_total_out", 7 0;
v0x7fae597021b0_0 .var "r_wait_back", 0 0;
v0x7fae59702240_0 .var "r_weight_addr", 12 0;
v0x7fae597022d0_0 .var "r_weight_x", 7 0;
v0x7fae59702360_0 .var "r_weight_y", 7 0;
v0x7fae59702410_0 .net "req", 0 0, v0x7fae597082a0_0;  alias, 1 drivers
v0x7fae597024b0_0 .net "s_input_end", 0 0, L_0x7fae5970adf0;  1 drivers
v0x7fae59702550_0 .net "s_output_end", 0 0, L_0x7fae59531360;  1 drivers
v0x7fae597025f0_0 .net "s_weight_end", 0 0, L_0x7fae5970a020;  1 drivers
v0x7fae59702690_0 .net "total_in", 7 0, v0x7fae59708330_0;  alias, 1 drivers
v0x7fae59702740_0 .net "total_out", 7 0, v0x7fae59708400_0;  alias, 1 drivers
v0x7fae597027f0_0 .net "weight_addr", 12 0, v0x7fae597084d0_0;  alias, 1 drivers
v0x7fae597028a0_0 .net "xrst", 0 0, v0x7fae59708670_0;  alias, 1 drivers
L_0x7fae597092d0 .arith/sum 13, v0x7fae597084d0_0, v0x7fae59702240_0;
L_0x7fae597093d0 .concat [ 2 30 0 0], v0x7fae59435e80_0, L_0x105da3008;
L_0x7fae59709470 .cmp/eq 32, L_0x7fae597093d0, L_0x105da3050;
L_0x7fae59709590 .concat [ 8 24 0 0], v0x7fae597022d0_0, L_0x105da3098;
L_0x7fae59709670 .concat [ 8 24 0 0], v0x7fae594357e0_0, L_0x105da30e0;
L_0x7fae597097c0 .arith/sub 32, L_0x7fae59709670, L_0x105da3128;
L_0x7fae59709900 .cmp/eq 32, L_0x7fae59709590, L_0x7fae597097c0;
L_0x7fae59709b50 .concat [ 8 24 0 0], v0x7fae59702360_0, L_0x105da3170;
L_0x7fae59709c30 .concat [ 8 24 0 0], v0x7fae594357e0_0, L_0x105da31b8;
L_0x7fae59709d60 .arith/sub 32, L_0x7fae59709c30, L_0x105da3200;
L_0x7fae59709ea0 .cmp/eq 32, L_0x7fae59709b50, L_0x7fae59709d60;
L_0x7fae5970a0d0 .arith/sum 12, v0x7fae59707210_0, v0x7fae594359e0_0;
L_0x7fae5970a1d0 .concat [ 2 30 0 0], v0x7fae59435e80_0, L_0x105da3248;
L_0x7fae5970a360 .cmp/eq 32, L_0x7fae5970a1d0, L_0x105da3290;
L_0x7fae5970a400 .concat [ 8 24 0 0], v0x7fae59435a90_0, L_0x105da32d8;
L_0x7fae5970a560 .concat [ 8 24 0 0], v0x7fae59435930_0, L_0x105da3320;
L_0x7fae5970a600 .arith/sub 32, L_0x7fae5970a560, L_0x105da3368;
L_0x7fae5970a7d0 .cmp/eq 32, L_0x7fae5970a400, L_0x7fae5970a600;
L_0x7fae5970a960 .concat [ 8 24 0 0], v0x7fae59435b40_0, L_0x105da33b0;
L_0x7fae5970aae0 .concat [ 8 24 0 0], v0x7fae59435930_0, L_0x105da33f8;
L_0x7fae5970ab80 .arith/sub 32, L_0x7fae5970aae0, L_0x105da3440;
L_0x7fae5970aa00 .cmp/eq 32, L_0x7fae5970a960, L_0x7fae5970ab80;
L_0x7fae5970af90 .concat [ 2 30 0 0], v0x7fae59435e80_0, L_0x105da3488;
L_0x7fae5958d930 .cmp/eq 32, L_0x7fae5970af90, L_0x105da34d0;
L_0x7fae5958dd70 .arith/sum 10, v0x7fae59708140_0, v0x7fae59435dd0_0;
L_0x7fae5958eae0 .concat [ 2 30 0 0], v0x7fae59435e80_0, L_0x105da3518;
L_0x7fae5958fb20 .cmp/eq 32, L_0x7fae5958eae0, L_0x105da3560;
S_0x7fae59702b80 .scope module, "ctrl_pool" "ctrl_pool" 4 176, 7 1 0, S_0x7fae59700290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_begin"
    .port_info 1 /OUTPUT 1 "out_valid"
    .port_info 2 /OUTPUT 1 "out_end"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "xrst"
    .port_info 5 /INPUT 1 "in_begin"
    .port_info 6 /INPUT 1 "in_valid"
    .port_info 7 /INPUT 1 "in_end"
    .port_info 8 /INPUT 8 "fea_size"
    .port_info 9 /INPUT 8 "pool_size"
P_0x7fae59702d50 .param/l "DWIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x7fae59702d90 .param/l "FACCUM" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x7fae59702dd0 .param/l "FSIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fae59702e10 .param/l "IFMSIZE" 0 3 9, +C4<00000000000000000000000000001001>;
P_0x7fae59702e50 .param/l "INSIZE" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7fae59702e90 .param/l "LWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x7fae59702ed0 .param/l "N_F1" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x7fae59702f10 .param/l "N_F2" 0 3 6, +C4<00000000000000000000000000110010>;
P_0x7fae59702f50 .param/l "OUTSIZE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x7fae59702f90 .param/l "PACCUM" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x7fae59702fd0 .param/l "PSIZE" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x7fae59703010 .param/l "STEP" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x7fae59703050 .param/l "S_ACTIVE" 0 7 10, C4<00000000000000000000000000000001>;
P_0x7fae59703090 .param/l "S_WAIT" 0 7 9, C4<00000000000000000000000000000000>;
P_0x7fae597030d0 .param/l "WSIZE" 0 3 8, +C4<00000000000000000000000000001101>;
L_0x7fae5951a640 .functor BUFZ 1, v0x7fae597044a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae5951a720 .functor BUFZ 1, v0x7fae597047c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fae59519ed0 .functor BUFZ 1, v0x7fae59704530_0, C4<0>, C4<0>, C4<0>;
v0x7fae59703870_0 .net "clk", 0 0, v0x7fae59706e90_0;  alias, 1 drivers
L_0x105da36c8 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x7fae59703950_0 .net "fea_size", 7 0, L_0x105da36c8;  1 drivers
v0x7fae597039f0_0 .net "in_begin", 0 0, L_0x7fae59708b90;  alias, 1 drivers
v0x7fae59703a80_0 .net "in_end", 0 0, L_0x7fae597090b0;  alias, 1 drivers
v0x7fae59703b10_0 .net "in_valid", 0 0, L_0x7fae59708dd0;  alias, 1 drivers
v0x7fae59703bb0_0 .net "out_begin", 0 0, v0x7fae597041d0_0;  alias, 1 drivers
v0x7fae59703c50_0 .net "out_end", 0 0, v0x7fae59704270_0;  alias, 1 drivers
v0x7fae59703cf0_0 .net "out_valid", 0 0, v0x7fae59704310_0;  alias, 1 drivers
v0x7fae59703d90_0 .net "pool_begin", 0 0, L_0x7fae5951a640;  1 drivers
v0x7fae59703ea0_0 .net "pool_end", 0 0, L_0x7fae59519ed0;  1 drivers
L_0x105da3710 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x7fae59703f30_0 .net "pool_size", 7 0, L_0x105da3710;  1 drivers
v0x7fae59703fe0_0 .net "pool_valid", 0 0, L_0x7fae5951a720;  1 drivers
v0x7fae59704080_0 .var "r_fea_size", 7 0;
v0x7fae59704130_0 .var "r_in_valid", 0 0;
v0x7fae597041d0_0 .var "r_out_begin_d0", 0 0;
v0x7fae59704270_0 .var "r_out_end_d0", 0 0;
v0x7fae59704310_0 .var "r_out_valid_d0", 0 0;
v0x7fae597044a0_0 .var "r_pool_begin_d0", 0 0;
v0x7fae59704530_0 .var "r_pool_end_d0", 0 0;
v0x7fae597045c0_0 .var "r_pool_exec_x", 7 0;
v0x7fae59704660_0 .var "r_pool_exec_y", 7 0;
v0x7fae59704710_0 .var "r_pool_size", 7 0;
v0x7fae597047c0_0 .var "r_pool_valid_d0", 0 0;
v0x7fae59704860_0 .var "r_pool_x", 7 0;
v0x7fae59704910_0 .var "r_pool_y", 7 0;
v0x7fae597049c0_0 .var "r_state", 0 0;
v0x7fae59704a60_0 .net "xrst", 0 0, v0x7fae59708670_0;  alias, 1 drivers
    .scope S_0x7fae59431fd0;
T_0 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59434230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae594342e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7fae59702410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7fae597025f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x7fae59434230_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435f30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
T_0.12 ;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7fae597024b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
    %load/vec4 v0x7fae59434230_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59434230_0, 0;
T_0.13 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7fae59702550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x7fae594342e0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %load/vec4 v0x7fae59702120_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59434230_0, 0;
    %load/vec4 v0x7fae594342e0_0;
    %addi 8, 0, 8;
    %assign/vec4 v0x7fae594342e0_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fae59435e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59434230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae594342e0_0, 0;
T_0.18 ;
T_0.15 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fae59431fd0;
T_1 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59702120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae594357e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59702410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fae59702690_0;
    %assign/vec4 v0x7fae59435f30_0, 0;
    %load/vec4 v0x7fae59702740_0;
    %assign/vec4 v0x7fae59702120_0, 0;
    %load/vec4 v0x7fae59434e50_0;
    %assign/vec4 v0x7fae59435930_0, 0;
    %load/vec4 v0x7fae59434d30_0;
    %assign/vec4 v0x7fae594357e0_0, 0;
    %load/vec4 v0x7fae59434e50_0;
    %load/vec4 v0x7fae59434d30_0;
    %sub;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59435730_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fae59431fd0;
T_2 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59434230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae59435890_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fae59431fd0;
T_3 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fae59702240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fae59702120_0;
    %pad/u 32;
    %load/vec4 v0x7fae594342e0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fae59434230_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435f30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae597022d0_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59702360_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x7fae59702240_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fae59702240_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x7fae59702240_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fae59431fd0;
T_4 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597022d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597022d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59434190_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fae597022d0_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597022d0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x7fae597022d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae597022d0_0, 0;
T_4.7 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fae59431fd0;
T_5 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59702360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59702360_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59434190_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fae597022d0_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fae59702360_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59702360_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fae59702360_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59702360_0, 0;
T_5.7 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fae59431fd0;
T_6 ;
    %wait E_0x7fae59422d40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59434190_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fae59431fd0;
T_7 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fae594359e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fae59434230_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435f30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59435a90_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59435b40_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fae597021b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fae594359e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7fae594359e0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fae594359e0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fae59431fd0;
T_8 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435a90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fae597021b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435a90_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fae59435a90_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435a90_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fae59435a90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59435a90_0, 0;
T_8.7 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fae59431fd0;
T_9 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435b40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fae597021b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.2, 9;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435b40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fae59435a90_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fae59435b40_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59435b40_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fae59435b40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59435b40_0, 0;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fae59431fd0;
T_10 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fae59702410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435690_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fae59434f70_0;
    %load/vec4 v0x7fae59702120_0;
    %pad/u 32;
    %load/vec4 v0x7fae594342e0_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fae59435690_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fae59431fd0;
T_11 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fae59435dd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fae59434b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fae59435dd0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fae594352b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fae59435dd0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fae59435dd0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fae59431fd0;
T_12 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435bf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fae59702410_0;
    %load/vec4 v0x7fae597022d0_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59702360_0;
    %pad/u 32;
    %load/vec4 v0x7fae594357e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %assign/vec4 v0x7fae59435bf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fae59431fd0;
T_13 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435d30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fae597021b0_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7fae59435d30_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fae59431fd0;
T_14 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59435c90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59435a90_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59435b40_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae59435c90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fae59431fd0;
T_15 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae597028a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597021b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fae59435e80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fae59435a90_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59435b40_0;
    %pad/u 32;
    %load/vec4 v0x7fae59435930_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fae597021b0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7fae59434f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597021b0_0, 0;
T_15.6 ;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fae59701070;
T_16 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431c50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7fae5942fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fae59431c50_0, 0;
T_16.5 ;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x7fae59430070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431c50_0, 0;
T_16.7 ;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fae59701070;
T_17 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fae594304f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fae5942f7e0_0;
    %assign/vec4 v0x7fae594304f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fae59701070;
T_18 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59431300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae594311b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae594305a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fae5942fa90_0;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fae5942f9e0_0;
    %assign/vec4 v0x7fae59431300_0, 0;
    %load/vec4 v0x7fae5942f890_0;
    %assign/vec4 v0x7fae594311b0_0, 0;
    %load/vec4 v0x7fae5942f9e0_0;
    %load/vec4 v0x7fae5942f890_0;
    %sub;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae594305a0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fae59701070;
T_19 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594313b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fae5942fcb0_0;
    %assign/vec4 v0x7fae594313b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fae59701070;
T_20 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59430390_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59430390_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fae594313b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fae59430390_0;
    %pad/u 32;
    %load/vec4 v0x7fae59431300_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59430390_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fae59430390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59430390_0, 0;
T_20.7 ;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fae59701070;
T_21 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59430440_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fae594313b0_0;
    %and;
    %load/vec4 v0x7fae59430390_0;
    %pad/u 32;
    %load/vec4 v0x7fae59431300_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fae59430440_0;
    %pad/u 32;
    %load/vec4 v0x7fae59431300_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59430440_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7fae59430440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59430440_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fae59701070;
T_22 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594301b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fae59430390_0;
    %pad/u 32;
    %load/vec4 v0x7fae594311b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59430440_0;
    %pad/u 32;
    %load/vec4 v0x7fae594311b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae594301b0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fae59701070;
T_23 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594302f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fae594311b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x7fae59430390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fae594311b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x7fae59430440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %assign/vec4 v0x7fae594302f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fae59701070;
T_24 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430250_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fae59431c50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fae59430390_0;
    %pad/u 32;
    %load/vec4 v0x7fae59431300_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59430440_0;
    %pad/u 32;
    %load/vec4 v0x7fae59431300_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae59430250_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fae59701070;
T_25 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431260_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fae5942f940_0;
    %assign/vec4 v0x7fae59431260_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fae59701070;
T_26 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431450_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fae594304f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7fae59431450_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fae59701070;
T_27 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430e90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fae59431450_0;
    %nor/r;
    %load/vec4 v0x7fae5942f740_0;
    %and;
    %assign/vec4 v0x7fae59430e90_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fae59701070;
T_28 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430f30_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fae59430e90_0;
    %assign/vec4 v0x7fae59430f30_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fae59701070;
T_29 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430fd0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fae59430f30_0;
    %assign/vec4 v0x7fae59430fd0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fae59701070;
T_30 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431070_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fae59430fd0_0;
    %assign/vec4 v0x7fae59431070_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fae59701070;
T_31 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431110_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fae59431070_0;
    %assign/vec4 v0x7fae59431110_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fae59701070;
T_32 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430b70_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fae5942f740_0;
    %load/vec4 v0x7fae59431260_0;
    %and;
    %assign/vec4 v0x7fae59430b70_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fae59701070;
T_33 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430c10_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fae59430b70_0;
    %assign/vec4 v0x7fae59430c10_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fae59701070;
T_34 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430cb0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fae59430c10_0;
    %assign/vec4 v0x7fae59430cb0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fae59701070;
T_35 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430d50_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fae59430cb0_0;
    %assign/vec4 v0x7fae59430d50_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fae59701070;
T_36 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430df0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fae59430d50_0;
    %assign/vec4 v0x7fae59430df0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fae59701070;
T_37 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae5942fb40_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fae5942f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae5942fb40_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fae5942f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x7fae5942fb40_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fae5942fb40_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fae59701070;
T_38 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae59430830_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fae5942fb40_0;
    %assign/vec4 v0x7fae59430830_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fae59701070;
T_39 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae594308c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fae59430830_0;
    %assign/vec4 v0x7fae594308c0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fae59701070;
T_40 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae59430960_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fae594308c0_0;
    %assign/vec4 v0x7fae59430960_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fae59701070;
T_41 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae59430a10_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fae59430960_0;
    %assign/vec4 v0x7fae59430a10_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fae59701070;
T_42 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fae59430ac0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fae59430a10_0;
    %assign/vec4 v0x7fae59430ac0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fae59701070;
T_43 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594314f0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fae5942f610_0;
    %load/vec4 v0x7fae59431450_0;
    %and;
    %assign/vec4 v0x7fae594314f0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fae59701070;
T_44 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431590_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7fae594314f0_0;
    %assign/vec4 v0x7fae59431590_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fae59701070;
T_45 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431630_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fae59431590_0;
    %assign/vec4 v0x7fae59431630_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fae59701070;
T_46 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594316d0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x7fae59431630_0;
    %assign/vec4 v0x7fae594316d0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fae59701070;
T_47 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431770_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x7fae594316d0_0;
    %assign/vec4 v0x7fae59431770_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fae59701070;
T_48 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431b30_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fae5942f740_0;
    %load/vec4 v0x7fae59431450_0;
    %and;
    %assign/vec4 v0x7fae59431b30_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fae59701070;
T_49 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430640_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fae59431b30_0;
    %assign/vec4 v0x7fae59430640_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fae59701070;
T_50 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594306e0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x7fae59430640_0;
    %assign/vec4 v0x7fae594306e0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fae59701070;
T_51 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59430780_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x7fae594306e0_0;
    %assign/vec4 v0x7fae59430780_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fae59701070;
T_52 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431bc0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fae59430780_0;
    %assign/vec4 v0x7fae59431bc0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fae59701070;
T_53 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431810_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x7fae5942f6a0_0;
    %load/vec4 v0x7fae59431450_0;
    %and;
    %assign/vec4 v0x7fae59431810_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fae59701070;
T_54 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594318b0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fae59431810_0;
    %assign/vec4 v0x7fae594318b0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fae59701070;
T_55 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431950_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x7fae594318b0_0;
    %assign/vec4 v0x7fae59431950_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fae59701070;
T_56 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae594319f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x7fae59431950_0;
    %assign/vec4 v0x7fae594319f0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fae59701070;
T_57 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59431d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59431a90_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7fae594319f0_0;
    %assign/vec4 v0x7fae59431a90_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fae59702b80;
T_58 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597049c0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v0x7fae597039f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fae597049c0_0, 0;
T_58.5 ;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0x7fae59703c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597049c0_0, 0;
T_58.7 ;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fae59702b80;
T_59 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704710_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7fae597039f0_0;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x7fae59703950_0;
    %assign/vec4 v0x7fae59704080_0, 0;
    %load/vec4 v0x7fae59703f30_0;
    %assign/vec4 v0x7fae59704710_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fae59702b80;
T_60 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59704130_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7fae59703b10_0;
    %assign/vec4 v0x7fae59704130_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fae59702b80;
T_61 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704860_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704860_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x7fae59704860_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704860_0, 0;
    %jmp T_61.7;
T_61.6 ;
    %load/vec4 v0x7fae59704860_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59704860_0, 0;
T_61.7 ;
T_61.4 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fae59702b80;
T_62 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704910_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704910_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704130_0;
    %and;
    %load/vec4 v0x7fae59704860_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x7fae59704910_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704910_0, 0;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v0x7fae59704910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59704910_0, 0;
T_62.7 ;
T_62.4 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fae59702b80;
T_63 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597045c0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597045c0_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x7fae597045c0_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_63.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae597045c0_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x7fae597045c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae597045c0_0, 0;
T_63.7 ;
T_63.4 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fae59702b80;
T_64 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704660_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704660_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704130_0;
    %and;
    %load/vec4 v0x7fae59704860_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0x7fae59704660_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_64.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fae59704660_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %load/vec4 v0x7fae59704660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fae59704660_0, 0;
T_64.7 ;
T_64.4 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fae59702b80;
T_65 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597044a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704860_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59704910_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae597044a0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fae59702b80;
T_66 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597047c0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae597045c0_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59704660_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae597047c0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fae59702b80;
T_67 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59704530_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x7fae597049c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fae59704860_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fae59704910_0;
    %pad/u 32;
    %load/vec4 v0x7fae59704080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fae59704530_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fae59702b80;
T_68 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae597041d0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7fae59703d90_0;
    %assign/vec4 v0x7fae597041d0_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fae59702b80;
T_69 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59704310_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fae59703fe0_0;
    %assign/vec4 v0x7fae59704310_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fae59702b80;
T_70 ;
    %wait E_0x7fae59422d40;
    %load/vec4 v0x7fae59704a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fae59704270_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x7fae59703ea0_0;
    %assign/vec4 v0x7fae59704270_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fae5955b3c0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae59706e90_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fae59706e90_0, 0, 1;
    %delay 5000, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fae5955b3c0;
T_72 ;
    %vpi_func 2 58 "$fopen" 32, "test_ctrl.dat" {0 0 0};
    %store/vec4 v0x7fae597070e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae59708670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fae59708670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae597082a0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fae59707210_0, 0, 12;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x7fae597084d0_0, 0, 13;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fae59708140_0, 0, 10;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x7fae59708330_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x7fae59708400_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x7fae59707170_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fae59707050_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fae597082a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae597082a0_0, 0, 1;
T_72.0 ;
    %load/vec4 v0x7fae59700c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_72.1, 8;
    %delay 10000, 0;
    %jmp T_72.0;
T_72.1 ;
    %delay 50000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_72;
    .scope S_0x7fae5955b3c0;
T_73 ;
    %delay 4000, 0;
    %vpi_func 2 84 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 83 "$display", "%5d: ", S<0,vec4,u64>, "| ", "%d ", v0x7fae59708670_0, "%d ", v0x7fae597082a0_0, "%d ", v0x7fae59707210_0, "%d ", v0x7fae597084d0_0, "%d ", v0x7fae59708140_0, "%d ", v0x7fae59708330_0, "%d ", v0x7fae59708400_0, "%d ", v0x7fae59707170_0, "%d ", v0x7fae59707050_0, "| ", "%d ", v0x7fae59700c70_0, "%d ", v0x7fae597085a0_0, "%d ", v0x7fae59706fc0_0, "%d ", v0x7fae59708210_0, "%d ", v0x7fae59707630_0, "%d ", v0x7fae597078a0_0, "%d ", v0x7fae597075a0_0, "%d ", v0x7fae597074d0_0, "%d ", v0x7fae597072f0_0, "%d ", v0x7fae59707400_0, "%d ", v0x7fae597077d0_0, "%d ", v0x7fae59707700_0, "| ", "%d: ", v0x7fae59435e80_0, "%d ", v0x7fae59435400_0, "%d ", v0x7fae59435540_0, "%d ", v0x7fae594354a0_0, "%d ", v0x7fae594359e0_0, "%d ", v0x7fae59702240_0, "| ", "%d: ", v0x7fae59431c50_0, "%d: ", v0x7fae594304f0_0, "%d ", v0x7fae5942ffd0_0, "%d ", v0x7fae59430110_0, "%d ", v0x7fae59430070_0, "%d ", v0x7fae59430390_0, "%d ", v0x7fae59430440_0, "| ", "%d: ", v0x7fae597049c0_0, "%d ", v0x7fae59703bb0_0, "%d ", v0x7fae59703cf0_0, "%d ", v0x7fae59703c50_0, "%d ", v0x7fae59704130_0, "%d ", v0x7fae59704860_0, "%d ", v0x7fae59704910_0, "%d ", v0x7fae597045c0_0, "%d ", v0x7fae59704660_0, " " {1 0 0};
    %vpi_func 2 135 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 134 "$fdisplay", v0x7fae597070e0_0, "%5d: ", S<0,vec4,u64>, "| ", "%d ", v0x7fae59708670_0, "%d ", v0x7fae597082a0_0, "%d ", v0x7fae59707210_0, "%d ", v0x7fae597084d0_0, "%d ", v0x7fae59708140_0, "%d ", v0x7fae59708330_0, "%d ", v0x7fae59708400_0, "%d ", v0x7fae59707170_0, "%d ", v0x7fae59707050_0, "| ", "%d ", v0x7fae59700c70_0, "%d ", v0x7fae597085a0_0, "%d ", v0x7fae59706fc0_0, "%d ", v0x7fae59708210_0, "%d ", v0x7fae59707630_0, "%d ", v0x7fae597078a0_0, "%d ", v0x7fae597075a0_0, "%d ", v0x7fae597074d0_0, "%d ", v0x7fae597072f0_0, "%d ", v0x7fae59707400_0, "%d ", v0x7fae597077d0_0, "%d ", v0x7fae59707700_0, "| ", "%d ", v0x7fae59430390_0, "%d ", v0x7fae59430440_0, "| ", "%d ", v0x7fae59704860_0, "%d ", v0x7fae59704910_0, " " {1 0 0};
    %delay 6000, 0;
    %jmp T_73;
    .thread T_73;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_newctrl.v";
    "./parameters.vh";
    "newctrl.v";
    "ctrl_conv.v";
    "ctrl_core.v";
    "ctrl_pool.v";
