<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_level_axis_data_fifo_1_1_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_axis_data_fifo_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_usp_rf_data_converter_0_1_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_usp_rf_data_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_system_ila_0_0_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_system_ila_1_0_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_system_ila_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axis_tready_slice_0_1_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_axis_tready_slice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axis_tready_slice_0_0_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_axis_tready_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axis_data_fifo_1_2_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_axis_data_fifo_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_axis_data_fifo_1_1_synth_1"/>
	</Run>
	<Run Id="top_level_rst_top_level_31M_1_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_rst_top_level_31M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_trigger_buffer_0_0_synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="top_level_axis_data_fifo_1_1_synth_1"/>
		<Parent Id="top_level_usp_rf_data_converter_0_1_synth_1"/>
		<Parent Id="top_level_system_ila_0_0_synth_1"/>
		<Parent Id="top_level_system_ila_1_0_synth_1"/>
		<Parent Id="top_level_axis_tready_slice_0_1_synth_1"/>
		<Parent Id="top_level_axis_tready_slice_0_0_synth_1"/>
		<Parent Id="top_level_axis_data_fifo_1_2_synth_1"/>
		<Parent Id="top_level_rst_top_level_31M_1_synth_1"/>
		<Parent Id="top_level_trigger_buffer_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="top_level_axis_data_fifo_1_1_synth_1"/>
		<Parent Id="top_level_usp_rf_data_converter_0_1_synth_1"/>
		<Parent Id="top_level_system_ila_0_0_synth_1"/>
		<Parent Id="top_level_system_ila_1_0_synth_1"/>
		<Parent Id="top_level_axis_tready_slice_0_1_synth_1"/>
		<Parent Id="top_level_axis_tready_slice_0_0_synth_1"/>
		<Parent Id="top_level_axis_data_fifo_1_2_synth_1"/>
		<Parent Id="top_level_rst_top_level_31M_1_synth_1"/>
		<Parent Id="top_level_trigger_buffer_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

