TimeQuest Timing Analyzer report for lab06
Mon Mar 19 16:44:16 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_div:DIVCLOCK|ax'
 12. Slow Model Setup: 'clk_27'
 13. Slow Model Setup: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 14. Slow Model Setup: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 15. Slow Model Hold: 'clk_div:DIVCLOCK|ax'
 16. Slow Model Hold: 'clk_27'
 17. Slow Model Hold: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 18. Slow Model Hold: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 19. Slow Model Minimum Pulse Width: 'clk_div:DIVCLOCK|ax'
 20. Slow Model Minimum Pulse Width: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 21. Slow Model Minimum Pulse Width: 'clk_27'
 22. Slow Model Minimum Pulse Width: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk_div:DIVCLOCK|ax'
 35. Fast Model Setup: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 36. Fast Model Setup: 'clk_27'
 37. Fast Model Setup: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 38. Fast Model Hold: 'clk_div:DIVCLOCK|ax'
 39. Fast Model Hold: 'clk_27'
 40. Fast Model Hold: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 41. Fast Model Hold: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 42. Fast Model Minimum Pulse Width: 'clk_div:DIVCLOCK|ax'
 43. Fast Model Minimum Pulse Width: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'
 44. Fast Model Minimum Pulse Width: 'clk_27'
 45. Fast Model Minimum Pulse Width: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab06                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                     ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+
; clk_27                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_27 }                                                                                  ;
; clk_div:DIVCLOCK|ax                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:DIVCLOCK|ax }                                                                     ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax }                                         ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS } ;
+-----------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
; INF MHz    ; 204.83 MHz      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; limit due to hold check                               ;
; 175.07 MHz ; 175.07 MHz      ; clk_div:DIVCLOCK|ax                                                                     ;                                                       ;
; 271.52 MHz ; 271.52 MHz      ; clk_27                                                                                  ;                                                       ;
; 530.22 MHz ; 260.01 MHz      ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                         ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -4.712 ; -1340.362     ;
; clk_27                                                                                  ; -2.683 ; -44.022       ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -2.620 ; -9.311        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; -0.886 ; -5.698        ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -4.611 ; -637.658      ;
; clk_27                                                                                  ; -2.503 ; -2.503        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -2.441 ; -9.333        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 0.391  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -2.000 ; -631.000      ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; -1.423 ; -30.768       ;
; clk_27                                                                                  ; -1.380 ; -26.380       ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:DIVCLOCK|ax'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                            ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; -4.712 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD7|qS                            ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.640     ; 5.037      ;
; -4.653 ; control_unit:CONTROLLER00|RF_Rp_addr[1]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.495     ; 4.623      ;
; -4.648 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD13|qS                           ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.644     ; 4.969      ;
; -4.617 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.663      ;
; -4.614 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.660      ;
; -4.606 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.015      ; 5.657      ;
; -4.604 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD13|qS                           ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.627     ; 4.942      ;
; -4.603 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.015      ; 5.654      ;
; -4.594 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.016      ; 5.646      ;
; -4.593 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.022      ; 5.651      ;
; -4.591 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.022      ; 5.649      ;
; -4.590 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.026      ; 5.652      ;
; -4.590 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.026      ; 5.652      ;
; -4.588 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg8  ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.640     ; 4.913      ;
; -4.586 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.026      ; 5.648      ;
; -4.586 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD15|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.026      ; 5.648      ;
; -4.576 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD13|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.621      ;
; -4.533 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.579      ;
; -4.532 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.578      ;
; -4.532 ; control_unit:CONTROLLER00|RF_Rp_addr[2]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.643     ; 4.354      ;
; -4.530 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD12|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.575      ;
; -4.530 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD12|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.575      ;
; -4.529 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD7|qS                            ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.640     ; 4.854      ;
; -4.529 ; control_unit:CONTROLLER00|RF_Rp_addr[2]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.643     ; 4.351      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.521 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.169      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.518 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.166      ;
; -4.510 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD13|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.026      ; 5.572      ;
; -4.506 ; control_unit:CONTROLLER00|RF_Rp_addr[2]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.643     ; 4.328      ;
; -4.501 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.546      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.501 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.149      ;
; -4.499 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.544      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.497 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.157      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.495 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.624      ; 6.155      ;
; -4.490 ; control_unit:CONTROLLER00|RF_Rp_addr[3]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.652     ; 4.303      ;
; -4.489 ; control_unit:CONTROLLER00|RF_Rp_addr[2]                                                                         ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg15 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.500        ; -0.643     ; 4.311      ;
; -4.483 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD12|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.529      ;
; -4.483 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD12|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.010      ; 5.529      ;
; -4.481 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD9|qS                            ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.627     ; 4.819      ;
; -4.474 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD12|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.009      ; 5.519      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.471 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.119      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg       ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.469 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS                            ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.612      ; 6.117      ;
; -4.462 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD14|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.029      ; 5.527      ;
; -4.461 ; operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0|qS                                      ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD14|qS                           ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.029      ; 5.526      ;
; -4.458 ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD0|qS                            ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.624     ; 4.799      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_27'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.683 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.725      ;
; -2.658 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.700      ;
; -2.616 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.658      ;
; -2.591 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.633      ;
; -2.583 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.625      ;
; -2.516 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.558      ;
; -2.473 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.515      ;
; -2.406 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.448      ;
; -2.373 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.415      ;
; -2.356 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.397      ;
; -2.348 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.390      ;
; -2.348 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.390      ;
; -2.331 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.372      ;
; -2.286 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.328      ;
; -2.281 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.323      ;
; -2.273 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.315      ;
; -2.256 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.297      ;
; -2.219 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.261      ;
; -2.174 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.216      ;
; -2.174 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.216      ;
; -2.172 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.214      ;
; -2.163 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.205      ;
; -2.155 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.196      ;
; -2.149 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.191      ;
; -2.146 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.187      ;
; -2.130 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.171      ;
; -2.107 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.149      ;
; -2.105 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.147      ;
; -2.096 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.138      ;
; -2.085 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.126      ;
; -2.081 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.123      ;
; -2.077 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.118      ;
; -2.074 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.116      ;
; -2.069 ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.111      ;
; -2.067 ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.109      ;
; -2.060 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.101      ;
; -2.056 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.098      ;
; -2.055 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.096      ;
; -2.052 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.093      ;
; -2.048 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.084      ;
; -2.046 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.082      ;
; -2.038 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.080      ;
; -2.029 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.071      ;
; -2.021 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.062      ;
; -2.015 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.051      ;
; -2.014 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.055      ;
; -2.014 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.050      ;
; -2.013 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.049      ;
; -2.010 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.052      ;
; -2.002 ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.044      ;
; -2.000 ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.042      ;
; -1.998 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.034      ;
; -1.996 ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.038      ;
; -1.996 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.032      ;
; -1.989 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.030      ;
; -1.986 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.028      ;
; -1.985 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.026      ;
; -1.985 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.027      ;
; -1.981 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.023      ;
; -1.977 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.018      ;
; -1.976 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.018      ;
; -1.965 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.001      ;
; -1.964 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 3.006      ;
; -1.964 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 3.000      ;
; -1.963 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.999      ;
; -1.959 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 3.000      ;
; -1.945 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.986      ;
; -1.929 ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.971      ;
; -1.927 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.963      ;
; -1.925 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.961      ;
; -1.914 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.955      ;
; -1.912 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.948      ;
; -1.910 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.946      ;
; -1.910 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.952      ;
; -1.894 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.930      ;
; -1.893 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.929      ;
; -1.892 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.928      ;
; -1.882 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.924      ;
; -1.879 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.915      ;
; -1.878 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.914      ;
; -1.877 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.913      ;
; -1.875 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.916      ;
; -1.871 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.913      ;
; -1.868 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.910      ;
; -1.867 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.908      ;
; -1.852 ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.001      ; 2.889      ;
; -1.847 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.888      ;
; -1.845 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.886      ;
; -1.839 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.881      ;
; -1.823 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.859      ;
; -1.821 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.857      ;
; -1.820 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.861      ;
; -1.813 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.855      ;
; -1.809 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.845      ;
; -1.809 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 2.850      ;
; -1.807 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.843      ;
; -1.806 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[9]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.842      ;
; -1.800 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.006      ; 2.842      ;
; -1.790 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.826      ;
; -1.789 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 2.825      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.620 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 0.042      ; 1.827      ;
; -2.441 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 0.042      ; 1.648      ;
; -2.271 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.115     ; 1.631      ;
; -2.246 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 0.033      ; 1.651      ;
; -2.174 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.121     ; 1.548      ;
; -2.113 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.115     ; 1.473      ;
; -2.063 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 0.033      ; 1.468      ;
; -2.040 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.121     ; 1.414      ;
; -1.456 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.621      ; 3.242      ;
; -1.321 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.621      ; 3.107      ;
; -1.137 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.621      ; 2.923      ;
; -1.128 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.464      ; 3.067      ;
; -1.076 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.612      ; 3.060      ;
; -1.056 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.458      ; 3.009      ;
; -0.993 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.464      ; 2.932      ;
; -0.941 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.612      ; 2.925      ;
; -0.921 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.458      ; 2.874      ;
; -0.809 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.464      ; 2.748      ;
; -0.757 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.612      ; 2.741      ;
; -0.737 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.458      ; 2.690      ;
; 1.433  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 4.785      ; 2.767      ;
; 1.761  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 4.628      ; 2.592      ;
; 1.813  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 4.776      ; 2.585      ;
; 1.833  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 4.622      ; 2.534      ;
; 1.933  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 4.785      ; 2.767      ;
; 2.261  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 4.628      ; 2.592      ;
; 2.313  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 4.776      ; 2.585      ;
; 2.333  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 4.622      ; 2.534      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.886 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.922      ;
; -0.842 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.878      ;
; -0.754 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.772      ;
; -0.747 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.783      ;
; -0.728 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.764      ;
; -0.703 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.739      ;
; -0.589 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.625      ;
; -0.589 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.625      ;
; -0.479 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.515      ;
; -0.473 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.509      ;
; -0.472 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.508      ;
; -0.471 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.507      ;
; -0.450 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.486      ;
; -0.442 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.478      ;
; -0.429 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.465      ;
; -0.428 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.464      ;
; -0.316 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.352      ;
; -0.315 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.351      ;
; -0.314 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.332      ;
; -0.314 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.350      ;
; -0.239 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.257      ;
; -0.233 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.269      ;
; -0.223 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.259      ;
; -0.221 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.239      ;
; -0.221 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.239      ;
; -0.220 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.238      ;
; -0.220 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.238      ;
; -0.219 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.053      ; 1.237      ;
; -0.176 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.212      ;
; -0.175 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.211      ;
; -0.085 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.121      ;
; -0.083 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 1.119      ;
; 0.037  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.999      ;
; 0.038  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.998      ;
; 0.073  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.963      ;
; 0.218  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.818      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:DIVCLOCK|ax'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                   ; Launch Clock                                                                            ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; -4.611 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                                           ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.752      ; 0.657      ;
; -4.111 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                                           ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.752      ; 0.657      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.595 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.743      ; 1.664      ;
; -3.384 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 1.885      ;
; -3.384 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 1.885      ;
; -3.384 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 1.885      ;
; -3.384 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 1.885      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -3.095 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.743      ; 1.664      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.890 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.767      ; 2.393      ;
; -2.884 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.753      ; 1.885      ;
; -2.884 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.753      ; 1.885      ;
; -2.884 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.753      ; 1.885      ;
; -2.884 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.753      ; 1.885      ;
; -2.773 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.772      ; 2.515      ;
; -2.760 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.742      ; 2.498      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.754 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.512      ;
; -2.698 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.761      ; 2.579      ;
; -2.698 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.761      ; 2.579      ;
; -2.698 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.761      ; 2.579      ;
; -2.698 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.761      ; 2.579      ;
; -2.698 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD14|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.761      ; 2.579      ;
; -2.683 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD3|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.776      ; 2.609      ;
; -2.683 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.776      ; 2.609      ;
; -2.674 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 2.619      ;
; -2.674 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD13|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 2.619      ;
; -2.610 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.770      ; 2.676      ;
; -2.591 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.773      ; 2.698      ;
; -2.588 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.773      ; 2.701      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.574 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.695      ;
; -2.561 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.742      ; 2.697      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.553 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.750      ; 2.713      ;
; -2.548 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.760      ; 2.728      ;
; -2.548 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.760      ; 2.728      ;
; -2.548 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.760      ; 2.728      ;
; -2.548 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.760      ; 2.728      ;
; -2.507 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.772      ; 2.781      ;
; -2.490 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.760      ; 2.786      ;
; -2.485 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.773      ; 2.804      ;
; -2.481 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.149      ; 2.152      ;
; -2.472 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.773      ; 2.817      ;
; -2.470 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.768      ; 2.814      ;
; -2.470 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.768      ; 2.814      ;
; -2.470 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.768      ; 2.814      ;
; -2.442 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.772      ; 2.846      ;
; -2.426 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD3|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.762      ; 2.852      ;
; -2.426 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD11|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.762      ; 2.852      ;
; -2.426 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.762      ; 2.852      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.390 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.767      ; 2.393      ;
; -2.346 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.753      ; 2.923      ;
; -2.300 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.751      ; 2.967      ;
; -2.300 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.751      ; 2.967      ;
; -2.300 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.751      ; 2.967      ;
; -2.300 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.751      ; 2.967      ;
; -2.278 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 3.015      ;
; -2.278 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD11|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 3.015      ;
; -2.278 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 3.015      ;
; -2.278 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD14|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.777      ; 3.015      ;
; -2.273 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; -0.500       ; 4.772      ; 2.515      ;
; -2.265 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 4.779      ; 3.030      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_27'                                                                                                                 ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; -2.503 ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax ; clk_27      ; 0.000        ; 2.644      ; 0.657      ;
; -2.003 ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax ; clk_27      ; -0.500       ; 2.644      ; 0.657      ;
; 0.801  ; clk_div:DIVCLOCK|cnt[21] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.068      ;
; 0.835  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.103      ;
; 0.837  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.103      ;
; 0.842  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[1]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.112      ;
; 0.924  ; clk_div:DIVCLOCK|cnt[23] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.190      ;
; 1.184  ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.450      ;
; 1.186  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[1]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.455      ;
; 1.223  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.489      ;
; 1.228  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.500      ;
; 1.257  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.526      ;
; 1.277  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.543      ;
; 1.281  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.547      ;
; 1.284  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.549      ;
; 1.288  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.553      ;
; 1.289  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.554      ;
; 1.303  ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.569      ;
; 1.328  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.594      ;
; 1.328  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.594      ;
; 1.334  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.600      ;
; 1.338  ; clk_div:DIVCLOCK|cnt[22] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.604      ;
; 1.343  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.609      ;
; 1.347  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.613      ;
; 1.347  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.613      ;
; 1.352  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.618      ;
; 1.365  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.631      ;
; 1.374  ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.640      ;
; 1.378  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.644      ;
; 1.379  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.645      ;
; 1.385  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.651      ;
; 1.387  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.653      ;
; 1.397  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.664      ;
; 1.419  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.684      ;
; 1.423  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.688      ;
; 1.424  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.689      ;
; 1.427  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.692      ;
; 1.433  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.698      ;
; 1.433  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.698      ;
; 1.436  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.702      ;
; 1.437  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.704      ;
; 1.437  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.704      ;
; 1.451  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.717      ;
; 1.456  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.722      ;
; 1.462  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.728      ;
; 1.482  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.748      ;
; 1.482  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.748      ;
; 1.486  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.751      ;
; 1.487  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.753      ;
; 1.490  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.755      ;
; 1.490  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.756      ;
; 1.491  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.756      ;
; 1.492  ; clk_div:DIVCLOCK|cnt[15] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.759      ;
; 1.505  ; clk_div:DIVCLOCK|cnt[14] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.772      ;
; 1.517  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.783      ;
; 1.522  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.788      ;
; 1.523  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.789      ;
; 1.523  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.789      ;
; 1.541  ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[11] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.807      ;
; 1.549  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.815      ;
; 1.559  ; clk_div:DIVCLOCK|cnt[13] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.825      ;
; 1.561  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.827      ;
; 1.562  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.827      ;
; 1.568  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.833      ;
; 1.568  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.833      ;
; 1.569  ; clk_div:DIVCLOCK|cnt[14] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.835      ;
; 1.569  ; clk_div:DIVCLOCK|cnt[13] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.836      ;
; 1.575  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.841      ;
; 1.575  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.841      ;
; 1.581  ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[10] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.847      ;
; 1.583  ; clk_div:DIVCLOCK|cnt[22] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.849      ;
; 1.600  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.866      ;
; 1.604  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.870      ;
; 1.604  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.870      ;
; 1.607  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.873      ;
; 1.611  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.877      ;
; 1.611  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.877      ;
; 1.615  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.881      ;
; 1.623  ; clk_div:DIVCLOCK|cnt[15] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.889      ;
; 1.628  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.894      ;
; 1.629  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.894      ;
; 1.635  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.900      ;
; 1.635  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; -0.001     ; 1.900      ;
; 1.648  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.001      ; 1.915      ;
; 1.648  ; clk_div:DIVCLOCK|cnt[21] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.914      ;
; 1.671  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.937      ;
; 1.673  ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.005      ; 1.944      ;
; 1.675  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 1.941      ;
; 1.677  ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.005      ; 1.948      ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.441 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 4.776      ; 2.585      ;
; -2.338 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 4.622      ; 2.534      ;
; -2.286 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 4.628      ; 2.592      ;
; -2.268 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 4.785      ; 2.767      ;
; -1.941 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 4.776      ; 2.585      ;
; -1.838 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 4.622      ; 2.534      ;
; -1.786 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 4.628      ; 2.592      ;
; -1.768 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 4.785      ; 2.767      ;
; 0.629  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.612      ; 2.741      ;
; 0.732  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.458      ; 2.690      ;
; 0.784  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.464      ; 2.748      ;
; 0.802  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.621      ; 2.923      ;
; 0.813  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.612      ; 2.925      ;
; 0.916  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.458      ; 2.874      ;
; 0.948  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.612      ; 3.060      ;
; 0.968  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.464      ; 2.932      ;
; 0.986  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.621      ; 3.107      ;
; 1.051  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.458      ; 3.009      ;
; 1.103  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.464      ; 3.067      ;
; 1.121  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.621      ; 3.242      ;
; 1.935  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 0.033      ; 1.468      ;
; 2.035  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.121     ; 1.414      ;
; 2.088  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.115     ; 1.473      ;
; 2.106  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 0.042      ; 1.648      ;
; 2.118  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 0.033      ; 1.651      ;
; 2.169  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.121     ; 1.548      ;
; 2.246  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.115     ; 1.631      ;
; 2.285  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 0.042      ; 1.827      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.552 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.818      ;
; 0.697 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.963      ;
; 0.732 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.998      ;
; 0.733 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.999      ;
; 0.853 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.119      ;
; 0.855 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.121      ;
; 0.945 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.211      ;
; 0.946 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.212      ;
; 0.950 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.237      ;
; 0.951 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.238      ;
; 0.951 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.238      ;
; 0.952 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.239      ;
; 0.952 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.239      ;
; 0.970 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.257      ;
; 0.993 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.259      ;
; 1.003 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.269      ;
; 1.045 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.332      ;
; 1.084 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.350      ;
; 1.085 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.351      ;
; 1.086 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.352      ;
; 1.198 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.464      ;
; 1.199 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.465      ;
; 1.212 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.478      ;
; 1.220 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.486      ;
; 1.241 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.507      ;
; 1.242 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.508      ;
; 1.243 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.509      ;
; 1.249 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.515      ;
; 1.359 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.625      ;
; 1.359 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.625      ;
; 1.473 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.739      ;
; 1.485 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.053      ; 1.772      ;
; 1.498 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.764      ;
; 1.517 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.783      ;
; 1.612 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.878      ;
; 1.656 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 1.922      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:DIVCLOCK|ax'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax|regout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax|regout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|inclk[0]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|inclk[0]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD0|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD0|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD1|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD1|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD2|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD2|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD3|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD3|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD4|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD4|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD5|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD5|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD6|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD6|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD7|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD7|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_27'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27 ; Rise       ; clk_27                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[9]|clk      ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|IR0|REGir|FFD12|qS|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|IR0|REGir|FFD12|qS|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[2]|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[2]|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[3]|datab        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[3]|datab        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[3] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; -0.569 ; -0.569 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; -1.498 ; -1.498 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; -1.536 ; -1.536 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; -1.572 ; -1.572 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; -0.580 ; -0.580 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; -0.637 ; -0.637 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; -0.569 ; -0.569 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; -0.614 ; -0.614 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; -1.229 ; -1.229 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; 1.841 ; 1.841 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; 1.767 ; 1.767 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; 1.805 ; 1.805 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; 1.841 ; 1.841 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; 0.849 ; 0.849 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; 0.906 ; 0.906 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; 0.838 ; 0.838 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; 0.883 ; 0.883 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; 1.498 ; 1.498 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 25.936 ; 25.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.664 ; 23.664 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.874 ; 23.874 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.033 ; 24.033 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.386 ; 25.386 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.075 ; 25.075 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.731 ; 24.731 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.936 ; 25.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 26.217 ; 26.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.696 ; 23.696 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.056 ; 24.056 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.522 ; 23.522 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.913 ; 23.913 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.146 ; 26.146 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.951 ; 23.951 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.217 ; 26.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 26.521 ; 26.521 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.511 ; 23.511 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.110 ; 24.110 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.553 ; 23.553 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.413 ; 24.413 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.521 ; 26.521 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.936 ; 23.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.480 ; 26.480 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 24.603 ; 24.603 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.721 ; 23.721 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.603 ; 24.603 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.759 ; 23.759 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.274 ; 24.274 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.470 ; 24.470 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.779 ; 23.779 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.168 ; 24.168 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 11.576 ; 11.576 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.151 ; 10.151 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.132  ; 9.132  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.576 ; 11.576 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.072 ; 10.072 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.770  ; 9.770  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.277 ; 10.277 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.123 ; 10.123 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.932  ; 9.932  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.932  ; 9.932  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.929  ; 9.929  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.628  ; 9.628  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.711  ; 9.711  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.321  ; 9.321  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.325  ; 9.325  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.070  ; 9.070  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.314  ; 9.314  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.334  ; 9.334  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 8.872  ; 8.872  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.495  ; 6.495  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 7.114  ;        ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.485  ; 6.485  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 12.173 ; 12.173 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.762 ; 11.762 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.915 ; 11.915 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.173 ; 12.173 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.697 ; 11.697 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.126 ; 12.126 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.618 ; 11.618 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.965 ; 11.965 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.571 ; 11.571 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.852 ; 11.852 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.819 ; 11.819 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.841 ; 11.841 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.589 ; 11.589 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.484 ; 11.484 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.092 ; 11.092 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.790 ; 11.790 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 12.171 ; 12.171 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 11.902 ; 11.902 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.507 ; 11.507 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.254 ; 11.254 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.725 ; 11.725 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.219 ; 11.219 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.538 ; 11.538 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.658 ; 11.658 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.685 ; 11.685 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.229 ; 11.229 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.285 ; 11.285 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.577 ; 11.577 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.786 ; 11.786 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.808 ; 11.808 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.902 ; 11.902 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.569 ; 11.569 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.610 ; 11.610 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 11.563 ; 11.563 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;        ; 7.114  ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.600  ; 7.600  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.267  ; 7.267  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.600  ; 7.600  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.223  ; 7.223  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.526  ; 7.526  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.205  ; 7.205  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.313  ; 7.313  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.393  ; 7.393  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.188  ; 7.188  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.875  ; 9.167  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 9.167  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.672  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.875  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.715  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 9.167  ; 7.875  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 9.167  ;        ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.672  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.875  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.715  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 14.950 ; 14.950 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 14.950 ; 14.950 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.401 ; 15.401 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.284 ; 15.284 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.899 ; 15.899 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.037 ; 16.037 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.283 ; 15.283 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.847 ; 16.847 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 15.049 ; 15.049 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.238 ; 15.238 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.259 ; 15.259 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.064 ; 15.064 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.049 ; 15.049 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.494 ; 15.494 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.057 ; 15.057 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.513 ; 15.513 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 15.696 ; 15.696 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.879 ; 15.879 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.696 ; 15.696 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.914 ; 15.914 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.889 ; 15.889 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.137 ; 16.137 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 15.893 ; 15.893 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.096 ; 16.096 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 16.079 ; 16.079 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.587 ; 16.587 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.221 ; 16.221 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.631 ; 16.631 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.674 ; 16.674 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.381 ; 16.381 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.295 ; 16.295 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 16.079 ; 16.079 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.282  ; 8.282  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.750  ; 9.750  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.282  ; 8.282  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.129 ; 11.129 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.645  ; 9.645  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.496  ; 9.496  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.829  ; 9.829  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.663  ; 9.663  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 6.495  ; 6.495  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.932  ; 9.932  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.929  ; 9.929  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.628  ; 9.628  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.711  ; 9.711  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.321  ; 9.321  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.325  ; 9.325  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.070  ; 9.070  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.314  ; 9.314  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.334  ; 9.334  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 8.872  ; 8.872  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.495  ; 6.495  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 7.114  ;        ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 6.485  ; 6.485  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.485  ; 6.485  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 11.092 ; 11.092 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.762 ; 11.762 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.915 ; 11.915 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.173 ; 12.173 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.697 ; 11.697 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.126 ; 12.126 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.618 ; 11.618 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.965 ; 11.965 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.571 ; 11.571 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.852 ; 11.852 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.819 ; 11.819 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.841 ; 11.841 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.589 ; 11.589 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.484 ; 11.484 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.092 ; 11.092 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.790 ; 11.790 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 12.171 ; 12.171 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 11.219 ; 11.219 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.507 ; 11.507 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.254 ; 11.254 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.725 ; 11.725 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.219 ; 11.219 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.538 ; 11.538 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.658 ; 11.658 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.685 ; 11.685 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.229 ; 11.229 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.285 ; 11.285 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.577 ; 11.577 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.786 ; 11.786 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.808 ; 11.808 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.902 ; 11.902 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.569 ; 11.569 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.610 ; 11.610 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 11.563 ; 11.563 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;        ; 7.114  ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.188  ; 7.188  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.267  ; 7.267  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.600  ; 7.600  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.223  ; 7.223  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.526  ; 7.526  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.205  ; 7.205  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.313  ; 7.313  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.393  ; 7.393  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.188  ; 7.188  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 9.167  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.672  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.875  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.715  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 9.167  ;        ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.672  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.875  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.715  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; sw17       ; ledg0       ; 13.380 ;    ;    ; 13.380 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; sw17       ; ledg0       ; 13.380 ;    ;    ; 13.380 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                         ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -2.306 ; -613.184      ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.958 ; -3.334        ;
; clk_27                                                                                  ; -0.760 ; -8.422        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 0.138  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                          ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -2.421 ; -372.710      ;
; clk_27                                                                                  ; -1.551 ; -1.551        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -1.398 ; -5.401        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 0.215  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_div:DIVCLOCK|ax                                                                     ; -2.000 ; -631.000      ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; -1.423 ; -30.768       ;
; clk_27                                                                                  ; -1.380 ; -26.380       ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:DIVCLOCK|ax'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                 ; Launch Clock                                    ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+--------------+------------+------------+
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.306 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.508      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.214 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.416      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.203 ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; clk_div:DIVCLOCK|ax ; 1.000        ; -0.830     ; 2.405      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.158 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.407      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.156 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.405      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.146 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.395      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.142 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.391      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.140 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.389      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.138 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.387      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.137 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.217      ; 3.386      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.136 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.396      ;
; -2.134 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD2|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.210      ; 3.376      ;
; -2.134 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg           ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.228      ; 3.394      ;
; -2.134 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD2|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.210      ; 3.376      ;
; -2.134 ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1     ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD2|qS    ; clk_div:DIVCLOCK|ax                             ; clk_div:DIVCLOCK|ax ; 1.000        ; 0.210      ; 3.376      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.958 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.022     ; 0.854      ;
; -0.906 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.022     ; 0.802      ;
; -0.814 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.115     ; 0.766      ;
; -0.805 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.040     ; 0.776      ;
; -0.774 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.115     ; 0.726      ;
; -0.757 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.119     ; 0.716      ;
; -0.752 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.040     ; 0.723      ;
; -0.732 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; -0.119     ; 0.691      ;
; -0.189 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.402      ; 1.509      ;
; -0.111 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.402      ; 1.431      ;
; -0.056 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.309      ; 1.432      ;
; -0.033 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.384      ; 1.428      ;
; -0.023 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.402      ; 1.343      ;
; -0.015 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.305      ; 1.398      ;
; 0.022  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.309      ; 1.354      ;
; 0.045  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.384      ; 1.350      ;
; 0.063  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.305      ; 1.320      ;
; 0.110  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.309      ; 1.266      ;
; 0.133  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.384      ; 1.262      ;
; 0.151  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 1.305      ; 1.232      ;
; 1.253  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.464      ; 1.270      ;
; 1.386  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.371      ; 1.193      ;
; 1.409  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.446      ; 1.189      ;
; 1.427  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.500        ; 2.367      ; 1.159      ;
; 1.753  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 2.464      ; 1.270      ;
; 1.886  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 2.371      ; 1.193      ;
; 1.909  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 2.446      ; 1.189      ;
; 1.927  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 1.000        ; 2.367      ; 1.159      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_27'                                                                                                         ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -0.760 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.796      ;
; -0.744 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.780      ;
; -0.716 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.752      ;
; -0.709 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.745      ;
; -0.700 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.736      ;
; -0.665 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.701      ;
; -0.653 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.689      ;
; -0.609 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.645      ;
; -0.591 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.627      ;
; -0.576 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.612      ;
; -0.575 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.611      ;
; -0.575 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.611      ;
; -0.559 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.595      ;
; -0.549 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.585      ;
; -0.540 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.576      ;
; -0.532 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.568      ;
; -0.524 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.560      ;
; -0.505 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.541      ;
; -0.495 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.531      ;
; -0.484 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.520      ;
; -0.483 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.519      ;
; -0.483 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.519      ;
; -0.481 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.518      ;
; -0.468 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.504      ;
; -0.467 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.503      ;
; -0.467 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.503      ;
; -0.464 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.500      ;
; -0.455 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.491      ;
; -0.451 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.487      ;
; -0.448 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.484      ;
; -0.448 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.484      ;
; -0.438 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.474      ;
; -0.438 ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.474      ;
; -0.437 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.474      ;
; -0.432 ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.469      ;
; -0.432 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.468      ;
; -0.432 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.468      ;
; -0.432 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.468      ;
; -0.430 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.466      ;
; -0.422 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.458      ;
; -0.414 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.450      ;
; -0.413 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.449      ;
; -0.411 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.447      ;
; -0.407 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.443      ;
; -0.397 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.433      ;
; -0.396 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.432      ;
; -0.394 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.425      ;
; -0.394 ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.430      ;
; -0.392 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.423      ;
; -0.392 ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.429      ;
; -0.391 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.427      ;
; -0.388 ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.425      ;
; -0.387 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.423      ;
; -0.380 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.416      ;
; -0.380 ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.416      ;
; -0.379 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.415      ;
; -0.379 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.410      ;
; -0.377 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.408      ;
; -0.376 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.412      ;
; -0.376 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.412      ;
; -0.366 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.398      ;
; -0.365 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.397      ;
; -0.365 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.397      ;
; -0.364 ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.400      ;
; -0.357 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.393      ;
; -0.351 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.383      ;
; -0.350 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.382      ;
; -0.350 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.382      ;
; -0.349 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.385      ;
; -0.348 ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[23] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.385      ;
; -0.345 ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.381      ;
; -0.341 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[20] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.377      ;
; -0.339 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.370      ;
; -0.337 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.368      ;
; -0.331 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[12] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.367      ;
; -0.326 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.362      ;
; -0.323 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[14] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.359      ;
; -0.317 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.348      ;
; -0.315 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.346      ;
; -0.313 ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.345      ;
; -0.312 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[19] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.349      ;
; -0.311 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.343      ;
; -0.310 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.346      ;
; -0.310 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.342      ;
; -0.299 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[21] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.335      ;
; -0.299 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[18] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.335      ;
; -0.296 ; clk_div:DIVCLOCK|cnt[9]  ; clk_div:DIVCLOCK|cnt[16] ; clk_27       ; clk_27      ; 1.000        ; 0.005      ; 1.333      ;
; -0.295 ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[13] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.331      ;
; -0.293 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.324      ;
; -0.291 ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.322      ;
; -0.289 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.321      ;
; -0.288 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.320      ;
; -0.288 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[5]  ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.320      ;
; -0.284 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[17] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.320      ;
; -0.280 ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[15] ; clk_27       ; clk_27      ; 1.000        ; 0.004      ; 1.316      ;
; -0.280 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[11] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.311      ;
; -0.279 ; clk_div:DIVCLOCK|cnt[13] ; clk_div:DIVCLOCK|cnt[22] ; clk_27       ; clk_27      ; 1.000        ; 0.000      ; 1.311      ;
; -0.278 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[9]  ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.309      ;
; -0.278 ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[10] ; clk_27       ; clk_27      ; 1.000        ; -0.001     ; 1.309      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.138 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.894      ;
; 0.159 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.873      ;
; 0.195 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.837      ;
; 0.202 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.858      ;
; 0.205 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.827      ;
; 0.216 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.816      ;
; 0.262 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.770      ;
; 0.285 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.747      ;
; 0.312 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.720      ;
; 0.313 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.719      ;
; 0.315 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.717      ;
; 0.326 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.706      ;
; 0.333 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.699      ;
; 0.334 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.698      ;
; 0.342 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.690      ;
; 0.379 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.653      ;
; 0.380 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.652      ;
; 0.380 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.652      ;
; 0.390 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.670      ;
; 0.425 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.607      ;
; 0.434 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.598      ;
; 0.436 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.624      ;
; 0.446 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.614      ;
; 0.446 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.614      ;
; 0.447 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.613      ;
; 0.447 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.613      ;
; 0.448 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.061      ; 0.612      ;
; 0.459 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.573      ;
; 0.460 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.572      ;
; 0.497 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.535      ;
; 0.499 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.533      ;
; 0.544 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.487      ;
; 0.553 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.479      ;
; 0.624 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.408      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:DIVCLOCK|ax'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                   ; Launch Clock                                                                            ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+
; -2.421 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                                           ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.495      ; 0.367      ;
; -1.921 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                                           ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.495      ; 0.367      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.902 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.486      ; 0.877      ;
; -1.813 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 0.978      ;
; -1.813 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 0.978      ;
; -1.813 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 0.978      ;
; -1.813 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 0.978      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.586 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.509      ; 1.216      ;
; -1.558 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_we_reg ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.288      ; 1.009      ;
; -1.535 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.275      ;
; -1.533 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.277      ;
; -1.513 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.514      ; 1.294      ;
; -1.509 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.505      ; 1.289      ;
; -1.509 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.505      ; 1.289      ;
; -1.509 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.505      ; 1.289      ;
; -1.509 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.505      ; 1.289      ;
; -1.509 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD14|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.505      ; 1.289      ;
; -1.502 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.485      ; 1.276      ;
; -1.499 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD3|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.311      ;
; -1.499 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.311      ;
; -1.492 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.520      ; 1.321      ;
; -1.492 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD13|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.520      ; 1.321      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.491 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.294      ;
; -1.476 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.334      ;
; -1.465 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.517      ; 1.345      ;
; -1.461 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.512      ; 1.344      ;
; -1.449 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.502      ; 1.346      ;
; -1.449 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.502      ; 1.346      ;
; -1.449 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.502      ; 1.346      ;
; -1.449 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.502      ; 1.346      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD6|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.432 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.359      ;
; -1.426 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.514      ; 1.381      ;
; -1.416 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.485      ; 1.362      ;
; -1.412 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD12|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.504      ; 1.385      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.405 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD8|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.492      ; 1.380      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS                   ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.402 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.486      ; 0.877      ;
; -1.399 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD14|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.410      ;
; -1.398 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD2|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.511      ; 1.406      ;
; -1.398 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.511      ; 1.406      ;
; -1.398 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.511      ; 1.406      ;
; -1.394 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.415      ;
; -1.383 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.426      ;
; -1.383 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.426      ;
; -1.373 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD3|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.503      ; 1.423      ;
; -1.373 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD11|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.503      ; 1.423      ;
; -1.373 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.503      ; 1.423      ;
; -1.354 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.437      ;
; -1.329 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD13|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.523      ; 1.487      ;
; -1.322 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.487      ;
; -1.321 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD4|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.520      ; 1.492      ;
; -1.320 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD10|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.489      ;
; -1.313 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.498      ; 0.978      ;
; -1.313 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.498      ; 0.978      ;
; -1.313 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.498      ; 0.978      ;
; -1.313 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS                    ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax ; -0.500       ; 2.498      ; 0.978      ;
; -1.312 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD14|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.516      ; 1.497      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD3|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD5|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD7|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD9|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD13|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.308 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD15|qS                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.521      ; 1.506      ;
; -1.301 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD1|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.490      ;
; -1.293 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD0|qS                      ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax ; 0.000        ; 2.498      ; 1.498      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_27'                                                                                                                 ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+
; -1.551 ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax ; clk_27      ; 0.000        ; 1.625      ; 0.367      ;
; -1.051 ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax      ; clk_div:DIVCLOCK|ax ; clk_27      ; -0.500       ; 1.625      ; 0.367      ;
; 0.358  ; clk_div:DIVCLOCK|cnt[21] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.513      ;
; 0.369  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clk_div:DIVCLOCK|cnt[8]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[1]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.528      ;
; 0.406  ; clk_div:DIVCLOCK|cnt[23] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.558      ;
; 0.496  ; clk_div:DIVCLOCK|cnt[7]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[1]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.649      ;
; 0.501  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.653      ;
; 0.510  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.662      ;
; 0.516  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.668      ;
; 0.532  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[2]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.684      ;
; 0.536  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.690      ;
; 0.551  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.703      ;
; 0.554  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.707      ;
; 0.559  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.711      ;
; 0.563  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.715      ;
; 0.565  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.717      ;
; 0.567  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[3]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.719      ;
; 0.582  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.734      ;
; 0.588  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.740      ;
; 0.589  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.741      ;
; 0.590  ; clk_div:DIVCLOCK|cnt[5]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.742      ;
; 0.598  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.750      ;
; 0.599  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.751      ;
; 0.600  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[0]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; clk_div:DIVCLOCK|cnt[22] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.755      ;
; 0.608  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.760      ;
; 0.610  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.762      ;
; 0.611  ; clk_div:DIVCLOCK|cnt[6]  ; clk_div:DIVCLOCK|cnt[6]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.763      ;
; 0.611  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.763      ;
; 0.612  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.764      ;
; 0.615  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.767      ;
; 0.616  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.768      ;
; 0.617  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.769      ;
; 0.617  ; clk_div:DIVCLOCK|cnt[4]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.769      ;
; 0.618  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.770      ;
; 0.630  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.782      ;
; 0.634  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.786      ;
; 0.634  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; clk_div:DIVCLOCK|cnt[15] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.788      ;
; 0.638  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[20] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.790      ;
; 0.643  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; clk_div:DIVCLOCK|cnt[1]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; clk_div:DIVCLOCK|cnt[14] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.799      ;
; 0.651  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.803      ;
; 0.652  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.804      ;
; 0.653  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.805      ;
; 0.659  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.811      ;
; 0.661  ; clk_div:DIVCLOCK|cnt[0]  ; clk_div:DIVCLOCK|cnt[4]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.813      ;
; 0.662  ; clk_div:DIVCLOCK|cnt[22] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.814      ;
; 0.670  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.822      ;
; 0.673  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.825      ;
; 0.673  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[21] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.826      ;
; 0.676  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.828      ;
; 0.682  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.834      ;
; 0.683  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; clk_div:DIVCLOCK|cnt[13] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.835      ;
; 0.686  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.838      ;
; 0.686  ; clk_div:DIVCLOCK|cnt[17] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.838      ;
; 0.687  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.839      ;
; 0.687  ; clk_div:DIVCLOCK|cnt[16] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.839      ;
; 0.690  ; clk_div:DIVCLOCK|cnt[11] ; clk_div:DIVCLOCK|cnt[11] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.842      ;
; 0.690  ; clk_div:DIVCLOCK|cnt[13] ; clk_div:DIVCLOCK|cnt[13] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.842      ;
; 0.690  ; clk_div:DIVCLOCK|cnt[14] ; clk_div:DIVCLOCK|cnt[14] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.842      ;
; 0.694  ; clk_div:DIVCLOCK|cnt[3]  ; clk_div:DIVCLOCK|cnt[8]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; clk_div:DIVCLOCK|cnt[21] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.846      ;
; 0.697  ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[10] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.849      ;
; 0.708  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[19] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.860      ;
; 0.709  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[18] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.861      ;
; 0.711  ; clk_div:DIVCLOCK|cnt[15] ; clk_div:DIVCLOCK|cnt[15] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.863      ;
; 0.711  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.863      ;
; 0.715  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.867      ;
; 0.715  ; clk_div:DIVCLOCK|cnt[2]  ; clk_div:DIVCLOCK|cnt[7]  ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.867      ;
; 0.717  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[17] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.869      ;
; 0.719  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; clk_div:DIVCLOCK|cnt[12] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.871      ;
; 0.727  ; clk_div:DIVCLOCK|cnt[18] ; clk_div:DIVCLOCK|cnt[23] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.879      ;
; 0.738  ; clk_div:DIVCLOCK|cnt[21] ; clk_div:DIVCLOCK|cnt[22] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.890      ;
; 0.739  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[10] ; clk_27              ; clk_27      ; 0.000        ; -0.005     ; 0.886      ;
; 0.740  ; clk_div:DIVCLOCK|cnt[20] ; clk_div:DIVCLOCK|cnt[11] ; clk_27              ; clk_27      ; 0.000        ; -0.005     ; 0.887      ;
; 0.741  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.893      ;
; 0.743  ; clk_div:DIVCLOCK|cnt[10] ; clk_div:DIVCLOCK|cnt[16] ; clk_27              ; clk_27      ; 0.000        ; 0.005      ; 0.900      ;
; 0.745  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|cnt[12] ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.897      ;
; 0.745  ; clk_div:DIVCLOCK|cnt[19] ; clk_div:DIVCLOCK|ax      ; clk_27              ; clk_27      ; 0.000        ; 0.000      ; 0.897      ;
+--------+--------------------------+--------------------------+---------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                 ; Launch Clock                                                                            ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.398 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 2.446      ; 1.189      ;
; -1.349 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 2.367      ; 1.159      ;
; -1.335 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 2.464      ; 1.270      ;
; -1.319 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0.000        ; 2.371      ; 1.193      ;
; -0.898 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.446      ; 1.189      ;
; -0.849 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.367      ; 1.159      ;
; -0.835 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.464      ; 1.270      ;
; -0.819 ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 2.371      ; 1.193      ;
; 0.378  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.384      ; 1.262      ;
; 0.427  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.305      ; 1.232      ;
; 0.441  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.402      ; 1.343      ;
; 0.457  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.309      ; 1.266      ;
; 0.466  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.384      ; 1.350      ;
; 0.515  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.305      ; 1.320      ;
; 0.529  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.402      ; 1.431      ;
; 0.544  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.384      ; 1.428      ;
; 0.545  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.309      ; 1.354      ;
; 0.593  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.305      ; 1.398      ;
; 0.607  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.402      ; 1.509      ;
; 0.623  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; 1.309      ; 1.432      ;
; 1.263  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.040     ; 0.723      ;
; 1.310  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.119     ; 0.691      ;
; 1.316  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10|qS ; control_unit:CONTROLLER00|RF_Rp_addr[2] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.040     ; 0.776      ;
; 1.324  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.022     ; 0.802      ;
; 1.335  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[0] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.119     ; 0.716      ;
; 1.341  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.115     ; 0.726      ;
; 1.376  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11|qS ; control_unit:CONTROLLER00|RF_Rp_addr[3] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.022     ; 0.854      ;
; 1.381  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS  ; control_unit:CONTROLLER00|RF_Rp_addr[1] ; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -0.500       ; -0.115     ; 0.766      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.408      ;
; 0.327 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.479      ;
; 0.335 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.488      ;
; 0.381 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.535      ;
; 0.413 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.612      ;
; 0.414 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.613      ;
; 0.414 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.613      ;
; 0.415 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.614      ;
; 0.415 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.614      ;
; 0.420 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.572      ;
; 0.421 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.573      ;
; 0.425 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.624      ;
; 0.446 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.598      ;
; 0.455 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.607      ;
; 0.471 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.670      ;
; 0.500 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.653      ;
; 0.538 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.690      ;
; 0.546 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.706      ;
; 0.565 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.717      ;
; 0.567 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.720      ;
; 0.595 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.747      ;
; 0.618 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.770      ;
; 0.659 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.061      ; 0.858      ;
; 0.664 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.816      ;
; 0.675 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.827      ;
; 0.685 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.837      ;
; 0.721 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.873      ;
; 0.742 ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; 0.000        ; 0.000      ; 0.894      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:DIVCLOCK|ax'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:DIVCLOCK|ax ; Rise       ; memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated|ram_block1a0~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7|qS                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax|regout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax|regout                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|inclk[0]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|inclk[0]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|CLOCKpcIR|ax~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD0|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD0|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD1|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD1|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD2|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD2|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD3|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD3|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD4|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD4|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD5|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD5|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD6|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD6|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD7|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; CONTROLLER00|PC0|CONT0|reg|FFD7|qS|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax ; Rise       ; INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_27'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_27 ; Rise       ; clk_27                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_27 ; Rise       ; clk_div:DIVCLOCK|cnt[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[18]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[19]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[20]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[21]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[22]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[23]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_27 ; Rise       ; DIVCLOCK|cnt[8]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_27 ; Rise       ; DIVCLOCK|cnt[9]|clk      ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS'                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|IR0|REGir|FFD12|qS|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|IR0|REGir|FFD12|qS|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[0]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[1]|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[2]|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[2]|dataa        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[3]|datab        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_addr[3]|datab        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Rise       ; CONTROLLER00|RF_Rp_rd~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; Fall       ; control_unit:CONTROLLER00|RF_Rp_addr[3] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; -0.435 ; -0.435 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; -0.948 ; -0.948 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; -0.976 ; -0.976 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; -1.003 ; -1.003 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; -0.435 ; -0.435 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; -0.464 ; -0.464 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; -0.441 ; -0.441 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; -0.468 ; -0.468 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; -0.752 ; -0.752 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; 1.142 ; 1.142 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; 1.087 ; 1.087 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; 1.115 ; 1.115 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; 1.142 ; 1.142 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; 0.574 ; 0.574 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; 0.603 ; 0.603 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; 0.580 ; 0.580 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; 0.607 ; 0.607 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; 0.891 ; 0.891 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 12.920 ; 12.920 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.988 ; 11.988 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.044 ; 12.044 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.115 ; 12.115 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.735 ; 12.735 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.600 ; 12.600 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.425 ; 12.425 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.920 ; 12.920 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 12.897 ; 12.897 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.883 ; 11.883 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.038 ; 12.038 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.772 ; 11.772 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.907 ; 11.907 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.864 ; 12.864 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.936 ; 11.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.897 ; 12.897 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 13.011 ; 13.011 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.770 ; 11.770 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.981 ; 11.981 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.802 ; 11.802 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.134 ; 12.134 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 13.011 ; 13.011 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.945 ; 11.945 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.974 ; 12.974 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 12.214 ; 12.214 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.836 ; 11.836 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.214 ; 12.214 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.866 ; 11.866 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.086 ; 12.086 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.149 ; 12.149 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.853 ; 11.853 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 12.002 ; 12.002 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 5.856  ; 5.856  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.104  ; 5.104  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.623  ; 4.623  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.856  ; 5.856  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.090  ; 5.090  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.835  ; 4.835  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.162  ; 5.162  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.104  ; 5.104  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.134  ; 5.134  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.126  ; 5.126  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.134  ; 5.134  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.998  ; 4.998  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.051  ; 5.051  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.903  ; 4.903  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.833  ; 4.833  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.829  ; 4.829  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.751  ; 4.751  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.898  ; 4.898  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.841  ; 4.841  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.830  ; 4.830  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.701  ; 4.701  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.384  ; 3.384  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.374  ; 3.374  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.280  ; 3.280  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 3.569  ;        ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 3.384  ; 3.384  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.384  ; 3.384  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.374  ; 3.374  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.270  ; 3.270  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.802  ; 6.802  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.604  ; 6.604  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.667  ; 6.667  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.767  ; 6.767  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.607  ; 6.607  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.802  ; 6.802  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.522  ; 6.522  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.686  ; 6.686  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.487  ; 6.487  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.621  ; 6.621  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.593  ; 6.593  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.614  ; 6.614  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.519  ; 6.519  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.423  ; 6.423  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.300  ; 6.300  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.569  ; 6.569  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.777  ; 6.777  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.671  ; 6.671  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.426  ; 6.426  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.324  ; 6.324  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.629  ; 6.629  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.293  ; 6.293  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.444  ; 6.444  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.590  ; 6.590  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.600  ; 6.600  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.300  ; 6.300  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.346  ; 6.346  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.467  ; 6.467  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.556  ; 6.556  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.565  ; 6.565  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.671  ; 6.671  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.511  ; 6.511  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.502  ; 6.502  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.459  ; 6.459  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;        ; 3.569  ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.120  ; 4.120  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.966  ; 3.966  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.120  ; 4.120  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.938  ; 3.938  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.079  ; 4.079  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.924  ; 3.924  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.013  ; 4.013  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.016  ; 4.016  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.916  ; 3.916  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.966  ; 4.653  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907  ; 3.907  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455  ; 3.455  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.653  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895  ; 3.895  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.786  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.966  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.908  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.653  ; 3.966  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907  ; 3.907  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455  ; 3.455  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.653  ;        ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895  ; 3.895  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 3.786  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 3.966  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 3.908  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 2.344  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 2.344  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 2.344  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 2.344  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.182 ; 8.182 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.182 ; 8.182 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.360 ; 8.360 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.309 ; 8.309 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.629 ; 8.629 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.699 ; 8.699 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.322 ; 8.322 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.959 ; 8.959 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.053 ; 8.053 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.204 ; 8.204 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.217 ; 8.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.093 ; 8.093 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.053 ; 8.053 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.285 ; 8.285 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.082 ; 8.082 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.286 ; 8.286 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.379 ; 8.379 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.439 ; 8.439 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.379 ; 8.379 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.490 ; 8.490 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.454 ; 8.454 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.562 ; 8.562 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.446 ; 8.446 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.525 ; 8.525 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.459 ; 8.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.712 ; 8.712 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.570 ; 8.570 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.740 ; 8.740 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.814 ; 8.814 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.606 ; 8.606 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.639 ; 8.639 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.459 ; 8.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 4.267 ; 4.267 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.885 ; 4.885 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.267 ; 4.267 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.635 ; 5.635 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.861 ; 4.861 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.720 ; 4.720 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.939 ; 4.939 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.875 ; 4.875 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 3.280 ; 3.280 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.126 ; 5.126 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.134 ; 5.134 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.998 ; 4.998 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.051 ; 5.051 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.903 ; 4.903 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.833 ; 4.833 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.829 ; 4.829 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.751 ; 4.751 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.898 ; 4.898 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.841 ; 4.841 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.830 ; 4.830 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.701 ; 4.701 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.384 ; 3.384 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.374 ; 3.374 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.280 ; 3.280 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 3.569 ;       ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 3.270 ; 3.270 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.384 ; 3.384 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.374 ; 3.374 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.270 ; 3.270 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.604 ; 6.604 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.667 ; 6.667 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.767 ; 6.767 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.607 ; 6.607 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.802 ; 6.802 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.522 ; 6.522 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.686 ; 6.686 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.487 ; 6.487 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.621 ; 6.621 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.593 ; 6.593 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.614 ; 6.614 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.519 ; 6.519 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.423 ; 6.423 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.569 ; 6.569 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.777 ; 6.777 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.293 ; 6.293 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.426 ; 6.426 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.324 ; 6.324 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.629 ; 6.629 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.293 ; 6.293 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.444 ; 6.444 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.590 ; 6.590 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.600 ; 6.600 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.346 ; 6.346 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.467 ; 6.467 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.556 ; 6.556 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.565 ; 6.565 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.671 ; 6.671 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.511 ; 6.511 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.502 ; 6.502 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.459 ; 6.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;       ; 3.569 ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.916 ; 3.916 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.966 ; 3.966 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.120 ; 4.120 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.938 ; 3.938 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.079 ; 4.079 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.924 ; 3.924 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.013 ; 4.013 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.016 ; 4.016 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.916 ; 3.916 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907 ; 3.907 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 4.653 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895 ; 3.895 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.786 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.966 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.908 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907 ; 3.907 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.653 ;       ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895 ; 3.895 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.786 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.966 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.908 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sw17       ; ledg0       ; 7.331 ;    ;    ; 7.331 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sw17       ; ledg0       ; 7.331 ;    ;    ; 7.331 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                        ;
+------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                    ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                         ; -4.712    ; -4.611   ; N/A      ; N/A     ; -2.000              ;
;  clk_27                                                                                  ; -2.683    ; -2.503   ; N/A      ; N/A     ; -1.380              ;
;  clk_div:DIVCLOCK|ax                                                                     ; -4.712    ; -4.611   ; N/A      ; N/A     ; -2.000              ;
;  control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; -0.886    ; 0.215    ; N/A      ; N/A     ; -1.423              ;
;  control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -2.620    ; -2.441   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                          ; -1399.393 ; -649.494 ; 0.0      ; 0.0     ; -688.148            ;
;  clk_27                                                                                  ; -44.022   ; -2.503   ; N/A      ; N/A     ; -26.380             ;
;  clk_div:DIVCLOCK|ax                                                                     ; -1340.362 ; -637.658 ; N/A      ; N/A     ; -631.000            ;
;  control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; -5.698    ; 0.000    ; N/A      ; N/A     ; -30.768             ;
;  control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; -9.311    ; -9.333   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; -0.435 ; -0.435 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; -0.948 ; -0.948 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; -0.976 ; -0.976 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; -1.003 ; -1.003 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; -0.435 ; -0.435 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; -0.464 ; -0.464 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; -0.441 ; -0.441 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; -0.468 ; -0.468 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; -0.752 ; -0.752 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; sw[*]     ; clk_div:DIVCLOCK|ax ; 1.841 ; 1.841 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[0]    ; clk_div:DIVCLOCK|ax ; 1.767 ; 1.767 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[1]    ; clk_div:DIVCLOCK|ax ; 1.805 ; 1.805 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[2]    ; clk_div:DIVCLOCK|ax ; 1.841 ; 1.841 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[3]    ; clk_div:DIVCLOCK|ax ; 0.849 ; 0.849 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[4]    ; clk_div:DIVCLOCK|ax ; 0.906 ; 0.906 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[5]    ; clk_div:DIVCLOCK|ax ; 0.838 ; 0.838 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[6]    ; clk_div:DIVCLOCK|ax ; 0.883 ; 0.883 ; Rise       ; clk_div:DIVCLOCK|ax ;
;  sw[7]    ; clk_div:DIVCLOCK|ax ; 1.498 ; 1.498 ; Rise       ; clk_div:DIVCLOCK|ax ;
+-----------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 25.936 ; 25.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.664 ; 23.664 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.874 ; 23.874 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.033 ; 24.033 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.386 ; 25.386 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.075 ; 25.075 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.731 ; 24.731 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 25.936 ; 25.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 26.217 ; 26.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.696 ; 23.696 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.056 ; 24.056 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.522 ; 23.522 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.913 ; 23.913 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.146 ; 26.146 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.951 ; 23.951 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.217 ; 26.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 26.521 ; 26.521 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.511 ; 23.511 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.110 ; 24.110 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.553 ; 23.553 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.413 ; 24.413 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.521 ; 26.521 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.936 ; 23.936 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 26.480 ; 26.480 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 24.603 ; 24.603 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.721 ; 23.721 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.603 ; 24.603 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.759 ; 23.759 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.274 ; 24.274 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.470 ; 24.470 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 23.779 ; 23.779 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 24.168 ; 24.168 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 11.576 ; 11.576 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.151 ; 10.151 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.132  ; 9.132  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 11.576 ; 11.576 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.072 ; 10.072 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.770  ; 9.770  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.277 ; 10.277 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 10.123 ; 10.123 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 9.932  ; 9.932  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.932  ; 9.932  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.929  ; 9.929  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.628  ; 9.628  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.711  ; 9.711  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.321  ; 9.321  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.325  ; 9.325  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.070  ; 9.070  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.314  ; 9.314  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 9.334  ; 9.334  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 9.316  ; 9.316  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 8.872  ; 8.872  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 6.495  ; 6.495  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 7.114  ;        ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.540  ; 6.540  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.518  ; 6.518  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 6.485  ; 6.485  ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 12.173 ; 12.173 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.762 ; 11.762 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.915 ; 11.915 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.173 ; 12.173 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.697 ; 11.697 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 12.126 ; 12.126 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.618 ; 11.618 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.965 ; 11.965 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.571 ; 11.571 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.852 ; 11.852 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.819 ; 11.819 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.841 ; 11.841 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.589 ; 11.589 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.484 ; 11.484 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.092 ; 11.092 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.790 ; 11.790 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 12.171 ; 12.171 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 11.902 ; 11.902 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.507 ; 11.507 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.254 ; 11.254 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.725 ; 11.725 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.219 ; 11.219 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.538 ; 11.538 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.658 ; 11.658 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.685 ; 11.685 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.229 ; 11.229 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.285 ; 11.285 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 11.577 ; 11.577 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 11.786 ; 11.786 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 11.808 ; 11.808 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 11.902 ; 11.902 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 11.569 ; 11.569 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 11.610 ; 11.610 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 11.563 ; 11.563 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;        ; 7.114  ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.600  ; 7.600  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.267  ; 7.267  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.600  ; 7.600  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.223  ; 7.223  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.526  ; 7.526  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.205  ; 7.205  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.313  ; 7.313  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.393  ; 7.393  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 7.188  ; 7.188  ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.875  ; 9.167  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 9.167  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.672  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.875  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.715  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.490  ;        ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 9.167  ; 7.875  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.789  ; 7.789  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 6.754  ; 6.754  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 9.167  ;        ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 7.697  ; 7.697  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.672  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.875  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 7.715  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;        ; 4.490  ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; hex0[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.182 ; 8.182 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.182 ; 8.182 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.360 ; 8.360 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.309 ; 8.309 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.629 ; 8.629 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.699 ; 8.699 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.322 ; 8.322 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex0[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.959 ; 8.959 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex1[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.053 ; 8.053 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.204 ; 8.204 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.217 ; 8.217 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.093 ; 8.093 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.053 ; 8.053 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.285 ; 8.285 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.082 ; 8.082 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex1[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.286 ; 8.286 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex2[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.379 ; 8.379 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.439 ; 8.439 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.379 ; 8.379 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.490 ; 8.490 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.454 ; 8.454 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.562 ; 8.562 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.446 ; 8.446 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex2[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.525 ; 8.525 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex3[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 8.459 ; 8.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.712 ; 8.712 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.570 ; 8.570 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.740 ; 8.740 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.814 ; 8.814 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.606 ; 8.606 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.639 ; 8.639 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex3[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 8.459 ; 8.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; hex4[*]             ; clk_div:DIVCLOCK|ax                                                                     ; 4.267 ; 4.267 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[0]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.885 ; 4.885 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[1]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.267 ; 4.267 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[2]            ; clk_div:DIVCLOCK|ax                                                                     ; 5.635 ; 5.635 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[3]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.861 ; 4.861 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[4]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.720 ; 4.720 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[5]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.939 ; 4.939 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  hex4[6]            ; clk_div:DIVCLOCK|ax                                                                     ; 4.875 ; 4.875 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ir_ex[*]            ; clk_div:DIVCLOCK|ax                                                                     ; 3.280 ; 3.280 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[0]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.126 ; 5.126 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[1]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.134 ; 5.134 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[2]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.998 ; 4.998 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[3]           ; clk_div:DIVCLOCK|ax                                                                     ; 5.051 ; 5.051 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[4]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.903 ; 4.903 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[5]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.833 ; 4.833 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[6]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.829 ; 4.829 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[7]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.751 ; 4.751 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[8]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.898 ; 4.898 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[9]           ; clk_div:DIVCLOCK|ax                                                                     ; 4.841 ; 4.841 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[10]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.830 ; 4.830 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[11]          ; clk_div:DIVCLOCK|ax                                                                     ; 4.701 ; 4.701 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[13]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.384 ; 3.384 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[14]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.374 ; 3.374 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ir_ex[15]          ; clk_div:DIVCLOCK|ax                                                                     ; 3.280 ; 3.280 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ; 3.569 ;       ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; opcode_ex[*]        ; clk_div:DIVCLOCK|ax                                                                     ; 3.270 ; 3.270 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[1]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.384 ; 3.384 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[2]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.374 ; 3.374 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  opcode_ex[3]       ; clk_div:DIVCLOCK|ax                                                                     ; 3.270 ; 3.270 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; out_display_ex[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.604 ; 6.604 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.667 ; 6.667 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.767 ; 6.767 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.607 ; 6.607 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.802 ; 6.802 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.522 ; 6.522 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.686 ; 6.686 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.487 ; 6.487 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.621 ; 6.621 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.593 ; 6.593 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.614 ; 6.614 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.519 ; 6.519 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.423 ; 6.423 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.569 ; 6.569 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  out_display_ex[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.777 ; 6.777 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ram_out_exibir[*]   ; clk_div:DIVCLOCK|ax                                                                     ; 6.293 ; 6.293 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[0]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.426 ; 6.426 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[1]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.324 ; 6.324 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[2]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.629 ; 6.629 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[3]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.293 ; 6.293 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[4]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.444 ; 6.444 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[5]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.590 ; 6.590 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[6]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.600 ; 6.600 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[7]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.300 ; 6.300 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[8]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.346 ; 6.346 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[9]  ; clk_div:DIVCLOCK|ax                                                                     ; 6.467 ; 6.467 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[10] ; clk_div:DIVCLOCK|ax                                                                     ; 6.556 ; 6.556 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[11] ; clk_div:DIVCLOCK|ax                                                                     ; 6.565 ; 6.565 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[12] ; clk_div:DIVCLOCK|ax                                                                     ; 6.671 ; 6.671 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[13] ; clk_div:DIVCLOCK|ax                                                                     ; 6.511 ; 6.511 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[14] ; clk_div:DIVCLOCK|ax                                                                     ; 6.502 ; 6.502 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
;  ram_out_exibir[15] ; clk_div:DIVCLOCK|ax                                                                     ; 6.459 ; 6.459 ; Rise       ; clk_div:DIVCLOCK|ax                                                                     ;
; ledg0               ; clk_div:DIVCLOCK|ax                                                                     ;       ; 3.569 ; Fall       ; clk_div:DIVCLOCK|ax                                                                     ;
; pc_out_ex[*]        ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.916 ; 3.916 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[0]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.966 ; 3.966 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[1]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.120 ; 4.120 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[2]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.938 ; 3.938 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[3]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.079 ; 4.079 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[4]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.924 ; 3.924 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[5]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.013 ; 4.013 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[6]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 4.016 ; 4.016 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
;  pc_out_ex[7]       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 3.916 ; 3.916 ; Rise       ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907 ; 3.907 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 4.653 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895 ; 3.895 ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.786 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.966 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.908 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 2.344 ;       ; Rise       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; hex4[*]             ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[0]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.907 ; 3.907 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[1]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.455 ; 3.455 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[2]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 4.653 ;       ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[3]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 3.895 ; 3.895 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[4]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.786 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[5]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.966 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  hex4[6]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 3.908 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; ir_ex[*]            ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  ir_ex[12]          ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
; opcode_ex[*]        ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
;  opcode_ex[0]       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;       ; 2.344 ; Fall       ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; sw17       ; ledg0       ; 13.380 ;    ;    ; 13.380 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sw17       ; ledg0       ; 7.331 ;    ;    ; 7.331 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_27                                                                                  ; clk_27                                                                                  ; 684      ; 0        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; clk_27                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax                                                                     ; 10112    ; 0        ; 0        ; 0        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax                                                                     ; 145      ; 17       ; 0        ; 0        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax                                                                     ; 545      ; 1025     ; 0        ; 0        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 44       ; 0        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0        ; 0        ; 20       ; 0        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0        ; 0        ; 4        ; 4        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_27                                                                                  ; clk_27                                                                                  ; 684      ; 0        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; clk_27                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; clk_div:DIVCLOCK|ax                                                                     ; 10112    ; 0        ; 0        ; 0        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; clk_div:DIVCLOCK|ax                                                                     ; 145      ; 17       ; 0        ; 0        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; clk_div:DIVCLOCK|ax                                                                     ; 545      ; 1025     ; 0        ; 0        ;
; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax                                         ; 44       ; 0        ; 0        ; 0        ;
; clk_div:DIVCLOCK|ax                                                                     ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0        ; 0        ; 20       ; 0        ;
; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS ; 0        ; 0        ; 4        ; 4        ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 96    ; 96   ;
; Unconstrained Output Port Paths ; 554   ; 554  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 19 16:44:14 2018
Info: Command: quartus_sta lab06 -c lab06
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:DIVCLOCK|ax clk_div:DIVCLOCK|ax
    Info (332105): create_clock -period 1.000 -name control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS
    Info (332105): create_clock -period 1.000 -name clk_27 clk_27
    Info (332105): create_clock -period 1.000 -name control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CONTROLLER00|RF_Rp_rd~0  from: dataa  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.712     -1340.362 clk_div:DIVCLOCK|ax 
    Info (332119):    -2.683       -44.022 clk_27 
    Info (332119):    -2.620        -9.311 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
    Info (332119):    -0.886        -5.698 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
Info (332146): Worst-case hold slack is -4.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.611      -637.658 clk_div:DIVCLOCK|ax 
    Info (332119):    -2.503        -2.503 clk_27 
    Info (332119):    -2.441        -9.333 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
    Info (332119):     0.391         0.000 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -631.000 clk_div:DIVCLOCK|ax 
    Info (332119):    -1.423       -30.768 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
    Info (332119):    -1.380       -26.380 clk_27 
    Info (332119):     0.500         0.000 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CONTROLLER00|RF_Rp_rd~0  from: dataa  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.306
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.306      -613.184 clk_div:DIVCLOCK|ax 
    Info (332119):    -0.958        -3.334 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
    Info (332119):    -0.760        -8.422 clk_27 
    Info (332119):     0.138         0.000 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
Info (332146): Worst-case hold slack is -2.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.421      -372.710 clk_div:DIVCLOCK|ax 
    Info (332119):    -1.551        -1.551 clk_27 
    Info (332119):    -1.398        -5.401 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
    Info (332119):     0.215         0.000 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -631.000 clk_div:DIVCLOCK|ax 
    Info (332119):    -1.423       -30.768 control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax 
    Info (332119):    -1.380       -26.380 clk_27 
    Info (332119):     0.500         0.000 control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12|qS 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Mon Mar 19 16:44:16 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


