// Seed: 1624967060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  task id_9;
    id_2 = id_4;
  endtask
  assign id_5 = {id_2, id_9, id_8};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1 or negedge 1) id_3 <= 1;
  module_0(
      id_4, id_2, id_2, id_1, id_6, id_4
  );
endmodule
