# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:1.1-20.10"
module \param_test
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \INIT_VALUE 8'10101010
  attribute \unused_bits "2 3 4 5 6 7"
  wire width 8 $0\data_out[7:0]
  attribute \src "dut.sv:6.29-6.32"
  wire input 1 \clk
  attribute \src "dut.sv:8.29-8.36"
  wire width 8 input 3 \data_in
  attribute \src "dut.sv:9.29-9.37"
  wire width 8 output 4 \data_out
  attribute \src "dut.sv:7.29-7.32"
  wire input 2 \rst
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-18.8"
  cell $sdff $auto$ff.cc:266:slice$5
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 6'000000
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D \data_in [7:2]
    connect \Q \data_out [7:2]
    connect \SRST \rst
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-18.8"
  cell $dff $auto$ff.cc:266:slice$6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $0\data_out[7:0] [1:0]
    connect \Q \data_out [1:0]
  end
  attribute \full_case 1
  attribute \src "dut.sv:32.13-32.16|dut.sv:32.9-36.12"
  cell $mux $procmux$2
    parameter \WIDTH 8
    connect \A \data_in
    connect \B 8'000000--
    connect \S \rst
    connect \Y $0\data_out[7:0]
  end
end
