/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_BAC_MSPI_H__
#define BCHP_BAC_MSPI_H__

/***************************************************************************
 *BAC_MSPI - AIF MDAC CAL Correlator Core 0 Register Set
 ***************************************************************************/
#define BCHP_BAC_MSPI_CONTROL                    0x06a01000 /* BAC_MSPI Control */
#define BCHP_BAC_MSPI_START                      0x06a01004 /* BAC_MSPI Transfer Enable */
#define BCHP_BAC_MSPI_SLAVE_ADDR                 0x06a01008 /* BAC_MSPI Slave Address */
#define BCHP_BAC_MSPI_WR_DATA                    0x06a0100c /* BAC_MSPI Write Data */
#define BCHP_BAC_MSPI_IO_DLY_PAD                 0x06a01010 /* BAC_MSPI IO delay control for dedicated BAC_SPI PADs */
#define BCHP_BAC_MSPI_IO_DLY_MUX                 0x06a01014 /* BAC_MSPI IO delay control for muxed BAC_SPI PADs */
#define BCHP_BAC_MSPI_SFT_REG0                   0x06a01018 /* Reserved0 */

/***************************************************************************
 *CONTROL - BAC_MSPI Control
 ***************************************************************************/
/* BAC_MSPI :: CONTROL :: reserved0 [31:21] */
#define BCHP_BAC_MSPI_CONTROL_reserved0_MASK                       0xffe00000
#define BCHP_BAC_MSPI_CONTROL_reserved0_SHIFT                      21

/* BAC_MSPI :: CONTROL :: data_len [20:16] */
#define BCHP_BAC_MSPI_CONTROL_data_len_MASK                        0x001f0000
#define BCHP_BAC_MSPI_CONTROL_data_len_SHIFT                       16
#define BCHP_BAC_MSPI_CONTROL_data_len_DEFAULT                     0x0000000e

/* BAC_MSPI :: CONTROL :: baud [15:08] */
#define BCHP_BAC_MSPI_CONTROL_baud_MASK                            0x0000ff00
#define BCHP_BAC_MSPI_CONTROL_baud_SHIFT                           8
#define BCHP_BAC_MSPI_CONTROL_baud_DEFAULT                         0x00000000

/* BAC_MSPI :: CONTROL :: reserved1 [07:05] */
#define BCHP_BAC_MSPI_CONTROL_reserved1_MASK                       0x000000e0
#define BCHP_BAC_MSPI_CONTROL_reserved1_SHIFT                      5

/* BAC_MSPI :: CONTROL :: reserved_for_eco2 [04:04] */
#define BCHP_BAC_MSPI_CONTROL_reserved_for_eco2_MASK               0x00000010
#define BCHP_BAC_MSPI_CONTROL_reserved_for_eco2_SHIFT              4
#define BCHP_BAC_MSPI_CONTROL_reserved_for_eco2_DEFAULT            0x00000000

/* BAC_MSPI :: CONTROL :: start_override [03:03] */
#define BCHP_BAC_MSPI_CONTROL_start_override_MASK                  0x00000008
#define BCHP_BAC_MSPI_CONTROL_start_override_SHIFT                 3
#define BCHP_BAC_MSPI_CONTROL_start_override_DEFAULT               0x00000000

/* BAC_MSPI :: CONTROL :: data_override [02:02] */
#define BCHP_BAC_MSPI_CONTROL_data_override_MASK                   0x00000004
#define BCHP_BAC_MSPI_CONTROL_data_override_SHIFT                  2
#define BCHP_BAC_MSPI_CONTROL_data_override_DEFAULT                0x00000000

/* BAC_MSPI :: CONTROL :: ss_pol [01:01] */
#define BCHP_BAC_MSPI_CONTROL_ss_pol_MASK                          0x00000002
#define BCHP_BAC_MSPI_CONTROL_ss_pol_SHIFT                         1
#define BCHP_BAC_MSPI_CONTROL_ss_pol_DEFAULT                       0x00000000

/* BAC_MSPI :: CONTROL :: sck_pol [00:00] */
#define BCHP_BAC_MSPI_CONTROL_sck_pol_MASK                         0x00000001
#define BCHP_BAC_MSPI_CONTROL_sck_pol_SHIFT                        0
#define BCHP_BAC_MSPI_CONTROL_sck_pol_DEFAULT                      0x00000000

/***************************************************************************
 *START - BAC_MSPI Transfer Enable
 ***************************************************************************/
/* BAC_MSPI :: START :: reserved0 [31:01] */
#define BCHP_BAC_MSPI_START_reserved0_MASK                         0xfffffffe
#define BCHP_BAC_MSPI_START_reserved0_SHIFT                        1

/* BAC_MSPI :: START :: en [00:00] */
#define BCHP_BAC_MSPI_START_en_MASK                                0x00000001
#define BCHP_BAC_MSPI_START_en_SHIFT                               0
#define BCHP_BAC_MSPI_START_en_DEFAULT                             0x00000000

/***************************************************************************
 *SLAVE_ADDR - BAC_MSPI Slave Address
 ***************************************************************************/
/* BAC_MSPI :: SLAVE_ADDR :: reserved0 [31:14] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_reserved0_MASK                    0xffffc000
#define BCHP_BAC_MSPI_SLAVE_ADDR_reserved0_SHIFT                   14

/* BAC_MSPI :: SLAVE_ADDR :: addr_override [13:13] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_override_MASK                0x00002000
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_override_SHIFT               13
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_override_DEFAULT             0x00000000

/* BAC_MSPI :: SLAVE_ADDR :: addr_en [12:12] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_en_MASK                      0x00001000
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_en_SHIFT                     12
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_en_DEFAULT                   0x00000001

/* BAC_MSPI :: SLAVE_ADDR :: reserved_for_eco1 [11:11] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_reserved_for_eco1_MASK            0x00000800
#define BCHP_BAC_MSPI_SLAVE_ADDR_reserved_for_eco1_SHIFT           11
#define BCHP_BAC_MSPI_SLAVE_ADDR_reserved_for_eco1_DEFAULT         0x00000000

/* BAC_MSPI :: SLAVE_ADDR :: addr_len [10:08] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_len_MASK                     0x00000700
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_len_SHIFT                    8
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_len_DEFAULT                  0x00000000

/* BAC_MSPI :: SLAVE_ADDR :: addr [07:01] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_MASK                         0x000000fe
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_SHIFT                        1
#define BCHP_BAC_MSPI_SLAVE_ADDR_addr_DEFAULT                      0x00000000

/* BAC_MSPI :: SLAVE_ADDR :: RSVD0 [00:00] */
#define BCHP_BAC_MSPI_SLAVE_ADDR_RSVD0_MASK                        0x00000001
#define BCHP_BAC_MSPI_SLAVE_ADDR_RSVD0_SHIFT                       0
#define BCHP_BAC_MSPI_SLAVE_ADDR_RSVD0_DEFAULT                     0x00000000

/***************************************************************************
 *WR_DATA - BAC_MSPI Write Data
 ***************************************************************************/
/* BAC_MSPI :: WR_DATA :: data [31:00] */
#define BCHP_BAC_MSPI_WR_DATA_data_MASK                            0xffffffff
#define BCHP_BAC_MSPI_WR_DATA_data_SHIFT                           0
#define BCHP_BAC_MSPI_WR_DATA_data_DEFAULT                         0x00000000

/***************************************************************************
 *IO_DLY_PAD - BAC_MSPI IO delay control for dedicated BAC_SPI PADs
 ***************************************************************************/
/* BAC_MSPI :: IO_DLY_PAD :: reserved0 [31:23] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved0_MASK                    0xff800000
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved0_SHIFT                   23

/* BAC_MSPI :: IO_DLY_PAD :: mosi_dly [22:16] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_mosi_dly_MASK                     0x007f0000
#define BCHP_BAC_MSPI_IO_DLY_PAD_mosi_dly_SHIFT                    16
#define BCHP_BAC_MSPI_IO_DLY_PAD_mosi_dly_DEFAULT                  0x00000000

/* BAC_MSPI :: IO_DLY_PAD :: reserved1 [15:15] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved1_MASK                    0x00008000
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved1_SHIFT                   15

/* BAC_MSPI :: IO_DLY_PAD :: ss_dly [14:08] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_ss_dly_MASK                       0x00007f00
#define BCHP_BAC_MSPI_IO_DLY_PAD_ss_dly_SHIFT                      8
#define BCHP_BAC_MSPI_IO_DLY_PAD_ss_dly_DEFAULT                    0x00000000

/* BAC_MSPI :: IO_DLY_PAD :: reserved2 [07:07] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved2_MASK                    0x00000080
#define BCHP_BAC_MSPI_IO_DLY_PAD_reserved2_SHIFT                   7

/* BAC_MSPI :: IO_DLY_PAD :: sck_dly [06:00] */
#define BCHP_BAC_MSPI_IO_DLY_PAD_sck_dly_MASK                      0x0000007f
#define BCHP_BAC_MSPI_IO_DLY_PAD_sck_dly_SHIFT                     0
#define BCHP_BAC_MSPI_IO_DLY_PAD_sck_dly_DEFAULT                   0x00000000

/***************************************************************************
 *IO_DLY_MUX - BAC_MSPI IO delay control for muxed BAC_SPI PADs
 ***************************************************************************/
/* BAC_MSPI :: IO_DLY_MUX :: reserved0 [31:23] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved0_MASK                    0xff800000
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved0_SHIFT                   23

/* BAC_MSPI :: IO_DLY_MUX :: mosi_dly [22:16] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_mosi_dly_MASK                     0x007f0000
#define BCHP_BAC_MSPI_IO_DLY_MUX_mosi_dly_SHIFT                    16
#define BCHP_BAC_MSPI_IO_DLY_MUX_mosi_dly_DEFAULT                  0x00000000

/* BAC_MSPI :: IO_DLY_MUX :: reserved1 [15:15] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved1_MASK                    0x00008000
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved1_SHIFT                   15

/* BAC_MSPI :: IO_DLY_MUX :: ss_dly [14:08] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_ss_dly_MASK                       0x00007f00
#define BCHP_BAC_MSPI_IO_DLY_MUX_ss_dly_SHIFT                      8
#define BCHP_BAC_MSPI_IO_DLY_MUX_ss_dly_DEFAULT                    0x00000000

/* BAC_MSPI :: IO_DLY_MUX :: reserved2 [07:07] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved2_MASK                    0x00000080
#define BCHP_BAC_MSPI_IO_DLY_MUX_reserved2_SHIFT                   7

/* BAC_MSPI :: IO_DLY_MUX :: sck_dly [06:00] */
#define BCHP_BAC_MSPI_IO_DLY_MUX_sck_dly_MASK                      0x0000007f
#define BCHP_BAC_MSPI_IO_DLY_MUX_sck_dly_SHIFT                     0
#define BCHP_BAC_MSPI_IO_DLY_MUX_sck_dly_DEFAULT                   0x00000000

/***************************************************************************
 *SFT_REG0 - Reserved0
 ***************************************************************************/
/* BAC_MSPI :: SFT_REG0 :: reserved_for_eco0 [31:00] */
#define BCHP_BAC_MSPI_SFT_REG0_reserved_for_eco0_MASK              0xffffffff
#define BCHP_BAC_MSPI_SFT_REG0_reserved_for_eco0_SHIFT             0
#define BCHP_BAC_MSPI_SFT_REG0_reserved_for_eco0_DEFAULT           0x00000000

#endif /* #ifndef BCHP_BAC_MSPI_H__ */

/* End of File */
