// Seed: 433143194
module module_0 #(
    parameter id_4 = 32'd83
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic _id_4;
  ;
  wire [(  id_4  ) : id_4] id_5;
  assign id_1[id_4] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    output logic id_0,
    input  wor   _id_1
);
  assign id_0 = 1;
  wire ['b0 : 1] id_3;
  logic [1 : 1  <  id_1] id_4;
  tri0 id_5;
  assign id_4[-1 : ""] = -1;
  always @(1 ** id_5++or posedge -1) id_0 = -1;
  logic [7:0][-1  +  1 : 1] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  parameter id_7 = 1;
  parameter id_8 = id_7;
  assign id_6[-1!=-1-1] = 1;
  wire id_9;
  wire [id_1 : -1] id_10;
  wire id_11;
endmodule
