#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Aug  3 14:49:07 2022
# Process ID: 328456
# Current directory: /home/anarion/Projects/AnBoard
# Command line: vivado
# Log file: /home/anarion/Projects/AnBoard/vivado.log
# Journal file: /home/anarion/Projects/AnBoard/vivado.jou
# Running On: anarion-x542un, OS: Linux, CPU Frequency: 1713.948 MHz, CPU Physical cores: 4, Host memory: 16660 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/anarion/Projects/AnBoard/AnBoard/AnBoard.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7608.957 ; gain = 86.000 ; free physical = 542 ; free virtual = 13273
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_reg' is not permitted [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:39]
ERROR: [VRFC 10-8530] module 'ALU' is ignored due to previous errors [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmDecoder
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImmDecoder
Compiling module xil_defaultlib.InstrDecoder
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegMemory
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_behav -key {Behavioral:sim_1:Functional:RISCV} -tclbatch {RISCV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RISCV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
unknow opcode 0xxx
opcode OP_IMM
alu out                    1
unknow opcode 0xxx
unknow opcode 0xxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7788.379 ; gain = 57.238 ; free physical = 227 ; free virtual = 12652
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-4982] syntax error near '=' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:41]
ERROR: [VRFC 10-2969] 'of' is not a type [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:41]
ERROR: [VRFC 10-2969] 'cf' is not a type [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:42]
ERROR: [VRFC 10-2969] 'sf' is not a type [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:43]
ERROR: [VRFC 10-2969] 'zf' is not a type [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:44]
ERROR: [VRFC 10-8530] module 'ALU' is ignored due to previous errors [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reg_we is not permitted, left-hand side should be reg/integer/time/genvar [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:95]
ERROR: [VRFC 10-2989] 'sf' is not declared [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reg_we is not permitted, left-hand side should be reg/integer/time/genvar [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:116]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reg_we is not permitted, left-hand side should be reg/integer/time/genvar [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:95]
ERROR: [VRFC 10-2989] 'sf' is not declared [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register reg_we is not permitted, left-hand side should be reg/integer/time/genvar [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:116]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
ERROR: [VRFC 10-2989] 'sf' is not declared [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:112]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmDecoder
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'write_addr' on this module [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmDecoder
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImmDecoder
Compiling module xil_defaultlib.InstrDecoder
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegMemory
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_behav -key {Behavioral:sim_1:Functional:RISCV} -tclbatch {RISCV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RISCV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
opcode OP_IMM
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
unknow opcode 0xxx
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0xxxxxxxxxxxxxxxxx
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10175.410 ; gain = 31.820 ; free physical = 186 ; free virtual = 11971
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmDecoder
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImmDecoder
Compiling module xil_defaultlib.InstrDecoder
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegMemory
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
opcode OP_IMM
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
unknow opcode 0xxx
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0xxxxxxxxxxxxxxxxx
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
add_bp {/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v} 51
remove_bps -file {/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v} -line 51
add_bp {/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v} 51
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
opcode OP_IMM
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 51
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 46
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 39
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 44
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 41
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 43
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 42
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
step
=======================
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
step
1:	0x0000000000000000
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
step
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" Line 128
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RISCV'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RISCV_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/Controller.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmDecoder
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:40]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/anarion/pacroot/opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'data' [/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RISCV.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImmDecoder
Compiling module xil_defaultlib.InstrDecoder
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegMemory
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/anarion/Projects/AnBoard/AnBoard/AnBoard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_behav -key {Behavioral:sim_1:Functional:RISCV} -tclbatch {RISCV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RISCV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
opcode OP_IMM
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
Stopped at time : 0 fs : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/ALU.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10196.422 ; gain = 2.996 ; free physical = 242 ; free virtual = 11989
add_bp {/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v} 42
run all
unknow opcode 0xxx
Stopped at time : 20 ns : File "/home/anarion/Projects/AnBoard/AnBoard/AnBoard.srcs/sources_1/new/RegisterFile.v" Line 42
run all
=======================
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0xxxxxxxxxxxxxxxxx
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
1:	0x0000000000000000
=======================
