Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Aug 22 21:14:49 2021
| Host         : DESKTOP-7VU3CVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file locktop_async_control_sets_placed.rpt
| Design       : locktop_async
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            2 |
| No           | Yes                   | No                     |              28 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+--------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------+------------------+------------------+----------------+--------------+
|  F1/E[0]        |               | F1/AS[0]         |                1 |              1 |         1.00 |
|  F1/E[0]        |               | F1/AS[1]         |                1 |              1 |         1.00 |
|  F2/E[0]        |               | F2/AS[1]         |                1 |              1 |         1.00 |
|  F2/E[0]        |               | F2/AS[0]         |                1 |              1 |         1.00 |
|  F3/E[0]        |               | F3/AS[0]         |                1 |              1 |         1.00 |
|  F3/E[0]        |               | F3/AS[1]         |                1 |              1 |         1.00 |
|  F4/E[0]        |               | F4/AS[1]         |                1 |              1 |         1.00 |
|  F4/E[0]        |               | F4/AS[0]         |                1 |              1 |         1.00 |
|  F1/E[0]        |               | Clr_IBUF         |                1 |              2 |         2.00 |
|  F2/E[0]        |               | Clr_IBUF         |                1 |              2 |         2.00 |
|  F3/E[0]        |               | Clr_IBUF         |                1 |              2 |         2.00 |
|  F4/E[0]        |               | Clr_IBUF         |                1 |              2 |         2.00 |
|  F1/E[0]        |               | F1/AS[2]         |                1 |              3 |         3.00 |
|  F2/E[0]        |               | F2/AS[2]         |                1 |              3 |         3.00 |
|  F3/E[0]        |               | F3/AS[2]         |                1 |              3 |         3.00 |
|  F4/E[0]        |               | F4/AS[2]         |                1 |              3 |         3.00 |
|  But1_IBUF_BUFG |               | Clr_IBUF         |                1 |              8 |         8.00 |
|  But2_IBUF_BUFG |               | Clr_IBUF         |                1 |              8 |         8.00 |
+-----------------+---------------+------------------+------------------+----------------+--------------+


