<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>BZHI — Zero High Bits Starting with Specified Bit Position</title>
</head>
<body>
<h1 id="bzhi---zero-high-bits-starting-with-specified-bit-position">BZHI — Zero High Bits Starting with Specified Bit Position</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>VEX.NDS1.LZ.0F38.W0 F5 /r BZHI r32a, r/m32, r32b VEX.NDS1.LZ.0F38.W1 F5 /r BZHI r64a, r/m64, r64b</td>
	<td>RMV RMV</td>
	<td>V/V BMI2</td>
	<td>BMI2</td>
	<td>Zero bits in r/m32 starting with the position in r32b, write result to r32a. Zero bits in r/m64 starting with the position in r64b, write result to r64a.</td>
</tr>
</table>
<p class="notes">Notes: 1. ModRM:r/m is used to encode the first source operand (second operand) and VEX.vvvv encodes the second source operand (third operand).</p><h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RMV</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>VEX.vvvv (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>BZHI copies the bits of the first source operand (the second operand) into the destination operand (the first operand) and clears the higher bits in the destination according to the INDEX value specified by the second source operand (the third operand). The INDEX is specified by bits 7:0 of the second source operand. The INDEX value is saturated at the value of OperandSize -1. CF is set, if the number contained in the 8 low bits of the third operand is greater than OperandSize -1. This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause #UD.</p><h2 id="operation">Operation</h2>
<pre>N ← SRC2[7:0]
DEST ← SRC1
IF (N < OperandSize)
  DEST[OperandSize-1:N] ← 0
FI
IF (N > OperandSize - 1)
  CF ← 1
ELSE
  CF ← 0
FI
</pre><h2 id="flags-affected">Flags Affected</h2>
<p>ZF, CF and SF flags are updated based on the result. OF flag is cleared. AF and PF flags are undefined.</p><h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>BZHI:</td>
	<td>unsigned __int32 _bzhi_u32(unsigned __int32 src, unsigned __int32 index);</td>
</tr>
<tr>
	<td>BZHI:</td>
	<td>unsigned __int64 _bzhi_u64(unsigned __int64 src, unsigned __int32 index);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None</p><h2 id="other-exceptions">Other Exceptions</h2>
<p>See Section 2.5.1, “Exception Conditions for VEX-Encoded GPR Instructions”, Table 2-29; additionally</p><table>
<tr>
	<td>#UD</td>
	<td>If VEX.W = 1.</td>
</tr>
</table>
</body>
</html>
