{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cd6116de-e023-4d0a-b4f7-42f5bbe37015",
   "metadata": {},
   "source": [
    "<div class=\"alert alert-block alert-success\">\n",
    "    <h1>\n",
    "        Example notebook - Supply chain\n",
    "    </h1>\n",
    "    <p>\n",
    "        Link to dataset : <a href=\"https://eto.tech/dataset-docs/chipexplorer/\">dataset documentation link</a>\n",
    "    </p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f969675d-0ae2-4aab-b42c-e48e15bfcc23",
   "metadata": {},
   "source": [
    "# Import modules and functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "d349d581-1583-4ff4-97ad-7b073dba786f",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pandas as pd\n",
    "import glob\n",
    "import re\n",
    "import numpy as np\n",
    "\n",
    "from turingdb_examples.utils import create_ID_column\n",
    "from turingdb_examples.graph import create_graph_from_df, build_create_command_from_networkx\n",
    "from turingdb_examples.llm import natural_language_to_cypher"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6b438925-4f51-4401-8aaa-cf7fcccf0e54",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "60c547ce-c532-40f9-8e2c-b964f15f0aa1",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "7c421a62-9979-4bd4-ab1c-377ee9e939ed",
   "metadata": {},
   "source": [
    "# Check data files are available"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "85ca7b5f-2cfb-433a-9f29-2a401240e871",
   "metadata": {},
   "outputs": [],
   "source": [
    "folder_name = \"supply_chain_eto-chip-explorer\"\n",
    "path_data = f\"{os.getcwd()}/data/{folder_name}\"\n",
    "if not os.path.exists(path_data):\n",
    "    raise ValueError(f\"{path_data} does not exists\")\n",
    "\n",
    "list_csv_files = sorted(os.listdir(path_data))\n",
    "if not list_csv_files == ['inputs.csv', 'providers.csv', 'provision.csv', 'sequence.csv', 'stages.csv']:\n",
    "    raise ValueError(\n",
    "        f\"At least one of the {len(list_csv_files)} csv files is not available in {path_data}\"\n",
    "    )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "23cf4127-d3f1-4ba2-994f-885c0e8af671",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "22d5d778-c1f5-44b1-ad33-a3b1152fc2c3",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "907b885c-817b-4eb0-aece-bbf9242435b7",
   "metadata": {},
   "source": [
    "# Import and format data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 273,
   "id": "4baebeb3-02ef-4612-950e-0175110a93ad",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "--- providers\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provider_name</th>\n",
       "      <th>alias</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provider_type</th>\n",
       "      <th>country</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>USA</td>\n",
       "      <td>United States</td>\n",
       "      <td>P1</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>CHN</td>\n",
       "      <td>China</td>\n",
       "      <td>P2</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>KOR</td>\n",
       "      <td>South Korea</td>\n",
       "      <td>P4</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Various countries</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P5</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>JPN</td>\n",
       "      <td>Japan</td>\n",
       "      <td>P7</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>392</th>\n",
       "      <td>Shenzhen Naso Tech Co.</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P407</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>393</th>\n",
       "      <td>Intevac</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P408</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>394</th>\n",
       "      <td>Palomar Technologies</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P409</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>395</th>\n",
       "      <td>PacTech</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P410</td>\n",
       "      <td>organization</td>\n",
       "      <td>JPN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>396</th>\n",
       "      <td>Component Technology</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P411</td>\n",
       "      <td>organization</td>\n",
       "      <td>SGP</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>397 rows × 5 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "              provider_name          alias provider_id provider_type country\n",
       "0                       USA  United States          P1       country     NaN\n",
       "1                       CHN          China          P2       country     NaN\n",
       "2                       KOR    South Korea          P4       country     NaN\n",
       "3         Various countries            NaN          P5       country     NaN\n",
       "4                       JPN          Japan          P7       country     NaN\n",
       "..                      ...            ...         ...           ...     ...\n",
       "392  Shenzhen Naso Tech Co.            NaN        P407  organization     CHN\n",
       "393                 Intevac            NaN        P408  organization     USA\n",
       "394    Palomar Technologies            NaN        P409  organization     USA\n",
       "395                 PacTech            NaN        P410  organization     JPN\n",
       "396    Component Technology            NaN        P411  organization     SGP\n",
       "\n",
       "[397 rows x 5 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "--- inputs\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_id</th>\n",
       "      <th>input_name</th>\n",
       "      <th>type</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_id</th>\n",
       "      <th>description</th>\n",
       "      <th>year</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>N6</td>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Logic chip design is the design of integrated ...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$255.7 billion (2022)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Worldwide semiconductor sales for logic and mi...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>N1</td>\n",
       "      <td>Advanced CPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Central processing units (\"CPUs\") are the domi...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$56.2 billion (microprocessors) (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>N2</td>\n",
       "      <td>Discrete GPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Discrete graphics processing units (\"GPUs\") ha...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$11.9 billion (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>N3</td>\n",
       "      <td>FPGAs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Field-programmable gate arrays (\"FPGAs\"), unli...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$5.7 billion (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>N126</td>\n",
       "      <td>Process-specific fabrication materials</td>\n",
       "      <td>material_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Process-specific fabrication materials are hig...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>N127</td>\n",
       "      <td>Lithography tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are lithography tools designed and...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$275.6 million (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>N128</td>\n",
       "      <td>Deposition tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are deposition tools designed and ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$2.6 billion (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>126 rows × 10 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    input_id                              input_name               type  \\\n",
       "0         N0                             Chip design            process   \n",
       "1         N6                       Logic chip design    design_resource   \n",
       "2         N1                           Advanced CPUs    design_resource   \n",
       "3         N2                           Discrete GPUs    design_resource   \n",
       "4         N3                                   FPGAs    design_resource   \n",
       "..       ...                                     ...                ...   \n",
       "121     N126  Process-specific fabrication materials  material_resource   \n",
       "122     N127           Lithography tools (adv. pkg.)      tool_resource   \n",
       "123     N128            Deposition tools (adv. pkg.)      tool_resource   \n",
       "124     N129        Etch and clean tools (adv. pkg.)      tool_resource   \n",
       "125     N130        Direct write systems (adv. pkg.)      tool_resource   \n",
       "\n",
       "    stage_name stage_id                                        description  \\\n",
       "0       Design       S1  Chip design involves specification, logic desi...   \n",
       "1          NaN      NaN  Logic chip design is the design of integrated ...   \n",
       "2          NaN      NaN  Central processing units (\"CPUs\") are the domi...   \n",
       "3          NaN      NaN  Discrete graphics processing units (\"GPUs\") ha...   \n",
       "4          NaN      NaN  Field-programmable gate arrays (\"FPGAs\"), unli...   \n",
       "..         ...      ...                                                ...   \n",
       "121        NaN      NaN  Process-specific fabrication materials are hig...   \n",
       "122        NaN      NaN  These tools are lithography tools designed and...   \n",
       "123        NaN      NaN  These tools are deposition tools designed and ...   \n",
       "124        NaN      NaN  These tools are etch and clean tools designed ...   \n",
       "125        NaN      NaN  These tools are direct write systems designed ...   \n",
       "\n",
       "       year market_share_chart_global_market_size_info  \\\n",
       "0    2022.0                      $574.1 billion (2022)   \n",
       "1    2022.0                      $255.7 billion (2022)   \n",
       "2    2019.0     $56.2 billion (microprocessors) (2019)   \n",
       "3    2019.0                       $11.9 billion (2019)   \n",
       "4    2019.0                        $5.7 billion (2019)   \n",
       "..      ...                                        ...   \n",
       "121     NaN                                        NaN   \n",
       "122  2024.0                      $275.6 million (2024)   \n",
       "123  2024.0                        $2.6 billion (2024)   \n",
       "124  2024.0                        $1.2 billion (2024)   \n",
       "125  2024.0                       $48.1 million (2024)   \n",
       "\n",
       "     market_share_chart_caption  \\\n",
       "0                           NaN   \n",
       "1                           NaN   \n",
       "2                           NaN   \n",
       "3                           NaN   \n",
       "4                           NaN   \n",
       "..                          ...   \n",
       "121                         NaN   \n",
       "122                         NaN   \n",
       "123                         NaN   \n",
       "124                         NaN   \n",
       "125                         NaN   \n",
       "\n",
       "                             market_share_chart_source  \n",
       "0    Worldwide semiconductor sales. [World Semicond...  \n",
       "1    Worldwide semiconductor sales for logic and mi...  \n",
       "2    [CSET](https://cset.georgetown.edu/publication...  \n",
       "3    [CSET](https://cset.georgetown.edu/publication...  \n",
       "4    [CSET](https://cset.georgetown.edu/publication...  \n",
       "..                                                 ...  \n",
       "121                                                NaN  \n",
       "122  CSET analysis of TechInsights data (2024). Dat...  \n",
       "123  CSET analysis of TechInsights data (2024). Dat...  \n",
       "124  CSET analysis of TechInsights data (2024). Dat...  \n",
       "125  CSET analysis of TechInsights data (2024). Dat...  \n",
       "\n",
       "[126 rows x 10 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "--- stages\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>stage_id</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>description</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>S1</td>\n",
       "      <td>Design</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>$574 billion (2022)</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>[Semiconductor Industry Association (SIA)](htt...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>S2</td>\n",
       "      <td>Fabrication</td>\n",
       "      <td>Fabrication turns designs into chips. Semicond...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Chart shows share of global fabrication capaci...</td>\n",
       "      <td>[Semiconductor Industry Association (SIA)](htt...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>S3</td>\n",
       "      <td>Assembly, testing, and packaging (ATP)</td>\n",
       "      <td>At the end of the fabrication process, the fin...</td>\n",
       "      <td>$95 billion (2022)</td>\n",
       "      <td>Chart shows ATP site capacity by country.</td>\n",
       "      <td>[Semiconductor Industry Association (SIA)](htt...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "  stage_id                              stage_name  \\\n",
       "0       S1                                  Design   \n",
       "1       S2                             Fabrication   \n",
       "2       S3  Assembly, testing, and packaging (ATP)   \n",
       "\n",
       "                                         description  \\\n",
       "0  Semiconductor design involves specification, d...   \n",
       "1  Fabrication turns designs into chips. Semicond...   \n",
       "2  At the end of the fabrication process, the fin...   \n",
       "\n",
       "  market_share_chart_global_market_size_info  \\\n",
       "0                        $574 billion (2022)   \n",
       "1                                        NaN   \n",
       "2                         $95 billion (2022)   \n",
       "\n",
       "                          market_share_chart_caption  \\\n",
       "0  Chart shows market shares for the overall glob...   \n",
       "1  Chart shows share of global fabrication capaci...   \n",
       "2          Chart shows ATP site capacity by country.   \n",
       "\n",
       "                           market_share_chart_source  \n",
       "0  [Semiconductor Industry Association (SIA)](htt...  \n",
       "1  [Semiconductor Industry Association (SIA)](htt...  \n",
       "2  [Semiconductor Industry Association (SIA)](htt...  "
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "--- provision\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provided_name</th>\n",
       "      <th>provided_id</th>\n",
       "      <th>share_provided</th>\n",
       "      <th>year</th>\n",
       "      <th>source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>Wet etching and cleaning tools</td>\n",
       "      <td>N49</td>\n",
       "      <td>11.4</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>3.0</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Dry etching tools (adv. pkg.)</td>\n",
       "      <td>N101</td>\n",
       "      <td>18.1</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>N103</td>\n",
       "      <td>5.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Fabrication tools (for advanced packaging)</td>\n",
       "      <td>N109</td>\n",
       "      <td>2.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1300</th>\n",
       "      <td>Zhonghuan</td>\n",
       "      <td>P231</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1301</th>\n",
       "      <td>Zhongwei</td>\n",
       "      <td>P295</td>\n",
       "      <td>Ceramic packages</td>\n",
       "      <td>N95</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1302</th>\n",
       "      <td>Zhuhai Yueya</td>\n",
       "      <td>P301</td>\n",
       "      <td>Substrates</td>\n",
       "      <td>N96</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1303</th>\n",
       "      <td>ZingSEMI</td>\n",
       "      <td>P237</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1304</th>\n",
       "      <td>eMemory Technology</td>\n",
       "      <td>P204</td>\n",
       "      <td>Core intellectual property</td>\n",
       "      <td>N85</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1305 rows × 7 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "           provider_name provider_id  \\\n",
       "0           ACM Research        P313   \n",
       "1           ACM Research        P313   \n",
       "2                   AMEC        P123   \n",
       "3                   AMEC        P123   \n",
       "4                   AMEC        P123   \n",
       "...                  ...         ...   \n",
       "1300           Zhonghuan        P231   \n",
       "1301            Zhongwei        P295   \n",
       "1302        Zhuhai Yueya        P301   \n",
       "1303            ZingSEMI        P237   \n",
       "1304  eMemory Technology        P204   \n",
       "\n",
       "                                   provided_name provided_id  share_provided  \\\n",
       "0                 Wet etching and cleaning tools         N49            11.4   \n",
       "1                           Etch and clean tools         N55             3.0   \n",
       "2                  Dry etching tools (adv. pkg.)        N101            18.1   \n",
       "3                                 Dry etch tools        N103             5.5   \n",
       "4     Fabrication tools (for advanced packaging)        N109             2.5   \n",
       "...                                          ...         ...             ...   \n",
       "1300                                       Wafer         N26             NaN   \n",
       "1301                            Ceramic packages         N95             NaN   \n",
       "1302                                  Substrates         N96             NaN   \n",
       "1303                                       Wafer         N26             NaN   \n",
       "1304                  Core intellectual property         N85             NaN   \n",
       "\n",
       "      year                                             source  \n",
       "0     2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1     2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "2     2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "3     2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "4     2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "...    ...                                                ...  \n",
       "1300  2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1301  2019                                                NaN  \n",
       "1302  2019                                                NaN  \n",
       "1303  2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1304  2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "\n",
       "[1305 rows x 7 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n",
      "--- sequence\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_name</th>\n",
       "      <th>input_id</th>\n",
       "      <th>goes_into_name</th>\n",
       "      <th>goes_into_id</th>\n",
       "      <th>is_type_of_name</th>\n",
       "      <th>is_type_of_id</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Crystal growing furnaces</td>\n",
       "      <td>N8</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Crystal machining tools</td>\n",
       "      <td>N9</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>EUV lithography tools</td>\n",
       "      <td>N20</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>ArF dry (DUV) lithography tools</td>\n",
       "      <td>N21</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>ArF immersion (DUV) lithography tools</td>\n",
       "      <td>N22</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>Auto ball bonders for IC</td>\n",
       "      <td>N134</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>Auto ball bonders for non-IC</td>\n",
       "      <td>N135</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>Automatic wedge bonders</td>\n",
       "      <td>N136</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>Wafer level stud bonders</td>\n",
       "      <td>N137</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>Other deposition tools (non-IC)</td>\n",
       "      <td>N138</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Deposition tools</td>\n",
       "      <td>N36</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>139 rows × 6 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                                input_name input_id goes_into_name  \\\n",
       "0                 Crystal growing furnaces       N8          Wafer   \n",
       "1                  Crystal machining tools       N9          Wafer   \n",
       "2                    EUV lithography tools      N20            NaN   \n",
       "3          ArF dry (DUV) lithography tools      N21            NaN   \n",
       "4    ArF immersion (DUV) lithography tools      N22            NaN   \n",
       "..                                     ...      ...            ...   \n",
       "134               Auto ball bonders for IC     N134            NaN   \n",
       "135           Auto ball bonders for non-IC     N135            NaN   \n",
       "136                Automatic wedge bonders     N136            NaN   \n",
       "137               Wafer level stud bonders     N137            NaN   \n",
       "138        Other deposition tools (non-IC)     N138            NaN   \n",
       "\n",
       "    goes_into_id     is_type_of_name is_type_of_id  \n",
       "0            N26                 NaN           NaN  \n",
       "1            N26                 NaN           NaN  \n",
       "2            NaN   Lithography tools           N19  \n",
       "3            NaN   Lithography tools           N19  \n",
       "4            NaN   Lithography tools           N19  \n",
       "..           ...                 ...           ...  \n",
       "134          NaN  Wire bonding tools           N74  \n",
       "135          NaN  Wire bonding tools           N74  \n",
       "136          NaN  Wire bonding tools           N74  \n",
       "137          NaN  Wire bonding tools           N74  \n",
       "138          NaN    Deposition tools           N36  \n",
       "\n",
       "[139 rows x 6 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----------------------------------------------------------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "dict_df = {}\n",
    "\n",
    "for path_csv in glob.glob(f\"{path_data}/*.csv\"):\n",
    "    print(100 * '-')\n",
    "    key_name = re.sub('.csv', '', os.path.basename(path_csv))\n",
    "    dict_df[key_name] = pd.read_csv(path_csv)\n",
    "\n",
    "    print(f\"--- {key_name}\")\n",
    "\n",
    "    display(dict_df[key_name])\n",
    "\n",
    "print(100 * '-')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "21cb1b15-beb5-4a7a-ab68-17c817a8b91d",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 312,
   "id": "687c1c0d-b05f-48ce-9adf-80226456b224",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provided_name</th>\n",
       "      <th>provided_id</th>\n",
       "      <th>share_provided</th>\n",
       "      <th>year_share_provided</th>\n",
       "      <th>source_provider_provided</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>Wet etching and cleaning tools</td>\n",
       "      <td>N49</td>\n",
       "      <td>11.4</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>3.0</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Dry etching tools (adv. pkg.)</td>\n",
       "      <td>N101</td>\n",
       "      <td>18.1</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>N103</td>\n",
       "      <td>5.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Fabrication tools (for advanced packaging)</td>\n",
       "      <td>N109</td>\n",
       "      <td>2.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1300</th>\n",
       "      <td>Zhonghuan</td>\n",
       "      <td>P231</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1301</th>\n",
       "      <td>Zhongwei</td>\n",
       "      <td>P295</td>\n",
       "      <td>Ceramic packages</td>\n",
       "      <td>N95</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1302</th>\n",
       "      <td>Zhuhai Yueya</td>\n",
       "      <td>P301</td>\n",
       "      <td>Substrates</td>\n",
       "      <td>N96</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1303</th>\n",
       "      <td>ZingSEMI</td>\n",
       "      <td>P237</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1304</th>\n",
       "      <td>eMemory Technology</td>\n",
       "      <td>P204</td>\n",
       "      <td>Core intellectual property</td>\n",
       "      <td>N85</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1305 rows × 7 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "           provider_name provider_id  \\\n",
       "0           ACM Research        P313   \n",
       "1           ACM Research        P313   \n",
       "2                   AMEC        P123   \n",
       "3                   AMEC        P123   \n",
       "4                   AMEC        P123   \n",
       "...                  ...         ...   \n",
       "1300           Zhonghuan        P231   \n",
       "1301            Zhongwei        P295   \n",
       "1302        Zhuhai Yueya        P301   \n",
       "1303            ZingSEMI        P237   \n",
       "1304  eMemory Technology        P204   \n",
       "\n",
       "                                   provided_name provided_id  share_provided  \\\n",
       "0                 Wet etching and cleaning tools         N49            11.4   \n",
       "1                           Etch and clean tools         N55             3.0   \n",
       "2                  Dry etching tools (adv. pkg.)        N101            18.1   \n",
       "3                                 Dry etch tools        N103             5.5   \n",
       "4     Fabrication tools (for advanced packaging)        N109             2.5   \n",
       "...                                          ...         ...             ...   \n",
       "1300                                       Wafer         N26             NaN   \n",
       "1301                            Ceramic packages         N95             NaN   \n",
       "1302                                  Substrates         N96             NaN   \n",
       "1303                                       Wafer         N26             NaN   \n",
       "1304                  Core intellectual property         N85             NaN   \n",
       "\n",
       "      year_share_provided                           source_provider_provided  \n",
       "0                    2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1                    2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "2                    2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "3                    2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "4                    2024  CSET analysis of TechInsights data (2024). Dat...  \n",
       "...                   ...                                                ...  \n",
       "1300                 2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1301                 2019                                                NaN  \n",
       "1302                 2019                                                NaN  \n",
       "1303                 2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1304                 2019  [CSET](https://cset.georgetown.edu/publication...  \n",
       "\n",
       "[1305 rows x 7 columns]"
      ]
     },
     "execution_count": 312,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_provision = dict_df['provision'].copy()\n",
    "df_provision = df_provision.rename(columns={'year': 'year_share_provided', 'source': 'source_provider_provided'})\n",
    "df_provision"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 313,
   "id": "6cb51e18-2b8f-4164-a1cb-2cd2bab184d5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_alias</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provider_type</th>\n",
       "      <th>provider_country</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>USA</td>\n",
       "      <td>United States</td>\n",
       "      <td>P1</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>CHN</td>\n",
       "      <td>China</td>\n",
       "      <td>P2</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>KOR</td>\n",
       "      <td>South Korea</td>\n",
       "      <td>P4</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Various countries</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P5</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>JPN</td>\n",
       "      <td>Japan</td>\n",
       "      <td>P7</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>392</th>\n",
       "      <td>Shenzhen Naso Tech Co.</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P407</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>393</th>\n",
       "      <td>Intevac</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P408</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>394</th>\n",
       "      <td>Palomar Technologies</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P409</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>395</th>\n",
       "      <td>PacTech</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P410</td>\n",
       "      <td>organization</td>\n",
       "      <td>JPN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>396</th>\n",
       "      <td>Component Technology</td>\n",
       "      <td>NaN</td>\n",
       "      <td>P411</td>\n",
       "      <td>organization</td>\n",
       "      <td>SGP</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>397 rows × 5 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "              provider_name provider_alias provider_id provider_type  \\\n",
       "0                       USA  United States          P1       country   \n",
       "1                       CHN          China          P2       country   \n",
       "2                       KOR    South Korea          P4       country   \n",
       "3         Various countries            NaN          P5       country   \n",
       "4                       JPN          Japan          P7       country   \n",
       "..                      ...            ...         ...           ...   \n",
       "392  Shenzhen Naso Tech Co.            NaN        P407  organization   \n",
       "393                 Intevac            NaN        P408  organization   \n",
       "394    Palomar Technologies            NaN        P409  organization   \n",
       "395                 PacTech            NaN        P410  organization   \n",
       "396    Component Technology            NaN        P411  organization   \n",
       "\n",
       "    provider_country  \n",
       "0                NaN  \n",
       "1                NaN  \n",
       "2                NaN  \n",
       "3                NaN  \n",
       "4                NaN  \n",
       "..               ...  \n",
       "392              CHN  \n",
       "393              USA  \n",
       "394              USA  \n",
       "395              JPN  \n",
       "396              SGP  \n",
       "\n",
       "[397 rows x 5 columns]"
      ]
     },
     "execution_count": 313,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_providers = dict_df['providers'].copy()\n",
    "df_providers = df_providers.rename(columns={'alias': 'provider_alias', 'country': 'provider_country'})\n",
    "df_providers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 323,
   "id": "f7727c90-a0df-47a6-9f1f-1f588daa8c0a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provided_name</th>\n",
       "      <th>provided_id</th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provider_alias</th>\n",
       "      <th>provider_type</th>\n",
       "      <th>provider_country</th>\n",
       "      <th>share_provided</th>\n",
       "      <th>year_share_provided</th>\n",
       "      <th>source_provider_provided</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Wet etching and cleaning tools</td>\n",
       "      <td>N49</td>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>11.4</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>3.0</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Dry etching tools (adv. pkg.)</td>\n",
       "      <td>N101</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>18.1</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>N103</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>5.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Fabrication tools (for advanced packaging)</td>\n",
       "      <td>N109</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>2.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1328</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>Zhonghuan</td>\n",
       "      <td>P231</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1329</th>\n",
       "      <td>Ceramic packages</td>\n",
       "      <td>N95</td>\n",
       "      <td>Zhongwei</td>\n",
       "      <td>P295</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1330</th>\n",
       "      <td>Substrates</td>\n",
       "      <td>N96</td>\n",
       "      <td>Zhuhai Yueya</td>\n",
       "      <td>P301</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1331</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>ZingSEMI</td>\n",
       "      <td>P237</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1332</th>\n",
       "      <td>Core intellectual property</td>\n",
       "      <td>N85</td>\n",
       "      <td>eMemory Technology</td>\n",
       "      <td>P204</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>TWN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1333 rows × 10 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                                   provided_name provided_id  \\\n",
       "0                 Wet etching and cleaning tools         N49   \n",
       "1                           Etch and clean tools         N55   \n",
       "2                  Dry etching tools (adv. pkg.)        N101   \n",
       "3                                 Dry etch tools        N103   \n",
       "4     Fabrication tools (for advanced packaging)        N109   \n",
       "...                                          ...         ...   \n",
       "1328                                       Wafer         N26   \n",
       "1329                            Ceramic packages         N95   \n",
       "1330                                  Substrates         N96   \n",
       "1331                                       Wafer         N26   \n",
       "1332                  Core intellectual property         N85   \n",
       "\n",
       "           provider_name provider_id  \\\n",
       "0           ACM Research        P313   \n",
       "1           ACM Research        P313   \n",
       "2                   AMEC        P123   \n",
       "3                   AMEC        P123   \n",
       "4                   AMEC        P123   \n",
       "...                  ...         ...   \n",
       "1328           Zhonghuan        P231   \n",
       "1329            Zhongwei        P295   \n",
       "1330        Zhuhai Yueya        P301   \n",
       "1331            ZingSEMI        P237   \n",
       "1332  eMemory Technology        P204   \n",
       "\n",
       "                                       provider_alias provider_type  \\\n",
       "0                                                 NaN  organization   \n",
       "1                                                 NaN  organization   \n",
       "2     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "3     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "4     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "...                                               ...           ...   \n",
       "1328                                              NaN  organization   \n",
       "1329                                              NaN  organization   \n",
       "1330                                              NaN  organization   \n",
       "1331                                              NaN  organization   \n",
       "1332                                              NaN  organization   \n",
       "\n",
       "     provider_country  share_provided  year_share_provided  \\\n",
       "0                 USA            11.4                 2024   \n",
       "1                 USA             3.0                 2024   \n",
       "2                 CHN            18.1                 2024   \n",
       "3                 CHN             5.5                 2024   \n",
       "4                 CHN             2.5                 2024   \n",
       "...               ...             ...                  ...   \n",
       "1328              CHN             NaN                 2019   \n",
       "1329              CHN             NaN                 2019   \n",
       "1330              CHN             NaN                 2019   \n",
       "1331              CHN             NaN                 2019   \n",
       "1332              TWN             NaN                 2019   \n",
       "\n",
       "                               source_provider_provided  \n",
       "0     CSET analysis of TechInsights data (2024). Dat...  \n",
       "1     CSET analysis of TechInsights data (2024). Dat...  \n",
       "2     CSET analysis of TechInsights data (2024). Dat...  \n",
       "3     CSET analysis of TechInsights data (2024). Dat...  \n",
       "4     CSET analysis of TechInsights data (2024). Dat...  \n",
       "...                                                 ...  \n",
       "1328  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1329                                                NaN  \n",
       "1330                                                NaN  \n",
       "1331  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1332  [CSET](https://cset.georgetown.edu/publication...  \n",
       "\n",
       "[1333 rows x 10 columns]"
      ]
     },
     "execution_count": 323,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_provision = pd.merge(df_provision, df_providers, on='provider_id', how='left',  suffixes=('', '_y'))\n",
    "df_provision = df_provision.drop(df_provision.filter(regex='_y$').columns, axis=1)\n",
    "df_provision = df_provision[['provided_name', 'provided_id',\n",
    "                   'provider_name', 'provider_id', 'provider_alias', 'provider_type', 'provider_country',\n",
    "                   'share_provided', 'year_share_provided', 'source_provider_provided']]\n",
    "df_provision"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d8bf6927-293a-4dcb-be5d-b0d2c1b8edd2",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0d480f20-4b58-4642-ad74-8275cebaf143",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 318,
   "id": "6f251731-5d0e-42d9-9d65-b982a421f71e",
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "\n",
    "# Function to properly escape strings for Cypher\n",
    "def escape_for_cypher(value):\n",
    "    if not isinstance(value, str):\n",
    "        return value\n",
    "    \n",
    "    # Replace problematic characters\n",
    "    value = value.replace('\\\\', '\\\\\\\\')  # Escape backslashes first\n",
    "    value = value.replace('\"', '\\\\\"')    # Escape quotes\n",
    "    value = value.replace('\\n', '\\\\n')   # Escape newlines\n",
    "    value = value.replace('\\r', '\\\\r')   # Escape carriage returns\n",
    "    value = value.replace('\\t', '\\\\t')   # Escape tabs\n",
    "    \n",
    "    return value"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 319,
   "id": "402168d9-c7d6-4185-a34b-7ab30f7f9ddd",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_id</th>\n",
       "      <th>input_name</th>\n",
       "      <th>type</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_id</th>\n",
       "      <th>description</th>\n",
       "      <th>year</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>N6</td>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Logic chip design is the design of integrated ...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$255.7 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales for logic and mi...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>N1</td>\n",
       "      <td>Advanced CPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Central processing units (\\\"CPUs\\\") are the do...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$56.2 billion (microprocessors) (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>N2</td>\n",
       "      <td>Discrete GPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Discrete graphics processing units (\\\"GPUs\\\") ...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$11.9 billion (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>N3</td>\n",
       "      <td>FPGAs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Field-programmable gate arrays (\\\"FPGAs\\\"), un...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$5.7 billion (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>N126</td>\n",
       "      <td>Process-specific fabrication materials</td>\n",
       "      <td>material_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Process-specific fabrication materials are hig...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>N127</td>\n",
       "      <td>Lithography tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are lithography tools designed and...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$275.6 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>N128</td>\n",
       "      <td>Deposition tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are deposition tools designed and ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$2.6 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>126 rows × 9 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    input_id                              input_name               type  \\\n",
       "0         N0                             Chip design            process   \n",
       "1         N6                       Logic chip design    design_resource   \n",
       "2         N1                           Advanced CPUs    design_resource   \n",
       "3         N2                           Discrete GPUs    design_resource   \n",
       "4         N3                                   FPGAs    design_resource   \n",
       "..       ...                                     ...                ...   \n",
       "121     N126  Process-specific fabrication materials  material_resource   \n",
       "122     N127           Lithography tools (adv. pkg.)      tool_resource   \n",
       "123     N128            Deposition tools (adv. pkg.)      tool_resource   \n",
       "124     N129        Etch and clean tools (adv. pkg.)      tool_resource   \n",
       "125     N130        Direct write systems (adv. pkg.)      tool_resource   \n",
       "\n",
       "    stage_name stage_id                                        description  \\\n",
       "0       Design       S1  Chip design involves specification, logic desi...   \n",
       "1          NaN      NaN  Logic chip design is the design of integrated ...   \n",
       "2          NaN      NaN  Central processing units (\\\"CPUs\\\") are the do...   \n",
       "3          NaN      NaN  Discrete graphics processing units (\\\"GPUs\\\") ...   \n",
       "4          NaN      NaN  Field-programmable gate arrays (\\\"FPGAs\\\"), un...   \n",
       "..         ...      ...                                                ...   \n",
       "121        NaN      NaN  Process-specific fabrication materials are hig...   \n",
       "122        NaN      NaN  These tools are lithography tools designed and...   \n",
       "123        NaN      NaN  These tools are deposition tools designed and ...   \n",
       "124        NaN      NaN  These tools are etch and clean tools designed ...   \n",
       "125        NaN      NaN  These tools are direct write systems designed ...   \n",
       "\n",
       "       year market_share_chart_global_market_size_info  \\\n",
       "0    2022.0                      $574.1 billion (2022)   \n",
       "1    2022.0                      $255.7 billion (2022)   \n",
       "2    2019.0     $56.2 billion (microprocessors) (2019)   \n",
       "3    2019.0                       $11.9 billion (2019)   \n",
       "4    2019.0                        $5.7 billion (2019)   \n",
       "..      ...                                        ...   \n",
       "121     NaN                                        NaN   \n",
       "122  2024.0                      $275.6 million (2024)   \n",
       "123  2024.0                        $2.6 billion (2024)   \n",
       "124  2024.0                        $1.2 billion (2024)   \n",
       "125  2024.0                       $48.1 million (2024)   \n",
       "\n",
       "                             market_share_chart_source  \n",
       "0    Worldwide semiconductor sales. [World Semicond...  \n",
       "1    Worldwide semiconductor sales for logic and mi...  \n",
       "2    [CSET](https://cset.georgetown.edu/publication...  \n",
       "3    [CSET](https://cset.georgetown.edu/publication...  \n",
       "4    [CSET](https://cset.georgetown.edu/publication...  \n",
       "..                                                 ...  \n",
       "121                                                NaN  \n",
       "122  CSET analysis of TechInsights data (2024). Dat...  \n",
       "123  CSET analysis of TechInsights data (2024). Dat...  \n",
       "124  CSET analysis of TechInsights data (2024). Dat...  \n",
       "125  CSET analysis of TechInsights data (2024). Dat...  \n",
       "\n",
       "[126 rows x 9 columns]"
      ]
     },
     "execution_count": 319,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs = dict_df['inputs'].copy()\n",
    "df_inputs = df_inputs.dropna(axis=1, how='all')\n",
    "\n",
    "# Clean dataframe before creating the graph\n",
    "for col in df_inputs.select_dtypes(include=['object']).columns:\n",
    "    df_inputs[col] = df_inputs[col].apply(escape_for_cypher)\n",
    "\n",
    "df_inputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 320,
   "id": "00253731-e23f-45b8-a0ec-bb54a898ecab",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>stage_id</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_description</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>S1</td>\n",
       "      <td>Design</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>S2</td>\n",
       "      <td>Fabrication</td>\n",
       "      <td>Fabrication turns designs into chips. Semicond...</td>\n",
       "      <td>Chart shows share of global fabrication capaci...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>S3</td>\n",
       "      <td>Assembly, testing, and packaging (ATP)</td>\n",
       "      <td>At the end of the fabrication process, the fin...</td>\n",
       "      <td>Chart shows ATP site capacity by country.</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "  stage_id                              stage_name  \\\n",
       "0       S1                                  Design   \n",
       "1       S2                             Fabrication   \n",
       "2       S3  Assembly, testing, and packaging (ATP)   \n",
       "\n",
       "                                   stage_description  \\\n",
       "0  Semiconductor design involves specification, d...   \n",
       "1  Fabrication turns designs into chips. Semicond...   \n",
       "2  At the end of the fabrication process, the fin...   \n",
       "\n",
       "                          market_share_chart_caption  \n",
       "0  Chart shows market shares for the overall glob...  \n",
       "1  Chart shows share of global fabrication capaci...  \n",
       "2          Chart shows ATP site capacity by country.  "
      ]
     },
     "execution_count": 320,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_stages = dict_df['stages'].copy()\n",
    "df_stages = df_stages.rename(columns={'description': 'stage_description'})\n",
    "df_stages = df_stages.drop(['market_share_chart_global_market_size_info', 'market_share_chart_source'], axis=1)\n",
    "df_stages"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "66c7a294-86fc-42f4-889d-35a4338ad6d3",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 321,
   "id": "ed864bfc-97b7-40f5-be36-e1c601a96659",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_id</th>\n",
       "      <th>input_name</th>\n",
       "      <th>type</th>\n",
       "      <th>description</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_id</th>\n",
       "      <th>stage_description</th>\n",
       "      <th>year</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>N6</td>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>Logic chip design is the design of integrated ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$255.7 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales for logic and mi...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>N1</td>\n",
       "      <td>Advanced CPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>Central processing units (\\\"CPUs\\\") are the do...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$56.2 billion (microprocessors) (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>N2</td>\n",
       "      <td>Discrete GPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>Discrete graphics processing units (\\\"GPUs\\\") ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$11.9 billion (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>N3</td>\n",
       "      <td>FPGAs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>Field-programmable gate arrays (\\\"FPGAs\\\"), un...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$5.7 billion (2019)</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>N126</td>\n",
       "      <td>Process-specific fabrication materials</td>\n",
       "      <td>material_resource</td>\n",
       "      <td>Process-specific fabrication materials are hig...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>N127</td>\n",
       "      <td>Lithography tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are lithography tools designed and...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$275.6 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>N128</td>\n",
       "      <td>Deposition tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are deposition tools designed and ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$2.6 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>126 rows × 11 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    input_id                              input_name               type  \\\n",
       "0         N0                             Chip design            process   \n",
       "1         N6                       Logic chip design    design_resource   \n",
       "2         N1                           Advanced CPUs    design_resource   \n",
       "3         N2                           Discrete GPUs    design_resource   \n",
       "4         N3                                   FPGAs    design_resource   \n",
       "..       ...                                     ...                ...   \n",
       "121     N126  Process-specific fabrication materials  material_resource   \n",
       "122     N127           Lithography tools (adv. pkg.)      tool_resource   \n",
       "123     N128            Deposition tools (adv. pkg.)      tool_resource   \n",
       "124     N129        Etch and clean tools (adv. pkg.)      tool_resource   \n",
       "125     N130        Direct write systems (adv. pkg.)      tool_resource   \n",
       "\n",
       "                                           description stage_name stage_id  \\\n",
       "0    Chip design involves specification, logic desi...     Design       S1   \n",
       "1    Logic chip design is the design of integrated ...        NaN      NaN   \n",
       "2    Central processing units (\\\"CPUs\\\") are the do...        NaN      NaN   \n",
       "3    Discrete graphics processing units (\\\"GPUs\\\") ...        NaN      NaN   \n",
       "4    Field-programmable gate arrays (\\\"FPGAs\\\"), un...        NaN      NaN   \n",
       "..                                                 ...        ...      ...   \n",
       "121  Process-specific fabrication materials are hig...        NaN      NaN   \n",
       "122  These tools are lithography tools designed and...        NaN      NaN   \n",
       "123  These tools are deposition tools designed and ...        NaN      NaN   \n",
       "124  These tools are etch and clean tools designed ...        NaN      NaN   \n",
       "125  These tools are direct write systems designed ...        NaN      NaN   \n",
       "\n",
       "                                     stage_description    year  \\\n",
       "0    Semiconductor design involves specification, d...  2022.0   \n",
       "1                                                  NaN  2022.0   \n",
       "2                                                  NaN  2019.0   \n",
       "3                                                  NaN  2019.0   \n",
       "4                                                  NaN  2019.0   \n",
       "..                                                 ...     ...   \n",
       "121                                                NaN     NaN   \n",
       "122                                                NaN  2024.0   \n",
       "123                                                NaN  2024.0   \n",
       "124                                                NaN  2024.0   \n",
       "125                                                NaN  2024.0   \n",
       "\n",
       "                            market_share_chart_caption  \\\n",
       "0    Chart shows market shares for the overall glob...   \n",
       "1                                                  NaN   \n",
       "2                                                  NaN   \n",
       "3                                                  NaN   \n",
       "4                                                  NaN   \n",
       "..                                                 ...   \n",
       "121                                                NaN   \n",
       "122                                                NaN   \n",
       "123                                                NaN   \n",
       "124                                                NaN   \n",
       "125                                                NaN   \n",
       "\n",
       "    market_share_chart_global_market_size_info  \\\n",
       "0                        $574.1 billion (2022)   \n",
       "1                        $255.7 billion (2022)   \n",
       "2       $56.2 billion (microprocessors) (2019)   \n",
       "3                         $11.9 billion (2019)   \n",
       "4                          $5.7 billion (2019)   \n",
       "..                                         ...   \n",
       "121                                        NaN   \n",
       "122                      $275.6 million (2024)   \n",
       "123                        $2.6 billion (2024)   \n",
       "124                        $1.2 billion (2024)   \n",
       "125                       $48.1 million (2024)   \n",
       "\n",
       "                             market_share_chart_source  \n",
       "0    Worldwide semiconductor sales. [World Semicond...  \n",
       "1    Worldwide semiconductor sales for logic and mi...  \n",
       "2    [CSET](https://cset.georgetown.edu/publication...  \n",
       "3    [CSET](https://cset.georgetown.edu/publication...  \n",
       "4    [CSET](https://cset.georgetown.edu/publication...  \n",
       "..                                                 ...  \n",
       "121                                                NaN  \n",
       "122  CSET analysis of TechInsights data (2024). Dat...  \n",
       "123  CSET analysis of TechInsights data (2024). Dat...  \n",
       "124  CSET analysis of TechInsights data (2024). Dat...  \n",
       "125  CSET analysis of TechInsights data (2024). Dat...  \n",
       "\n",
       "[126 rows x 11 columns]"
      ]
     },
     "execution_count": 321,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs = pd.merge(df_inputs, df_stages, on='stage_id', how='left', suffixes=('', '_y'))\n",
    "df_inputs = df_inputs.drop(df_inputs.filter(regex='_y$').columns, axis=1)\n",
    "\n",
    "df_inputs = df_inputs[['input_id', 'input_name', 'type', 'description',\n",
    "                       'stage_name', 'stage_id', 'stage_description',\n",
    "                       'year',\n",
    "                       'market_share_chart_caption', 'market_share_chart_global_market_size_info',\n",
    "                       'market_share_chart_source'\n",
    "                      ]]\n",
    "\n",
    "df_inputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 325,
   "id": "7e7bc846-64e7-4430-a24e-cc507abe8b7b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>provided_name</th>\n",
       "      <th>provided_id</th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provider_alias</th>\n",
       "      <th>provider_type</th>\n",
       "      <th>provider_country</th>\n",
       "      <th>share_provided</th>\n",
       "      <th>year_share_provided</th>\n",
       "      <th>source_provider_provided</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Wet etching and cleaning tools</td>\n",
       "      <td>N49</td>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>11.4</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>ACM Research</td>\n",
       "      <td>P313</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>3.0</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Dry etching tools (adv. pkg.)</td>\n",
       "      <td>N101</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>18.1</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>N103</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>5.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Fabrication tools (for advanced packaging)</td>\n",
       "      <td>N109</td>\n",
       "      <td>AMEC</td>\n",
       "      <td>P123</td>\n",
       "      <td>Advanced Micro-Fabrication Equipment Inc. China</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>2.5</td>\n",
       "      <td>2024</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1328</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>Zhonghuan</td>\n",
       "      <td>P231</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1329</th>\n",
       "      <td>Ceramic packages</td>\n",
       "      <td>N95</td>\n",
       "      <td>Zhongwei</td>\n",
       "      <td>P295</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1330</th>\n",
       "      <td>Substrates</td>\n",
       "      <td>N96</td>\n",
       "      <td>Zhuhai Yueya</td>\n",
       "      <td>P301</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1331</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>ZingSEMI</td>\n",
       "      <td>P237</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>CHN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1332</th>\n",
       "      <td>Core intellectual property</td>\n",
       "      <td>N85</td>\n",
       "      <td>eMemory Technology</td>\n",
       "      <td>P204</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>TWN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2019</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1333 rows × 10 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                                   provided_name provided_id  \\\n",
       "0                 Wet etching and cleaning tools         N49   \n",
       "1                           Etch and clean tools         N55   \n",
       "2                  Dry etching tools (adv. pkg.)        N101   \n",
       "3                                 Dry etch tools        N103   \n",
       "4     Fabrication tools (for advanced packaging)        N109   \n",
       "...                                          ...         ...   \n",
       "1328                                       Wafer         N26   \n",
       "1329                            Ceramic packages         N95   \n",
       "1330                                  Substrates         N96   \n",
       "1331                                       Wafer         N26   \n",
       "1332                  Core intellectual property         N85   \n",
       "\n",
       "           provider_name provider_id  \\\n",
       "0           ACM Research        P313   \n",
       "1           ACM Research        P313   \n",
       "2                   AMEC        P123   \n",
       "3                   AMEC        P123   \n",
       "4                   AMEC        P123   \n",
       "...                  ...         ...   \n",
       "1328           Zhonghuan        P231   \n",
       "1329            Zhongwei        P295   \n",
       "1330        Zhuhai Yueya        P301   \n",
       "1331            ZingSEMI        P237   \n",
       "1332  eMemory Technology        P204   \n",
       "\n",
       "                                       provider_alias provider_type  \\\n",
       "0                                                 NaN  organization   \n",
       "1                                                 NaN  organization   \n",
       "2     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "3     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "4     Advanced Micro-Fabrication Equipment Inc. China  organization   \n",
       "...                                               ...           ...   \n",
       "1328                                              NaN  organization   \n",
       "1329                                              NaN  organization   \n",
       "1330                                              NaN  organization   \n",
       "1331                                              NaN  organization   \n",
       "1332                                              NaN  organization   \n",
       "\n",
       "     provider_country  share_provided  year_share_provided  \\\n",
       "0                 USA            11.4                 2024   \n",
       "1                 USA             3.0                 2024   \n",
       "2                 CHN            18.1                 2024   \n",
       "3                 CHN             5.5                 2024   \n",
       "4                 CHN             2.5                 2024   \n",
       "...               ...             ...                  ...   \n",
       "1328              CHN             NaN                 2019   \n",
       "1329              CHN             NaN                 2019   \n",
       "1330              CHN             NaN                 2019   \n",
       "1331              CHN             NaN                 2019   \n",
       "1332              TWN             NaN                 2019   \n",
       "\n",
       "                               source_provider_provided  \n",
       "0     CSET analysis of TechInsights data (2024). Dat...  \n",
       "1     CSET analysis of TechInsights data (2024). Dat...  \n",
       "2     CSET analysis of TechInsights data (2024). Dat...  \n",
       "3     CSET analysis of TechInsights data (2024). Dat...  \n",
       "4     CSET analysis of TechInsights data (2024). Dat...  \n",
       "...                                                 ...  \n",
       "1328  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1329                                                NaN  \n",
       "1330                                                NaN  \n",
       "1331  [CSET](https://cset.georgetown.edu/publication...  \n",
       "1332  [CSET](https://cset.georgetown.edu/publication...  \n",
       "\n",
       "[1333 rows x 10 columns]"
      ]
     },
     "execution_count": 325,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_provision"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "64293049-9054-490b-959c-8ecdee395c34",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 329,
   "id": "d2b2f0dd-8eea-48c4-8e2c-e21de0e7095f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Index(['input_id', 'input_name', 'type', 'description', 'stage_name',\n",
       "       'stage_id', 'stage_description', 'year', 'market_share_chart_caption',\n",
       "       'market_share_chart_global_market_size_info',\n",
       "       'market_share_chart_source', 'provided_name', 'provided_id',\n",
       "       'provider_name', 'provider_id', 'provider_alias', 'provider_type',\n",
       "       'provider_country', 'share_provided', 'year_share_provided',\n",
       "       'source_provider_provided'],\n",
       "      dtype='object')"
      ]
     },
     "execution_count": 329,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs_provision.columns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 337,
   "id": "f5743a58-63db-43f0-af1b-57842420c6c6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_id</th>\n",
       "      <th>input_name</th>\n",
       "      <th>type</th>\n",
       "      <th>description</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_id</th>\n",
       "      <th>stage_description</th>\n",
       "      <th>year</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "      <th>provider_name</th>\n",
       "      <th>provider_id</th>\n",
       "      <th>provider_alias</th>\n",
       "      <th>provider_type</th>\n",
       "      <th>provider_country</th>\n",
       "      <th>share_provided</th>\n",
       "      <th>year_share_provided</th>\n",
       "      <th>source_provider_provided</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "      <td>CHN</td>\n",
       "      <td>P2</td>\n",
       "      <td>China</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>5.0</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "      <td>EUR</td>\n",
       "      <td>P312</td>\n",
       "      <td>Europe</td>\n",
       "      <td>country</td>\n",
       "      <td>EUR</td>\n",
       "      <td>9.0</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "      <td>JPN</td>\n",
       "      <td>P7</td>\n",
       "      <td>Japan</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>4.0</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "      <td>KOR</td>\n",
       "      <td>P4</td>\n",
       "      <td>South Korea</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>3.0</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Semiconductor design involves specification, d...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Chart shows market shares for the overall glob...</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "      <td>TWN</td>\n",
       "      <td>P8</td>\n",
       "      <td>Taiwan</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>11.0</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1315</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "      <td>USA</td>\n",
       "      <td>P1</td>\n",
       "      <td>United States</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>56.4</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1316</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "      <td>Various companies</td>\n",
       "      <td>P370</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>Various countries</td>\n",
       "      <td>0.8</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1317</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "      <td>Veeco</td>\n",
       "      <td>P121</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>3.9</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1318</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "      <td>Applied Materials</td>\n",
       "      <td>P81</td>\n",
       "      <td>NaN</td>\n",
       "      <td>organization</td>\n",
       "      <td>USA</td>\n",
       "      <td>100.0</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1319</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>NaN</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "      <td>USA</td>\n",
       "      <td>P1</td>\n",
       "      <td>United States</td>\n",
       "      <td>country</td>\n",
       "      <td>NaN</td>\n",
       "      <td>100.0</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>1320 rows × 19 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     input_id                        input_name           type  \\\n",
       "0          N0                       Chip design        process   \n",
       "1          N0                       Chip design        process   \n",
       "2          N0                       Chip design        process   \n",
       "3          N0                       Chip design        process   \n",
       "4          N0                       Chip design        process   \n",
       "...       ...                               ...            ...   \n",
       "1315     N129  Etch and clean tools (adv. pkg.)  tool_resource   \n",
       "1316     N129  Etch and clean tools (adv. pkg.)  tool_resource   \n",
       "1317     N129  Etch and clean tools (adv. pkg.)  tool_resource   \n",
       "1318     N130  Direct write systems (adv. pkg.)  tool_resource   \n",
       "1319     N130  Direct write systems (adv. pkg.)  tool_resource   \n",
       "\n",
       "                                            description stage_name stage_id  \\\n",
       "0     Chip design involves specification, logic desi...     Design       S1   \n",
       "1     Chip design involves specification, logic desi...     Design       S1   \n",
       "2     Chip design involves specification, logic desi...     Design       S1   \n",
       "3     Chip design involves specification, logic desi...     Design       S1   \n",
       "4     Chip design involves specification, logic desi...     Design       S1   \n",
       "...                                                 ...        ...      ...   \n",
       "1315  These tools are etch and clean tools designed ...        NaN      NaN   \n",
       "1316  These tools are etch and clean tools designed ...        NaN      NaN   \n",
       "1317  These tools are etch and clean tools designed ...        NaN      NaN   \n",
       "1318  These tools are direct write systems designed ...        NaN      NaN   \n",
       "1319  These tools are direct write systems designed ...        NaN      NaN   \n",
       "\n",
       "                                      stage_description    year  \\\n",
       "0     Semiconductor design involves specification, d...  2022.0   \n",
       "1     Semiconductor design involves specification, d...  2022.0   \n",
       "2     Semiconductor design involves specification, d...  2022.0   \n",
       "3     Semiconductor design involves specification, d...  2022.0   \n",
       "4     Semiconductor design involves specification, d...  2022.0   \n",
       "...                                                 ...     ...   \n",
       "1315                                                NaN  2024.0   \n",
       "1316                                                NaN  2024.0   \n",
       "1317                                                NaN  2024.0   \n",
       "1318                                                NaN  2024.0   \n",
       "1319                                                NaN  2024.0   \n",
       "\n",
       "                             market_share_chart_caption  \\\n",
       "0     Chart shows market shares for the overall glob...   \n",
       "1     Chart shows market shares for the overall glob...   \n",
       "2     Chart shows market shares for the overall glob...   \n",
       "3     Chart shows market shares for the overall glob...   \n",
       "4     Chart shows market shares for the overall glob...   \n",
       "...                                                 ...   \n",
       "1315                                                NaN   \n",
       "1316                                                NaN   \n",
       "1317                                                NaN   \n",
       "1318                                                NaN   \n",
       "1319                                                NaN   \n",
       "\n",
       "     market_share_chart_global_market_size_info  \\\n",
       "0                         $574.1 billion (2022)   \n",
       "1                         $574.1 billion (2022)   \n",
       "2                         $574.1 billion (2022)   \n",
       "3                         $574.1 billion (2022)   \n",
       "4                         $574.1 billion (2022)   \n",
       "...                                         ...   \n",
       "1315                        $1.2 billion (2024)   \n",
       "1316                        $1.2 billion (2024)   \n",
       "1317                        $1.2 billion (2024)   \n",
       "1318                       $48.1 million (2024)   \n",
       "1319                       $48.1 million (2024)   \n",
       "\n",
       "                              market_share_chart_source      provider_name  \\\n",
       "0     Worldwide semiconductor sales. [World Semicond...                CHN   \n",
       "1     Worldwide semiconductor sales. [World Semicond...                EUR   \n",
       "2     Worldwide semiconductor sales. [World Semicond...                JPN   \n",
       "3     Worldwide semiconductor sales. [World Semicond...                KOR   \n",
       "4     Worldwide semiconductor sales. [World Semicond...                TWN   \n",
       "...                                                 ...                ...   \n",
       "1315  CSET analysis of TechInsights data (2024). Dat...                USA   \n",
       "1316  CSET analysis of TechInsights data (2024). Dat...  Various companies   \n",
       "1317  CSET analysis of TechInsights data (2024). Dat...              Veeco   \n",
       "1318  CSET analysis of TechInsights data (2024). Dat...  Applied Materials   \n",
       "1319  CSET analysis of TechInsights data (2024). Dat...                USA   \n",
       "\n",
       "     provider_id provider_alias provider_type   provider_country  \\\n",
       "0             P2          China       country                NaN   \n",
       "1           P312         Europe       country                EUR   \n",
       "2             P7          Japan       country                NaN   \n",
       "3             P4    South Korea       country                NaN   \n",
       "4             P8         Taiwan       country                NaN   \n",
       "...          ...            ...           ...                ...   \n",
       "1315          P1  United States       country                NaN   \n",
       "1316        P370            NaN  organization  Various countries   \n",
       "1317        P121            NaN  organization                USA   \n",
       "1318         P81            NaN  organization                USA   \n",
       "1319          P1  United States       country                NaN   \n",
       "\n",
       "      share_provided  year_share_provided  \\\n",
       "0                5.0               2022.0   \n",
       "1                9.0               2022.0   \n",
       "2                4.0               2022.0   \n",
       "3                3.0               2022.0   \n",
       "4               11.0               2022.0   \n",
       "...              ...                  ...   \n",
       "1315            56.4               2024.0   \n",
       "1316             0.8               2024.0   \n",
       "1317             3.9               2024.0   \n",
       "1318           100.0               2024.0   \n",
       "1319           100.0               2024.0   \n",
       "\n",
       "                               source_provider_provided  \n",
       "0     Worldwide semiconductor sales. [World Semicond...  \n",
       "1     Worldwide semiconductor sales. [World Semicond...  \n",
       "2     Worldwide semiconductor sales. [World Semicond...  \n",
       "3     Worldwide semiconductor sales. [World Semicond...  \n",
       "4     Worldwide semiconductor sales. [World Semicond...  \n",
       "...                                                 ...  \n",
       "1315  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1316  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1317  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1318  CSET analysis of TechInsights data (2024). Dat...  \n",
       "1319  CSET analysis of TechInsights data (2024). Dat...  \n",
       "\n",
       "[1320 rows x 19 columns]"
      ]
     },
     "execution_count": 337,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs = pd.merge(df_inputs, df_provision, left_on='input_id', right_on='provided_id', how='left', suffixes=('', '_y'))\n",
    "df_inputs = df_inputs.drop(['provided_name', 'provided_id'], axis=1)\n",
    "df_inputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a256a092-5979-4632-9430-11d326fddddb",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "205b7591-efab-4919-a827-0110a62aa81d",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 338,
   "id": "26bd3c08-baba-4097-a2ea-474cefd6d7f6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_name</th>\n",
       "      <th>input_id</th>\n",
       "      <th>output_name</th>\n",
       "      <th>output_id</th>\n",
       "      <th>type_link</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Crystal growing furnaces</td>\n",
       "      <td>N8</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Crystal machining tools</td>\n",
       "      <td>N9</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>EUV lithography tools</td>\n",
       "      <td>N20</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>ArF dry (DUV) lithography tools</td>\n",
       "      <td>N21</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>ArF immersion (DUV) lithography tools</td>\n",
       "      <td>N22</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>Auto ball bonders for IC</td>\n",
       "      <td>N134</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>Auto ball bonders for non-IC</td>\n",
       "      <td>N135</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>Automatic wedge bonders</td>\n",
       "      <td>N136</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>Wafer level stud bonders</td>\n",
       "      <td>N137</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>Other deposition tools (non-IC)</td>\n",
       "      <td>N138</td>\n",
       "      <td>Deposition tools</td>\n",
       "      <td>N36</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>139 rows × 5 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                                input_name input_id         output_name  \\\n",
       "0                 Crystal growing furnaces       N8               Wafer   \n",
       "1                  Crystal machining tools       N9               Wafer   \n",
       "2                    EUV lithography tools      N20   Lithography tools   \n",
       "3          ArF dry (DUV) lithography tools      N21   Lithography tools   \n",
       "4    ArF immersion (DUV) lithography tools      N22   Lithography tools   \n",
       "..                                     ...      ...                 ...   \n",
       "134               Auto ball bonders for IC     N134  Wire bonding tools   \n",
       "135           Auto ball bonders for non-IC     N135  Wire bonding tools   \n",
       "136                Automatic wedge bonders     N136  Wire bonding tools   \n",
       "137               Wafer level stud bonders     N137  Wire bonding tools   \n",
       "138        Other deposition tools (non-IC)     N138    Deposition tools   \n",
       "\n",
       "    output_id   type_link  \n",
       "0         N26   goes_into  \n",
       "1         N26   goes_into  \n",
       "2         N19  is_type_of  \n",
       "3         N19  is_type_of  \n",
       "4         N19  is_type_of  \n",
       "..        ...         ...  \n",
       "134       N74  is_type_of  \n",
       "135       N74  is_type_of  \n",
       "136       N74  is_type_of  \n",
       "137       N74  is_type_of  \n",
       "138       N36  is_type_of  \n",
       "\n",
       "[139 rows x 5 columns]"
      ]
     },
     "execution_count": 338,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_sequence = dict_df['sequence'].copy()\n",
    "df_sequence['output_name'] = df_sequence['goes_into_name'].combine_first(df_sequence['is_type_of_name'])\n",
    "df_sequence['output_id'] = df_sequence['goes_into_id'].combine_first(df_sequence['is_type_of_id'])\n",
    "df_sequence['type_link'] = np.where(df_sequence['goes_into_id'].notna(), 'goes_into_id', 'is_type_of_id')\n",
    "df_sequence['type_link'] = df_sequence['type_link'].str.replace('_id', '')\n",
    "df_sequence = df_sequence.drop(['goes_into_name', 'goes_into_id', 'is_type_of_name', 'is_type_of_id'], axis=1)\n",
    "df_sequence"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6f3c953c-02ec-462e-902a-e338e64e3b69",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1eed0b55-de0e-4ff1-8bb3-636a4dc831fa",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "db559f7f-cbad-4d14-9162-a0a527dc4b64",
   "metadata": {},
   "source": [
    "# Create graph from dataframe"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 339,
   "id": "c00a9833-a990-4451-9235-6dfe5eadda84",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_name</th>\n",
       "      <th>input_id</th>\n",
       "      <th>output_name</th>\n",
       "      <th>output_id</th>\n",
       "      <th>type_link</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Crystal growing furnaces</td>\n",
       "      <td>N8</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Crystal machining tools</td>\n",
       "      <td>N9</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>EUV lithography tools</td>\n",
       "      <td>N20</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>ArF dry (DUV) lithography tools</td>\n",
       "      <td>N21</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>ArF immersion (DUV) lithography tools</td>\n",
       "      <td>N22</td>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>Auto ball bonders for IC</td>\n",
       "      <td>N134</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>Auto ball bonders for non-IC</td>\n",
       "      <td>N135</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>Automatic wedge bonders</td>\n",
       "      <td>N136</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>Wafer level stud bonders</td>\n",
       "      <td>N137</td>\n",
       "      <td>Wire bonding tools</td>\n",
       "      <td>N74</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>Other deposition tools (non-IC)</td>\n",
       "      <td>N138</td>\n",
       "      <td>Deposition tools</td>\n",
       "      <td>N36</td>\n",
       "      <td>is_type_of</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>139 rows × 5 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                                input_name input_id         output_name  \\\n",
       "0                 Crystal growing furnaces       N8               Wafer   \n",
       "1                  Crystal machining tools       N9               Wafer   \n",
       "2                    EUV lithography tools      N20   Lithography tools   \n",
       "3          ArF dry (DUV) lithography tools      N21   Lithography tools   \n",
       "4    ArF immersion (DUV) lithography tools      N22   Lithography tools   \n",
       "..                                     ...      ...                 ...   \n",
       "134               Auto ball bonders for IC     N134  Wire bonding tools   \n",
       "135           Auto ball bonders for non-IC     N135  Wire bonding tools   \n",
       "136                Automatic wedge bonders     N136  Wire bonding tools   \n",
       "137               Wafer level stud bonders     N137  Wire bonding tools   \n",
       "138        Other deposition tools (non-IC)     N138    Deposition tools   \n",
       "\n",
       "    output_id   type_link  \n",
       "0         N26   goes_into  \n",
       "1         N26   goes_into  \n",
       "2         N19  is_type_of  \n",
       "3         N19  is_type_of  \n",
       "4         N19  is_type_of  \n",
       "..        ...         ...  \n",
       "134       N74  is_type_of  \n",
       "135       N74  is_type_of  \n",
       "136       N74  is_type_of  \n",
       "137       N74  is_type_of  \n",
       "138       N36  is_type_of  \n",
       "\n",
       "[139 rows x 5 columns]"
      ]
     },
     "execution_count": 339,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_sequence"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 340,
   "id": "f4a3e9c9-fdba-42e8-a3fb-8d2346765aef",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Resulting graph : DiGraph with 126 nodes and 139 edges\n"
     ]
    }
   ],
   "source": [
    "G = create_graph_from_df(\n",
    "    df_sequence,\n",
    "    source_node_col={\"id\": \"input_id\", \"displayName\": \"input_name\"},\n",
    "    target_node_col={\"id\": \"output_id\", \"displayName\": \"output_name\"},\n",
    "    node_attributes_df=df_inputs,\n",
    "    node_attributes_key_col=\"input_id\",\n",
    "    edge_col=\"type_link\",\n",
    "    edge_col_label=\"type\"\n",
    ")\n",
    "print(f\"Resulting graph : {G}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 341,
   "id": "5492d3e6-9f68-46a8-bf06-576beffde897",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "NODES :\n",
      "N8\n",
      "   displayName : Crystal growing furnaces\n",
      "   input_name : Crystal growing furnaces\n",
      "   type : tool_resource\n",
      "   description : Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment. Japan, Germany, and Switzerland are the main producers.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2022.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $44 million (2022)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2022). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : DEU\n",
      "   provider_id : P32\n",
      "   provider_alias : Germany\n",
      "   provider_type : country\n",
      "   provider_country : nan\n",
      "   share_provided : 100.0\n",
      "   year_share_provided : 2022.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2022). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N26\n",
      "   displayName : Wafer\n",
      "   input_name : Wafer\n",
      "   type : material_resource\n",
      "   description : Silicon wafers are the basic building block for chip production. To produce them, a furnace forms a cylinder of silicon (or other semiconducting materials), which is then cut into disc-shaped wafers. These wafers are then processed, split and packaged into individual chips. Most wafers are made purely of silicon or another material, but others have more complex structures.  Dopants, such as boron, aluminum, phosphorous, platinum or other elements, may be added to alter the level of semiconductivity.\\n\\n300 mm wafers, produced by Japanese, Taiwanese, German, and Korean firms, are used to produce nearly all advanced chips today. Manufacturing the smoothest, high-purity 300 mm wafers-which are necessary for supporting the smallest chip feature sizes-requires considerable tacit know-how. Older-technology wafer sizes include 150 and 200 mm, used for chips with larger feature sizes.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2019.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $10.9 billion\n",
      "   market_share_chart_source : [CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing CSET estimates based on financial statements and wafer production capacities)\n",
      "   provider_name : CHN\n",
      "   provider_id : P2\n",
      "   provider_alias : China\n",
      "   provider_type : country\n",
      "   provider_country : nan\n",
      "   share_provided : 4.0\n",
      "   year_share_provided : 2019.0\n",
      "   source_provider_provided : [CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing CSET estimates based on financial statements and wafer production capacities)\n",
      "\n",
      "N9\n",
      "   displayName : Crystal machining tools\n",
      "   input_name : Crystal machining tools\n",
      "   type : tool_resource\n",
      "   description : Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2024.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $312.3 million (2024)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : Accretech\n",
      "   provider_id : P60\n",
      "   provider_alias : ACCRETECH - Tokyo Seimitsu\n",
      "   provider_type : organization\n",
      "   provider_country : JPN\n",
      "   share_provided : 25.5\n",
      "   year_share_provided : 2024.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N20\n",
      "   displayName : EUV lithography tools\n",
      "   input_name : EUV lithography tools\n",
      "   type : tool_resource\n",
      "   description : EUV lithography tools are the most advanced photolithography equipment currently used in mass semiconductor production. They are the only tools combining leading-edge precision (by producing light with small wavelengths) with high throughput (by using photomasks), and are necessary for mass-producing the most advanced logic chips. They are exclusively produced by the Dutch firm ASML. A single EUV scanner costs well over $150 million, ships in 40 freight containers and contains about 100,000 individual parts.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2024.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $9 billion (2024)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : ASML\n",
      "   provider_id : P88\n",
      "   provider_alias : nan\n",
      "   provider_type : organization\n",
      "   provider_country : NLD\n",
      "   share_provided : 100.0\n",
      "   year_share_provided : 2024.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N19\n",
      "   displayName : Lithography tools\n",
      "   input_name : Lithography tools\n",
      "   type : tool_resource\n",
      "   description : The Netherlands, Japan, and a small number of other countries are the dominant producers of lithography equipment, critical for the production of chips and photomasks. In particular, the Netherlands and Japan are exclusive providers of advanced photolithography scanners, necessary for mass-production of advanced chips.\\n\\nPhotolithography scanners use ultraviolet light to draw intricate, nanoscale patterns into semiconductor wafers, creating the billions of tiny circuits contained in a single advanced logic chip. An extreme ultraviolet (EUV) scanner refracts a beam of 13.5 nm ultraviolet light through a photomask, transferring that pattern to a photoresist chemical applied as a layer on the chip. The light dissolves parts of the photoresist in the circuit pattern. The newly created photoresist pattern is etched into a permanent chip substrate below the photoresist. Throughout this process, the scanner precisely moves the wafer and the photomask helps build the design.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2024.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $29.1 billion (2024)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : ASML\n",
      "   provider_id : P88\n",
      "   provider_alias : nan\n",
      "   provider_type : organization\n",
      "   provider_country : NLD\n",
      "   share_provided : 78.5\n",
      "   year_share_provided : 2024.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N21\n",
      "   displayName : ArF dry (DUV) lithography tools\n",
      "   input_name : ArF dry (DUV) lithography tools\n",
      "   type : tool_resource\n",
      "   description : ArF dry lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light from argon fluoride (ArF) lasers to pattern critical non-immersion layers in chip production. Only the Dutch firm ASML and the Japanese firm Nikon produce ArF lithography tools capable of mass production.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2024.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $887.8 million (2024)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : ASML\n",
      "   provider_id : P88\n",
      "   provider_alias : nan\n",
      "   provider_type : organization\n",
      "   provider_country : NLD\n",
      "   share_provided : 94.3\n",
      "   year_share_provided : 2024.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N22\n",
      "   displayName : ArF immersion (DUV) lithography tools\n",
      "   input_name : ArF immersion (DUV) lithography tools\n",
      "   type : tool_resource\n",
      "   description : ArF immersion lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light and a liquid medium to achieve high-resolution patterning for advanced semiconductors. EUV and ArF immersion scanners are the only lithography tools capable of mass-producing chips at near-cutting edge scale (the absolute cutting edge requires EUV). Only the Dutch firm ASML and the Japanese firm Nikon produce ArF scanners or ArF immersion scanners capable of mass production.\n",
      "   stage_name : nan\n",
      "   stage_id : nan\n",
      "   stage_description : nan\n",
      "   year : 2024.0\n",
      "   market_share_chart_caption : nan\n",
      "   market_share_chart_global_market_size_info : $10.6 billion (2024)\n",
      "   market_share_chart_source : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "   provider_name : ASML\n",
      "   provider_id : P88\n",
      "   provider_alias : nan\n",
      "   provider_type : organization\n",
      "   provider_country : NLD\n",
      "   share_provided : 98.7\n",
      "   year_share_provided : 2024.0\n",
      "   source_provider_provided : CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\n",
      "\n",
      "N25\n",
      "   displayName : Photolithography\n",
      "   input_name : Photolithography\n",
      "   type : process\n",
      "   description : In photolithography, light is used to draw patterns into semiconductor wafers, creating the tiny circuits that comprise logic chips. A photolithography tool passes light through a photomask-a transparent plate with a circuit pattern-to transfer that pattern to a wafer coated with photoresist chemical. (Photomasks are themselves made with lithography tools.) The light dissolves parts of the photoresist according to the circuit pattern.\\n\\nAdvanced photolithography is critical to mass production of cutting-edge semiconductors. It requires enormously complex, expensive equipment supplied by only a few vendors in Europe and Japan. The most sophisticated photolithography processes involve extreme ultraviolet (EUV) scanners, produced exclusively by the Dutch firm ASML.\n",
      "   stage_name : Fabrication\n",
      "   stage_id : S2\n",
      "   stage_description : Fabrication turns designs into chips. Semiconductor fabrication facilities (\"fabs\") make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\"IDMs\"), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world's fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea—controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\n",
      "   market_share_chart_caption : Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\n",
      "   market_share_chart_global_market_size_info : nan\n",
      "   market_share_chart_source : nan\n",
      "   provider_name : nan\n",
      "   provider_id : nan\n",
      "   provider_alias : nan\n",
      "   provider_type : nan\n",
      "   provider_country : nan\n",
      "   source_provider_provided : nan\n",
      "\n",
      "N16\n",
      "   displayName : Ion implantation\n",
      "   input_name : Ion implantation\n",
      "   type : process\n",
      "   description : Ion implanters embed dopant substances into silicon wafers to give different parts of the wafer different levels of semiconductivity to make functional transistors in chips. Different types of implanters are used for different purposes. Low-to-medium-current ion implanters and high-current ion implanters are most commonly used, with high-current ion implanters capable of greater throughput. Meanwhile, high-voltage ion implanters can implant ions deeply into silicon, and ultra-high-dose doping implanters can achieve greater dopant density than the other tools. The United States is the dominant producer of ion implanters, with Japan and Taiwan rounding out most of global market share.\n",
      "   stage_name : Fabrication\n",
      "   stage_id : S2\n",
      "   stage_description : Fabrication turns designs into chips. Semiconductor fabrication facilities (\"fabs\") make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\"IDMs\"), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world's fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea—controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\n",
      "   market_share_chart_caption : Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\n",
      "   market_share_chart_global_market_size_info : nan\n",
      "   market_share_chart_source : nan\n",
      "   provider_name : nan\n",
      "   provider_id : nan\n",
      "   provider_alias : nan\n",
      "   provider_type : nan\n",
      "   provider_country : nan\n",
      "   source_provider_provided : nan\n",
      "\n",
      "N57\n",
      "   displayName : Chemical mechanical planarization\n",
      "   input_name : Chemical mechanical planarization\n",
      "   type : process\n",
      "   description : After etching and cleaning, the wafer surface is flattened in a process called chemical mechanical planarization (CMP) to allow a new layer of features to be added. CMP tools are critical for chip fabrication, but not as complex as other tools, such as lithography and deposition tools.\n",
      "   stage_name : Fabrication\n",
      "   stage_id : S2\n",
      "   stage_description : Fabrication turns designs into chips. Semiconductor fabrication facilities (\"fabs\") make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\"IDMs\"), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world's fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea—controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\n",
      "   market_share_chart_caption : Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\n",
      "   market_share_chart_global_market_size_info : nan\n",
      "   market_share_chart_source : nan\n",
      "   provider_name : nan\n",
      "   provider_id : nan\n",
      "   provider_alias : nan\n",
      "   provider_type : nan\n",
      "   provider_country : nan\n",
      "   source_provider_provided : nan\n",
      "\n",
      "\n",
      "EDGES :\n",
      "('N8', 'N26', {'type': 'goes_into'})\n",
      "('N26', 'N117', {'type': 'goes_into'})\n",
      "('N9', 'N26', {'type': 'goes_into'})\n",
      "('N20', 'N19', {'type': 'is_type_of'})\n",
      "('N19', 'N25', {'type': 'goes_into'})\n",
      "('N21', 'N19', {'type': 'is_type_of'})\n",
      "('N22', 'N19', {'type': 'is_type_of'})\n",
      "('N25', 'N46', {'type': 'goes_into'})\n",
      "('N16', 'N57', {'type': 'goes_into'})\n",
      "('N57', 'N69', {'type': 'goes_into'})\n"
     ]
    }
   ],
   "source": [
    "n_first = 10\n",
    "\n",
    "print(\"NODES :\")\n",
    "for node in list(G.nodes(data=True))[:n_first]:\n",
    "    print(node[0])\n",
    "    for key, val in node[1].items():\n",
    "        print(f\"   {key} : {val}\")\n",
    "    \n",
    "    print()\n",
    "print()\n",
    "\n",
    "print(\"EDGES :\")\n",
    "for edge in list(G.edges(data=True))[:n_first]:\n",
    "    print(edge)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7952e1e6-5542-4b9c-8c51-54187acf4a7f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f1693568-0781-438d-8cac-2c92537d84d8",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "56660e2a-477b-43c8-aa59-f0fcdbc2338c",
   "metadata": {},
   "source": [
    "# Create graph using `turingdb` python package"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1b0f98f-4241-4173-bb08-f22ccfcbd4e2",
   "metadata": {},
   "source": [
    "<div class=\"alert alert-block alert-info\">\n",
    "    <h2>\n",
    "        See <a href=\"https://docs.turingdb.ai/quickstart\">TuringDB Get started documentation</a> for the important steps to follow :\n",
    "    </h2>\n",
    "    <h4>\n",
    "        <ul>\n",
    "            <li>Create your TuringDB account</li>\n",
    "            <li>Create your instance in the <a href=\"https://console.turingdb.ai/auth\">TuringDB Cloud UI</a></li>\n",
    "            <li>Copy your Instance ID from the Database Instances management page</li>\n",
    "            <li>Get API Key from the Settings in UI</li>\n",
    "        </ul>\n",
    "        Remember to have your instance active while working in this notebook !\n",
    "    </h4>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 342,
   "id": "6816dc0d-23b3-4139-a5a3-6d7dcdeb4f9d",
   "metadata": {},
   "outputs": [],
   "source": [
    "from turingdb import TuringDB\n",
    "\n",
    "# Create TuringDB client\n",
    "client = TuringDB(\n",
    "    host=\"http://localhost:6666\"\n",
    "    # instance_id=\"...\",  # Replace by your instance id\n",
    "    # auth_token=\"...\",  # Replace by your API token\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 343,
   "id": "b227eb28-6abf-4b97-b2b4-ce24f4424a9b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Get list of available graphs\n",
    "list_graphs = client.query(\"LIST GRAPH\")[\"graph\"].tolist()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 344,
   "id": "d4eafdf2-b196-4f92-ba59-883f914060bf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'supply_chain_eto_chip_explorer8'"
      ]
     },
     "execution_count": 344,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Set graph name\n",
    "graph_name_prefix = \"supply_chain_eto_chip_explorer\"\n",
    "graph_name_nb_suffix = str(\n",
    "    max(\n",
    "        [\n",
    "            int(re.sub(graph_name_prefix, \"\", g))\n",
    "            for g in list_graphs\n",
    "            if g.startswith(graph_name_prefix)\n",
    "        ] + [0]\n",
    "    )\n",
    "    + 1\n",
    ")\n",
    "graph_name = graph_name_prefix + graph_name_nb_suffix\n",
    "graph_name"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 345,
   "id": "20dfd8db-f2cd-4780-8d11-839e1bc05d4d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create a new graph\n",
    "client.query(f\"CREATE GRAPH {graph_name}\")\n",
    "client.set_graph(graph_name)\n",
    "\n",
    "# Create a new change on the graph\n",
    "change = client.query(\"CHANGE NEW\")[\"Change ID\"][0]\n",
    "\n",
    "# Checkout into the change\n",
    "client.checkout(change=change)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 346,
   "id": "762cb219-7187-4e84-bc31-f3882fc36b15",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cypher CREATE command :\n",
      "\n",
      "****************************************************************************************************\n",
      "CREATE (n0:Tool_Resource {\"id\":\"N8\", \"displayName\":\"Crystal growing furnaces\", \"input_name\":\"Crystal growing furnaces\", \"type\":\"tool_resource\", \"description\":\"Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment. Japan, Germany, and Switzerland are the main producers.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$44 million (2022)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2022). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"DEU\", \"provider_id\":\"P32\", \"provider_alias\":\"Germany\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"100.0\", \"year_share_provided\":\"2022.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2022). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n1:Material_Resource {\"id\":\"N26\", \"displayName\":\"Wafer\", \"input_name\":\"Wafer\", \"type\":\"material_resource\", \"description\":\"Silicon wafers are the basic building block for chip production. To produce them, a furnace forms a cylinder of silicon (or other semiconducting materials), which is then cut into disc-shaped wafers. These wafers are then processed, split and packaged into individual chips. Most wafers are made purely of silicon or another material, but others have more complex structures. Dopants, such as boron, aluminum, phosphorous, platinum or other elements, may be added to alter the level of semiconductivity.\\n\\n300 mm wafers, produced by Japanese, Taiwanese, German, and Korean firms, are used to produce nearly all advanced chips today. Manufacturing the smoothest, high-purity 300 mm wafers-which are necessary for supporting the smallest chip feature sizes-requires considerable tacit know-how. Older-technology wafer sizes include 150 and 200 mm, used for chips with larger feature sizes.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$10.9 billion\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing CSET estimates based on financial statements and wafer production capacities)\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"4.0\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing CSET estimates based on financial statements and wafer production capacities)\"}),\n",
      "(n2:Tool_Resource {\"id\":\"N9\", \"displayName\":\"Crystal machining tools\", \"input_name\":\"Crystal machining tools\", \"type\":\"tool_resource\", \"description\":\"Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$312.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Accretech\", \"provider_id\":\"P60\", \"provider_alias\":\"ACCRETECH - Tokyo Seimitsu\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"25.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n3:Tool_Resource {\"id\":\"N20\", \"displayName\":\"EUV lithography tools\", \"input_name\":\"EUV lithography tools\", \"type\":\"tool_resource\", \"description\":\"EUV lithography tools are the most advanced photolithography equipment currently used in mass semiconductor production. They are the only tools combining leading-edge precision (by producing light with small wavelengths) with high throughput (by using photomasks), and are necessary for mass-producing the most advanced logic chips. They are exclusively produced by the Dutch firm ASML. A single EUV scanner costs well over $150 million, ships in 40 freight containers and contains about 100,000 individual parts.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"100.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n4:Tool_Resource {\"id\":\"N19\", \"displayName\":\"Lithography tools\", \"input_name\":\"Lithography tools\", \"type\":\"tool_resource\", \"description\":\"The Netherlands, Japan, and a small number of other countries are the dominant producers of lithography equipment, critical for the production of chips and photomasks. In particular, the Netherlands and Japan are exclusive providers of advanced photolithography scanners, necessary for mass-production of advanced chips.\\n\\nPhotolithography scanners use ultraviolet light to draw intricate, nanoscale patterns into semiconductor wafers, creating the billions of tiny circuits contained in a single advanced logic chip. An extreme ultraviolet (EUV) scanner refracts a beam of 13.5 nm ultraviolet light through a photomask, transferring that pattern to a photoresist chemical applied as a layer on the chip. The light dissolves parts of the photoresist in the circuit pattern. The newly created photoresist pattern is etched into a permanent chip substrate below the photoresist. Throughout this process, the scanner precisely moves the wafer and the photomask helps build the design.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$29.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"78.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n5:Tool_Resource {\"id\":\"N21\", \"displayName\":\"ArF dry (DUV) lithography tools\", \"input_name\":\"ArF dry (DUV) lithography tools\", \"type\":\"tool_resource\", \"description\":\"ArF dry lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light from argon fluoride (ArF) lasers to pattern critical non-immersion layers in chip production. Only the Dutch firm ASML and the Japanese firm Nikon produce ArF lithography tools capable of mass production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$887.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"94.3\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n6:Tool_Resource {\"id\":\"N22\", \"displayName\":\"ArF immersion (DUV) lithography tools\", \"input_name\":\"ArF immersion (DUV) lithography tools\", \"type\":\"tool_resource\", \"description\":\"ArF immersion lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light and a liquid medium to achieve high-resolution patterning for advanced semiconductors. EUV and ArF immersion scanners are the only lithography tools capable of mass-producing chips at near-cutting edge scale (the absolute cutting edge requires EUV). Only the Dutch firm ASML and the Japanese firm Nikon produce ArF scanners or ArF immersion scanners capable of mass production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$10.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"98.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n7:Process {\"id\":\"N25\", \"displayName\":\"Photolithography\", \"input_name\":\"Photolithography\", \"type\":\"process\", \"description\":\"In photolithography, light is used to draw patterns into semiconductor wafers, creating the tiny circuits that comprise logic chips. A photolithography tool passes light through a photomask-a transparent plate with a circuit pattern-to transfer that pattern to a wafer coated with photoresist chemical. (Photomasks are themselves made with lithography tools.) The light dissolves parts of the photoresist according to the circuit pattern.\\n\\nAdvanced photolithography is critical to mass production of cutting-edge semiconductors. It requires enormously complex, expensive equipment supplied by only a few vendors in Europe and Japan. The most sophisticated photolithography processes involve extreme ultraviolet (EUV) scanners, produced exclusively by the Dutch firm ASML.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n8:Process {\"id\":\"N16\", \"displayName\":\"Ion implantation\", \"input_name\":\"Ion implantation\", \"type\":\"process\", \"description\":\"Ion implanters embed dopant substances into silicon wafers to give different parts of the wafer different levels of semiconductivity to make functional transistors in chips. Different types of implanters are used for different purposes. Low-to-medium-current ion implanters and high-current ion implanters are most commonly used, with high-current ion implanters capable of greater throughput. Meanwhile, high-voltage ion implanters can implant ions deeply into silicon, and ultra-high-dose doping implanters can achieve greater dopant density than the other tools. The United States is the dominant producer of ion implanters, with Japan and Taiwan rounding out most of global market share.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n9:Process {\"id\":\"N57\", \"displayName\":\"Chemical mechanical planarization\", \"input_name\":\"Chemical mechanical planarization\", \"type\":\"process\", \"description\":\"After etching and cleaning, the wafer surface is flattened in a process called chemical mechanical planarization (CMP) to allow a new layer of features to be added. CMP tools are critical for chip fabrication, but not as complex as other tools, such as lithography and deposition tools.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n10:Process {\"id\":\"N46\", \"displayName\":\"Etch and clean\", \"input_name\":\"Etch and clean\", \"type\":\"process\", \"description\":\"After photolithography creates a pattern in the photoresist coating a wafer, specialized tools etch the pattern into the permanent layer below the photoresist. The photoresist is then removed and the etched material cleaned off of the layer.\\n\\nThe United States and Japan are the main producers of etch and clean equipment; South Korea and China are also significant suppliers.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n11:Tool_Resource {\"id\":\"N28\", \"displayName\":\"Maskless lithography tools\", \"input_name\":\"Maskless lithography tools\", \"type\":\"tool_resource\", \"description\":\"Maskless lithography equipment draws patterns in a substrate using laser light, electrons, or ions. Unlike photolithography equipment, maskless lithography tools work without masks. This allows them to quickly and cheaply make new patterns, but slows down the process of drawing patterns into the wafer. As a result, maskless lithography tools can cost-effectively produce low-volume items like photomasks, but are are ill-suited to mass chip production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n12:Tool_Resource {\"id\":\"N29\", \"displayName\":\"Mask exposure systems - e-beam\", \"input_name\":\"Mask exposure systems - e-beam\", \"type\":\"tool_resource\", \"description\":\"Electron-beam (or \\\\ e-beam\\\\ ) lithography tools draw patterns in a substrate using electrons. They are the dominant tools for photomask production, and are also infrequently used for low-volume chip production. Like other maskless lithography tools, e-beam tools can quickly and cheaply make new patterns, but are slow at drawing patterns into wafers, making them ill-suited to mass chip production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$951.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AUT\", \"provider_id\":\"P80\", \"provider_alias\":\"Austria\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"46.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n13:Tool_Resource {\"id\":\"N30\", \"displayName\":\"Mask exposure systems - laser beam\", \"input_name\":\"Mask exposure systems - laser beam\", \"type\":\"tool_resource\", \"description\":\"Laser lithography tools draw patterns in a substrate using laser light. They are sometimes used to produce photomasks (though less often than e-beam tools). Like other maskless lithography tools, laser lithography tools can quickly and cheaply make new patterns, but are slow at drawing patterns into wafers, making them ill-suited to mass chip production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$185 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"61.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n14:Material_Resource {\"id\":\"N33\", \"displayName\":\"Photomasks\", \"input_name\":\"Photomasks\", \"type\":\"material_resource\", \"description\":\"Photomasks are transparent plates containing a circuit pattern to be fabricated in a chip. Photolithography equipment produces light that passes through this pattern so that the photomask s pattern is transferred to the chip. Each photomask is specific to one chip design. Photomasks are produced by captive mask shops (businesses within large semiconductor manufacturing firms) or merchant mask shops (which sell to semiconductor manufacturers). Japan, the United States, and Taiwan lead production of leading-edge photomasks.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$4 billion (all photomasks)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n15:Material_Resource {\"id\":\"N31\", \"displayName\":\"Photoresists\", \"input_name\":\"Photoresists\", \"type\":\"material_resource\", \"description\":\"Photoresists are chemicals deposited on a wafer. When exposed to patterned light that has passed through a photomask, they selectively dissolve to form the circuit pattern. Etching is then performed in places where the photoresist has dissolved to transfer the circuit pattern permanently onto the wafer. Photoresists are specific to particular photolithography processes. Japanese firms are the leading producers.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$3.3 billion (all photoresists)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n16:Tool_Resource {\"id\":\"N32\", \"displayName\":\"Resist processing tools\", \"input_name\":\"Resist processing tools\", \"type\":\"tool_resource\", \"description\":\"Resist processing tools, also called \\\\ tracks,\\\\ coat photoresists on wafers (typically by spin-coating, which spins the wafer to spread deposited photoresist), develop them (dissolve portions hit by light), and bake them (harden undissolved photoresist to prepare for etching). Japan is the sole producer of the most advanced tracks for EUV and ArF immersion photolithography; Germany, South Korea, the United States, and China produce less advanced equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$3.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"0.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n17:Tool_Resource {\"id\":\"N36\", \"displayName\":\"Deposition tools\", \"input_name\":\"Deposition tools\", \"type\":\"tool_resource\", \"description\":\"Deposition tools are used to deposit thin films of materials on a silicon wafer. After lithography and etching, these films become different chip layers, including for transistors, interconnects (wires), and other elements. In addition to deposition tools for integrated circuit (IC) manufacturing, this section includes deposition tools for non-IC applications, specifically: compound semiconductors, MEMS, and \\\\ other.\\\\ Deposition tools for hard drive manufacturing are excluded.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$24.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"10.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n18:Process {\"id\":\"N35\", \"displayName\":\"Deposition\", \"input_name\":\"Deposition\", \"type\":\"process\", \"description\":\"In the deposition process, specialized tools are used to deposit thin films of materials on a silicon wafer. After lithography and etching, these films become different chip layers, including for transistors, interconnects (wires), and other elements.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n19:Tool_Resource {\"id\":\"N38\", \"displayName\":\"Plasma CVD tools\", \"input_name\":\"Plasma CVD tools\", \"type\":\"tool_resource\", \"description\":\"Plasma chemical vapor deposition tools are used to deposit for materials requiring low temperatures during the deposition process. They are mostly produced by American firms.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$6.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"1.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n20:Tool_Resource {\"id\":\"N47\", \"displayName\":\"Chemical vapor deposition tools\", \"input_name\":\"Chemical vapor deposition tools\", \"type\":\"tool_resource\", \"description\":\"Chemical vapor deposition (CVD) tools create a chemical vapor that deposits films on the wafer atom-by-atom or molecule-by-molecule. CVD is the most widely used deposition technique in chip fabrication. It is used to deposit most dielectrics (a type of insulator), silicon, and some metals.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$9.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"4.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n21:Tool_Resource {\"id\":\"N39\", \"displayName\":\"Low-pressure CVD tools\", \"input_name\":\"Low-pressure CVD tools\", \"type\":\"tool_resource\", \"description\":\"Low-pressure chemical vapor deposition tools are commonly used to deposit polysilicon, tungsten, titanium, and titanium nitride.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"1.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n22:Tool_Resource {\"id\":\"N40\", \"displayName\":\"High-temperature CVD tools\", \"input_name\":\"High-temperature CVD tools\", \"type\":\"tool_resource\", \"description\":\"High-temperature chemical vapor deposition tools are used to deposit epitaxial layers (layers oriented in a particular way relative to underlying layers).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"20.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n23:Tool_Resource {\"id\":\"N41\", \"displayName\":\"Atomic layer deposition tools\", \"input_name\":\"Atomic layer deposition tools\", \"type\":\"tool_resource\", \"description\":\"Atomic layer deposition (ALD) tools are particularly advanced chemical vapor deposition tools capable of depositing layers a single atom in thickness, and are essential for leading-edge chip designs.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$3.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"52.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n24:Tool_Resource {\"id\":\"N42\", \"displayName\":\"Physical vapor deposition tools\", \"input_name\":\"Physical vapor deposition tools\", \"type\":\"tool_resource\", \"description\":\"Physical vapor deposition (PVD) tools vaporize a solid or liquid material, which then condenses onto a substrate. The primary PVD method is called \\\\ sputtering.\\\\ The United States controls most of the PVD equipment market, followed by China and Japan.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$4.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"85.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n25:Tool_Resource {\"id\":\"N43\", \"displayName\":\"Rapid thermal processing tools\", \"input_name\":\"Rapid thermal processing tools\", \"type\":\"tool_resource\", \"description\":\"Rapid thermal processing (RTP) is critical to several steps in chip manufacturing. RTP tools include lamps, lasers, or other mechanisms to quickly increase the temperature of a wafer in order to change its properties. For instance, RTP tools are used to activate materials (such as dopants in transistors) to change their properties, modify materials, or make deposited films denser to improve their properties. Some RTP tools provide heat for as long as multiple seconds (solely produced by the United States and South Korea); others provide it only for milliseconds (solely produced by the United States and Japan).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AP Systems\", \"provider_id\":\"P120\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"KOR\", \"share_provided\":\"1.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n26:Tool_Resource {\"id\":\"N44\", \"displayName\":\"Tube-based diffusion and deposition tools\", \"input_name\":\"Tube-based diffusion and deposition tools\", \"type\":\"tool_resource\", \"description\":\"Tube-based diffusion and deposition systems are called \\\\ tube \\\\ -based because substrates are loaded in cylindrical chambers for processing, either causing diffusion of dopants into a wafer (tube diffusion systems) or depositing materials for particular applications (tube deposition systems).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"7.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n27:Tool_Resource {\"id\":\"N45\", \"displayName\":\"Electrochemical plating tools\", \"input_name\":\"Electrochemical plating tools\", \"type\":\"tool_resource\", \"description\":\"Electrochemical plating (ECP) tools use electrolysis to deposit materials. A common application is to deposit copper (used for wiring in chips) across a wafer. However, other techniques, such as chemical vapor deposition, can also deposit copper for some applications.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$688.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Lam Research\", \"provider_id\":\"P111\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"99.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n28:Process {\"id\":\"N0\", \"displayName\":\"Chip design\", \"input_name\":\"Chip design\", \"type\":\"process\", \"description\":\"Chip design involves specification, logic design, physical design, and validation and verification. Specification determines how the chip should operate in the system using it. Logic design creates a schematic model of interconnected electrical components. Physical design translates this model to a physical layout of electrical components and interconnects, the wires that connect components. Validation and verification ensure chips based on the design will operate as expected.\", \"stage_name\":\"Design\", \"stage_id\":\"S1\", \"stage_description\":\"Semiconductor design involves specification, design, physical design, and validation and verification. Specification determines how the chip should operate in the system using it. Design creates a schematic model of interconnected electrical components. Physical design translates this model to a physical layout of electrical components and interconnects, the wires that connect components. Validation and verification ensure chips based on the design will operate as expected. Semiconductor design can be subdivided into three broad categories: logic, memory, and DAO (discrete, analog, and other).\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"Chart shows market shares for the overall global semiconductor design market by country.\", \"market_share_chart_global_market_size_info\":\"$574.1 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales. [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"5.0\", \"year_share_provided\":\"2022.0\", \"source_provider_provided\":\"Worldwide semiconductor sales. [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n29:Tool_Resource {\"id\":\"N48\", \"displayName\":\"Dry etching and cleaning tools\", \"input_name\":\"Dry etching and cleaning tools\", \"type\":\"tool_resource\", \"description\":\"Etching and cleaning tools have two main types: dry and wet. Dry etching tools-using gases to etch the substrate-are the most commonly used tool, and are especially necessary for circuit features in advanced chips. Dry etching tools have advantages over wet tools: they are fast and can etch differently depending on the direction of etch (\\\\ anisotropic etching\\\\ ), which enables fine-grained features with complex shapes.\\n\\nThe most advanced dry etching tools are called atomic layer etching (ALE) tools. These tools are important for multiple etching applications in the most advanced chips, and are produced by leading U.S., Japanese, and British firms. Though it doesn t produce ALE tools, China s AMEC produces dry etching tools that are perhaps the most advanced SME tools sold by any Chinese firm. They are used for leading Taiwanese chipmaker TSMC s 7 and 5 nm nodes, though not for the finest features, such as in complex transistor structures. Recognizing China s competitiveness in dry etching tools, the United States removed these tools from the Commerce Control List in 2016.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$19.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"5.3\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n30:Tool_Resource {\"id\":\"N55\", \"displayName\":\"Etch and clean tools\", \"input_name\":\"Etch and clean tools\", \"type\":\"tool_resource\", \"description\":\"After photolithography creates a pattern in the photoresist coating a wafer, specialized tools etch the pattern into the permanent layer below the photoresist. The photoresist is then removed and the etched material cleaned off of the layer.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$24.7 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ACM Research\", \"provider_id\":\"P313\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"3.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n31:Tool_Resource {\"id\":\"N49\", \"displayName\":\"Wet etching and cleaning tools\", \"input_name\":\"Wet etching and cleaning tools\", \"type\":\"tool_resource\", \"description\":\"Etching and cleaning tools have two main types: dry and wet. Wet etching tools, using liquids, are less commonly used, and largely for cleaning wafers. Wet etching has advantages compared to dry etching-it is cheaper, risks less damage to substrates, and is more selective, i.e., it can etch a particular material without unintentionally etching nearby materials. However, it is slower and typically cannot etch differently depending on the direction of etch, making it difficult to form complex structures. Therefore, wet etching is not typically used for etching the smallest features in advanced chips.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$6.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ACM Research\", \"provider_id\":\"P313\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"11.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n32:Tool_Resource {\"id\":\"N50\", \"displayName\":\"Conductor etching tools\", \"input_name\":\"Conductor etching tools\", \"type\":\"tool_resource\", \"description\":\"Conductor etching tools are used to carve the transistor electrodes and metal wiring into a chip. After a conductor such as copper, aluminum, tungsten, or silicon is deposited and coated with a layer of photoresist, the conductor etching tool removes the unwanted material, leaving the desired feature. U.S. firms are leading suppliers of conductor etching tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$9.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"1.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n33:Tool_Resource {\"id\":\"N103\", \"displayName\":\"Dry etch tools\", \"input_name\":\"Dry etch tools\", \"type\":\"tool_resource\", \"description\":\"The main types of dry etching tools are used either for etching conductors or dielectrics. Major subtypes of conductor and dielectric dry etching tools include sputter etching and plasma etching; plasma etching is further divided into reactive ion etching and deep reactive ion etching (a form of reactive ion etching used to make deep wells). The most commonly used form is reactive ion etching.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$18.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"5.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n34:Tool_Resource {\"id\":\"N51\", \"displayName\":\"Insulator etching tools\", \"input_name\":\"Insulator etching tools\", \"type\":\"tool_resource\", \"description\":\"Insulator (or dielectric) etching tools electrically isolate the metal wiring and transistors on a chip. Japanese firm Tokyo Electron, U.S. firm Lam Research, and Chinese firm AMEC are the leading suppliers of insulator etching tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$7.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"9.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n35:Tool_Resource {\"id\":\"N86\", \"displayName\":\"CMP tools\", \"input_name\":\"CMP tools\", \"type\":\"tool_resource\", \"description\":\"After other steps like etching and cleaning, chemical mechanical planarization (CMP) tools flatten the wafer surface. CMP tools are critical for chip fabrication, but not as complex as other tools, such as lithography and deposition tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"60.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n36:Tool_Resource {\"id\":\"N11\", \"displayName\":\"Wafer handlers\", \"input_name\":\"Wafer handlers\", \"type\":\"tool_resource\", \"description\":\"Wafer and photomask handlers store and transport wafers and photomasks in a fab. Japan, the United States, South Korea, Taiwan, and France produce these relatively less complex tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Daifuku\", \"provider_id\":\"P71\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"53.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n37:Tool_Resource {\"id\":\"N59\", \"displayName\":\"Wafer and photomask handlers\", \"input_name\":\"Wafer and photomask handlers\", \"type\":\"tool_resource\", \"description\":\"Storing and transporting wafers and photomasks in a fab requires specific equipment. Although specialized, this equipment is less complex than other tools used in semiconductor manufacturing.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Daifuku\", \"provider_id\":\"P71\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"51.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n38:Tool_Resource {\"id\":\"N12\", \"displayName\":\"Photomask handlers\", \"input_name\":\"Photomask handlers\", \"type\":\"tool_resource\", \"description\":\"Wafer and photomask handlers store and transport wafers and photomasks in a fab. Japan, South Korea, Taiwan, and France produce these relatively less complex tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$100.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Daifuku\", \"provider_id\":\"P71\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"5.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n39:Tool_Resource {\"id\":\"N10\", \"displayName\":\"Wafer bonding and aligning tools\", \"input_name\":\"Wafer bonding and aligning tools\", \"type\":\"tool_resource\", \"description\":\"Wafer bonders and aligners join silicon wafers. In this visualization, these fabrication tools are included as an input to advanced packaging, but they may also be used earlier in the production process. Austria, Japan, and Germany produce this equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$520.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AUT\", \"provider_id\":\"P80\", \"provider_alias\":\"Austria\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"55.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n40:Tool_Resource {\"id\":\"N109\", \"displayName\":\"Fabrication tools (for advanced packaging)\", \"input_name\":\"Fabrication tools (for advanced packaging)\", \"type\":\"tool_resource\", \"description\":\"Advanced packaging tools are specialized semiconductor manufacturing systems used to integrate multiple chips into a single package, improving overall performance and power efficiency.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$5.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"2.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n41:Process {\"id\":\"N118\", \"displayName\":\"Process control and handling\", \"input_name\":\"Process control and handling\", \"type\":\"process\", \"description\":\"Process control: In semiconductor fabrication, process control involves precisely monitoring wafers, photomasks, and the overall chip manufacturing process to ensure consistency and low manufacturing error rates. Accordingly, process control tools are among the most essential and valuable semiconductor manufacturing equipment.\\n\\nHandling: Storing and transporting wafers and photomasks in a fab requires specific equipment. Although specialized, this equipment is less complex than other tools used in semiconductor manufacturing.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n42:Tool_Resource {\"id\":\"N61\", \"displayName\":\"Wafer inspection tools\", \"input_name\":\"Wafer inspection tools\", \"type\":\"tool_resource\", \"description\":\"Even the tiniest imperfections can cause serious problems during chip production. Major types of wafer inspection tools include film and wafer measuring tools, critical dimensions measuring tools, defect inspection tools, general-purpose microscopes, and structural inspection tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n43:Tool_Resource {\"id\":\"N60\", \"displayName\":\"Process control tools\", \"input_name\":\"Process control tools\", \"type\":\"tool_resource\", \"description\":\"In semiconductor fabrication, process control involves precisely monitoring wafers, photomasks, and the overall chip manufacturing process to ensure consistency and low manufacturing error rates. Accordingly, process control tools are among the most essential and valuable semiconductor manufacturing equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$13.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"5.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n44:Tool_Resource {\"id\":\"N62\", \"displayName\":\"Photomask inspection and repair tools\", \"input_name\":\"Photomask inspection and repair tools\", \"type\":\"tool_resource\", \"description\":\"Photomask inspection and repair tools are similar to those used in wafer inspection, such as microscopes.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"1.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n45:Tool_Resource {\"id\":\"N63\", \"displayName\":\"Inspection tools (adv. pkg.)\", \"input_name\":\"Inspection tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools inspect parts of wafers during the advanced packaging process, before these wafers are \\\\ diced \\\\ (i.e., cut) into multiple chips.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$905.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"CAMTEK\", \"provider_id\":\"P141\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"ISR\", \"share_provided\":\"18.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n46:Tool_Resource {\"id\":\"N64\", \"displayName\":\"Process monitoring tools\", \"input_name\":\"Process monitoring tools\", \"type\":\"tool_resource\", \"description\":\"Process monitoring tools, such as curve tracers, are relatively low-value equipment used to measure performance of devices fabricated in wafers during chip manufacturing.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$50.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Keithley Instruments\", \"provider_id\":\"P143\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"31.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n47:Tool_Resource {\"id\":\"N65\", \"displayName\":\"Film, stack, and shape metrology tools\", \"input_name\":\"Film, stack, and shape metrology tools\", \"type\":\"tool_resource\", \"description\":\"Film and wafer measuring tools include tools to measure film thickness, makeup, and stack (such as Fourier-transform infrared spectrometers, ellipsometers, opto-acoustic tools, and x-ray tools) and tools to measure wafer surfaces, taper, warpage, and bow (such as wafer flatness mapping tools, surface profiling tools, optical instruments,\\\\ and atomic force microscopes).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Bruker\", \"provider_id\":\"P135\", \"provider_alias\":\"Bruker, AXS\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"5.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n48:Tool_Resource {\"id\":\"N66\", \"displayName\":\"Critical dimensions metrology tools\", \"input_name\":\"Critical dimensions metrology tools\", \"type\":\"tool_resource\", \"description\":\"Critical dimensions measuring tools (including optical tools and scanning electron microscopes) measure device dimensions and ensure alignment between a photomask and wafer during photolithography.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$869.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"30.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n49:Tool_Resource {\"id\":\"N67\", \"displayName\":\"Defect inspection tools\", \"input_name\":\"Defect inspection tools\", \"type\":\"tool_resource\", \"description\":\"Defect inspection tools include brightfield inspection tools (using light to scan the wafer), darkfield inspection tools (using lasers), e-beam inspection tools (using electrons), and optical and scanning electron microscopes.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$5.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"5.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n50:Process {\"id\":\"N69\", \"displayName\":\"Assembly and packaging\", \"input_name\":\"Assembly and packaging\", \"type\":\"process\", \"description\":\"At the end of the fabrication process, the finished wafer contains dozens of chips in a grid pattern. During assembly and packaging, the wafer is separated into individual chips, or \\\\ dies\\\\ . Each chip is mounted on a frame with wires that connect the chip to external devices, and enclosed in a protective casing. This produces the familiar look of a dark gray rectangle with metal pins at the edges.\", \"stage_name\":\"Assembly, testing, and packaging (ATP)\", \"stage_id\":\"S3\", \"stage_description\":\"At the end of the fabrication process, the finished wafer contains dozens of chips in a grid pattern. During assembly, testing, and packaging, the wafer is separated into individual chips, or \\ dies.\\ Each chip is mounted on a frame with wires that connect the chip to external devices, and enclosed in a protective casing. This produces the familiar look of a dark gray rectangle with metal pins at the edges. The chip is also tested to ensure it operates as intended. Although ATP was historically low value, as transistor densities in logic chips have increased exponentially, packaging has increasingly become a bottleneck on chip performance. ATP occurs under two business models: (1) as in-house ATP services performed by integrated device manufacturers (IDMs) and foundries after fabrication; and (2) by outsourced semiconductor assembly and test (OSAT) firms, which perform ATP for third-party customers. Facilities located in China, Taiwan, South Korea, and Japan have the largest site capacity to provide ATP services.\", \"market_share_chart_caption\":\"Chart shows ATP site capacity by country.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n51:Tool_Resource {\"id\":\"N70\", \"displayName\":\"Assembly inspection tools\", \"input_name\":\"Assembly inspection tools\", \"type\":\"tool_resource\", \"description\":\"Assembly inspection tools inspect dies, bonding, packages, or wafers for defects throughout the packaging process.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$241.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"12.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n52:Tool_Resource {\"id\":\"N119\", \"displayName\":\"Assembly tools\", \"input_name\":\"Assembly tools\", \"type\":\"tool_resource\", \"description\":\"Assembly tools are the specialized equipment that converts processed wafers into packaged semiconductor devices. This category includes (1) dicing tools, which precisely separate individual dies from the wafer; (2) bonding tools, including die attach tools, wire bonders, and advanced interconnect tools; (3) assembly inspection tools, which inspect dies, bonding, packages, or wafers for defects throughout the packaging process; and (4) integrated assembly tools, which integrate multiple packaging systems.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n53:Tool_Resource {\"id\":\"N71\", \"displayName\":\"Dicing tools\", \"input_name\":\"Dicing tools\", \"type\":\"tool_resource\", \"description\":\"Dicing tools cut individual chips (dies) in the wafer into separated chips. This process also involves thinning the wafer. Dicing tools include blade saws, laser saws, dicing accessories and backside grinding equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"1.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n54:Tool_Resource {\"id\":\"N72\", \"displayName\":\"Bonding tools\", \"input_name\":\"Bonding tools\", \"type\":\"tool_resource\", \"description\":\"Bonding tools include die attach tools (to connect dies to lead frames or substrates), wire bonders (to make interconnects between lead frames and die pads), and advanced interconnect tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"16.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n55:Tool_Resource {\"id\":\"N73\", \"displayName\":\"Die attaching tools\", \"input_name\":\"Die attaching tools\", \"type\":\"tool_resource\", \"description\":\"Die attaching tools are bonding tools used to connect individual chips, or \\\\ dies,\\\\ to lead frames or substrates.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"15.3\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n56:Tool_Resource {\"id\":\"N74\", \"displayName\":\"Wire bonding tools\", \"input_name\":\"Wire bonding tools\", \"type\":\"tool_resource\", \"description\":\"Wire bonders are bonding tools used to make interconnects between semiconductor die pads and a lead frame.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$702.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"21.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n57:Tool_Resource {\"id\":\"N75\", \"displayName\":\"Other interconnect tools\", \"input_name\":\"Other interconnect tools\", \"type\":\"tool_resource\", \"description\":\"Other interconnect tools include various bonding tools other than die attach tools and wire bonders.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$222.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"6.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n58:Tool_Resource {\"id\":\"N76\", \"displayName\":\"Packaging tools\", \"input_name\":\"Packaging tools\", \"type\":\"tool_resource\", \"description\":\"Packaging tools encase dies (individual chips) in packages.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$675.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"APIC Yamada\", \"provider_id\":\"P316\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"11.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n59:Tool_Resource {\"id\":\"N77\", \"displayName\":\"Integrated assembly tools\", \"input_name\":\"Integrated assembly tools\", \"type\":\"tool_resource\", \"description\":\"Integrated assembly tools integrate different packaging systems.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$22.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"97.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n60:Process {\"id\":\"N78\", \"displayName\":\"Testing\", \"input_name\":\"Testing\", \"type\":\"process\", \"description\":\"Chips undergo tests requiring a range of specialized equipment, including system-on-a-chip test tools, linear and discrete devices, burn-in tools, and handlers and probers.\", \"stage_name\":\"Assembly, testing, and packaging (ATP)\", \"stage_id\":\"S3\", \"stage_description\":\"At the end of the fabrication process, the finished wafer contains dozens of chips in a grid pattern. During assembly, testing, and packaging, the wafer is separated into individual chips, or \\ dies.\\ Each chip is mounted on a frame with wires that connect the chip to external devices, and enclosed in a protective casing. This produces the familiar look of a dark gray rectangle with metal pins at the edges. The chip is also tested to ensure it operates as intended. Although ATP was historically low value, as transistor densities in logic chips have increased exponentially, packaging has increasingly become a bottleneck on chip performance. ATP occurs under two business models: (1) as in-house ATP services performed by integrated device manufacturers (IDMs) and foundries after fabrication; and (2) by outsourced semiconductor assembly and test (OSAT) firms, which perform ATP for third-party customers. Facilities located in China, Taiwan, South Korea, and Japan have the largest site capacity to provide ATP services.\", \"market_share_chart_caption\":\"Chart shows ATP site capacity by country.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n61:Tool_Resource {\"id\":\"N80\", \"displayName\":\"SoC test tools\", \"input_name\":\"SoC test tools\", \"type\":\"tool_resource\", \"description\":\"SoC test tools can test logic, memory, mixed, and analog circuits. As a result, they can test a wide variety of chips, including advanced logic chips like GPUs and other processors.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"Advantest\", \"provider_id\":\"P175\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"58.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n62:Tool_Resource {\"id\":\"N120\", \"displayName\":\"Test tools\", \"input_name\":\"Test tools\", \"type\":\"tool_resource\", \"description\":\"Test tools are also known as automatic test equipment (ATE). These tools confirms electrical functionality, performance, and reliability of semiconductors at both the wafer sort and final packaging stages. These tools include (1) burn-in test tools, which expose devices to high temperatures and stress to reduce failures; (2) linear and discrete test tools, which are optimized for analog ICs, power semiconductors, and other discrete transistors; (3) memory test tools, which are specialized semiconductor equipment used to validate performance, reliability, and functionality of memory chips; and (4) system-on-a-chip (SoC) test tools, which can test a wide variety of processors, including advanced logic chips like GPUs.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"AccoTEST\", \"provider_id\":\"P182\", \"provider_alias\":\"AccoTEST (Beijing Huafeng Test)\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"1.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n63:Tool_Resource {\"id\":\"N81\", \"displayName\":\"Burn-in test tools\", \"input_name\":\"Burn-in test tools\", \"type\":\"tool_resource\", \"description\":\"Burn-in tools heat devices to check if defects cause the devices to fail.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$215.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"Advantest\", \"provider_id\":\"P175\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"14.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n64:Tool_Resource {\"id\":\"N82\", \"displayName\":\"Linear and discrete testing tools\", \"input_name\":\"Linear and discrete testing tools\", \"type\":\"tool_resource\", \"description\":\"Linear testing devices include, for example, operational amplifiers and voltage regulators.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$224.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"AccoTEST\", \"provider_id\":\"P182\", \"provider_alias\":\"AccoTEST (Beijing Huafeng Test)\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"36.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n65:Tool_Resource {\"id\":\"N83\", \"displayName\":\"Handlers and probers\", \"input_name\":\"Handlers and probers\", \"type\":\"tool_resource\", \"description\":\"Handlers and probers link test tools and tested devices.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"1.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n66:Material_Resource {\"id\":\"N85\", \"displayName\":\"Core intellectual property\", \"input_name\":\"Core intellectual property\", \"type\":\"material_resource\", \"description\":\"Core intellectual property (IP) consists of reusable, modular design blocks that chip design firms license for use in their designs. U.S. and U.K. vendors dominate the core IP market; some firms specialize exclusively on core IP, while others combine their offerings with EDA tools. The company ARM is the top core IP vendor, providing an instruction set architecture (ISA) and associated core IP underpinning most of the world s smartphone processors.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$3.9 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\", \"provider_name\":\"ARM\", \"provider_id\":\"P198\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"GBR\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\"}),\n",
      "(n67:Process {\"id\":\"N7\", \"displayName\":\"EDA and Core IP\", \"input_name\":\"EDA and Core IP\", \"type\":\"process\", \"description\":\"Electronic design automation (EDA) software: Until the 1970s, when chips included few electric components, engineers drew designs manually. Today, chips include billions of interconnected transistors and other electrical components. To manage this complexity, chip designers use sophisticated electronic design automation (EDA) software to produce chip designs.\\n\\nCore intellectual property: Core IP consists of reusable, modular design blocks that chip design firms license for use in their designs. U.S. and U.K. vendors dominate the core IP market; some firms specialize exclusively on core IP, while others combine their offerings with EDA tools. The company ARM is the top core IP vendor, providing an instruction set architecture (ISA) and associated core IP underpinning most of the world s smartphone processors.\", \"stage_name\":\"Design\", \"stage_id\":\"S1\", \"stage_description\":\"Semiconductor design involves specification, design, physical design, and validation and verification. Specification determines how the chip should operate in the system using it. Design creates a schematic model of interconnected electrical components. Physical design translates this model to a physical layout of electrical components and interconnects, the wires that connect components. Validation and verification ensure chips based on the design will operate as expected. Semiconductor design can be subdivided into three broad categories: logic, memory, and DAO (discrete, analog, and other).\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"Chart shows market shares for the overall global semiconductor design market by country.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n68:Tool_Resource {\"id\":\"N84\", \"displayName\":\"Electronic design automation software\", \"input_name\":\"Electronic design automation software\", \"type\":\"tool_resource\", \"description\":\"Until the 1970s, when chips included few electric components, engineers drew designs manually. Today, chips include billions of interconnected transistors and other electrical components. To manage this complexity, chip designers use sophisticated electronic design automation (EDA) software to produce logic chip designs.\\n\\nOnly U.S. firms can produce EDA software with the full-spectrum capabilities engineers need to design leading-edge chips. Although the industry is top-heavy, startups frequently enter the EDA space. However, they struggle to compete with top EDA firms that typically acquire them to incorporate the startups niche functionality to their full-spectrum capabilities.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$6.8 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\", \"provider_name\":\"Ansys\", \"provider_id\":\"P188\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\"}),\n",
      "(n69:Material_Resource {\"id\":\"N90\", \"displayName\":\"CMP materials\", \"input_name\":\"CMP materials\", \"type\":\"material_resource\", \"description\":\"Chemical mechanical planarization (CMP) is a process that makes layers produced during fabrication flat so lithography can successfully be performed on them. The highest-value materials used in chemical mechanical planarization are chemical slurries, which often include rare earth minerals, and polishing pads. During fabrication, a wafer is placed on the pad along with the slurry, and a polishing head presses against the wafer and rotates to planarize the wafer.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.5 billion (slurries and pads)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\", \"provider_name\":\"Anji\", \"provider_id\":\"P245\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n70:Material_Resource {\"id\":\"N88\", \"displayName\":\"Deposition materials\", \"input_name\":\"Deposition materials\", \"type\":\"material_resource\", \"description\":\"Deposition materials include materials such as sputtering targets, which are used in physical vapor deposition. In this process, argon ions are fired at the target, whose atoms are stripped off and deposited as a thin film on the wafer. Other deposition materials can be used to form interconnects, which are wires that connect devices within a chip, or for deposition of insulators that form layers within transistors and also between interconnects.\\n\\nMany other materials used in deposition are simply purified versions of raw materials such as aluminum, copper, tantalum, and titanium.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1 billion (sputtering targets)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n71:Process {\"id\":\"N117\", \"displayName\":\"Fabrication materials\", \"input_name\":\"Fabrication materials\", \"type\":\"process\", \"description\":\"Fabrication materials are a critical input in the fabrication of chips. Fabrication materials include high-purity silicon wafers, chemicals, and gases.\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"stage_description\":\"Fabrication turns designs into chips. Semiconductor fabrication facilities (\\ fabs\\ ) make chips in these wafers in two steps: forming transistors and other electrical devices in material layers within silicon wafers; and forming metal interconnects between the electrical devices in insulating layers above the silicon. There are two business models for fabs: (1) fabs owned by integrated device manufacturers (\\ IDMs\\ ), which manufacture chips based on their own designs; and (2) foundries, i.e., fabs operating independently and manufacturing chips for third-party customers. Firms headquartered in the United States, Taiwan, South Korea, Japan, and China control the vast majority of the world s fab market share. In 2022, fab capacity was concentrated in China, Taiwan, South Korea, and Japan (highest to lowest). Advanced logic fab capacity (<10nm) was located solely in Taiwan and South Korea controlled by TSMC and Samsung, respectively. As of 2024, two firms are newly capable of fabricating advanced logic: Intel (headquartered in the United States) and SMIC (headquartered in China). Advanced logic capacity is expected to diversify by 2032, with fabs located in the United States, Japan, Europe, and China.\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"Chart shows share of global fabrication capacity (for logic, memory, and DAO devices) by site location.\", \"market_share_chart_global_market_size_info\":\"$40 billion (2022)\", \"market_share_chart_source\":\"[Semiconductor Industry Association (SIA)](https://perma.cc/GT6R-SWEM).\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n72:Material_Resource {\"id\":\"N93\", \"displayName\":\"Lead frames\", \"input_name\":\"Lead frames\", \"type\":\"material_resource\", \"description\":\"A lead frame transfers data between a chip and external devices.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n73:Material_Resource {\"id\":\"N100\", \"displayName\":\"Packaging materials\", \"input_name\":\"Packaging materials\", \"type\":\"material_resource\", \"description\":\"Semiconductor packaging involves several steps to bond a fabricated chip to an encasing package, each requiring different materials. For example, a bond wire, typically made of aluminum, copper, silver, or gold, attaches the chip to a lead frame. The lead frame transfers data between the chip and external devices. A protective ceramic package, plastic substrate, or encapsulant resin can also be bonded to the chip. Die attach materials including polymers and eutectic alloys are used to attach the chip to packages or substrates.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n74:Material_Resource {\"id\":\"N94\", \"displayName\":\"Bond wires\", \"input_name\":\"Bond wires\", \"type\":\"material_resource\", \"description\":\"A bond wire, typically made of aluminum, copper, silver, or gold, attaches the chip to a lead frame.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n75:Material_Resource {\"id\":\"N95\", \"displayName\":\"Ceramic packages\", \"input_name\":\"Ceramic packages\", \"type\":\"material_resource\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"Alent\", \"provider_id\":\"P286\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"GBR\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n76:Material_Resource {\"id\":\"N96\", \"displayName\":\"Substrates\", \"input_name\":\"Substrates\", \"type\":\"material_resource\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"AKM\", \"provider_id\":\"P302\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n77:Material_Resource {\"id\":\"N97\", \"displayName\":\"Encapsulation resins\", \"input_name\":\"Encapsulation resins\", \"type\":\"material_resource\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n78:Material_Resource {\"id\":\"N98\", \"displayName\":\"Die attach materials\", \"input_name\":\"Die attach materials\", \"type\":\"material_resource\", \"description\":\"Die attach materials, including polymers and eutectic alloys, are used to attach chips to packages or substrates.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n79:Ultimate_Output {\"id\":\"N99\", \"displayName\":\"Finished logic chip\", \"input_name\":\"Finished logic chip\", \"type\":\"ultimate_output\", \"description\":\"The production of a single logic chip often requires more than 1,000 steps, passing through international borders 70 or more times, before reaching an end customer. The result of this complex, $500 billion supply chain is a resource fundamental to virtually every aspect of modern life.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n80:Design_Resource {\"id\":\"N1\", \"displayName\":\"Advanced CPUs\", \"input_name\":\"Advanced CPUs\", \"type\":\"design_resource\", \"description\":\"Central processing units (\\\\ CPUs\\\\ ) are the dominant general purpose logic chips. Two U.S. firms, Intel and AMD, have long held a duopoly over CPUs used for laptops, desktops, and servers. (China has several ventures, though none are competitive with U.S. firms.) CPUs are often classified into \\\\ nodes,\\\\ which represent technology generations: a chip at a new node (e.g., \\\\ 5 nm \\\\ released in 2020) contains approximately double the transistor density as a previous node (e.g., \\\\ 7 nm \\\\ released in 2018) and is also more cost-effective.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$56.2 billion (microprocessors) (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\", \"provider_name\":\"AMD\", \"provider_id\":\"P10\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n81:Design_Resource {\"id\":\"N6\", \"displayName\":\"Logic chip design\", \"input_name\":\"Logic chip design\", \"type\":\"design_resource\", \"description\":\"Logic chip design is the design of integrated circuits that perform digital computation. Based on World Semiconductor Trade Statistics (WSTS) and Semiconductor Industry Association (SIA) market segmentation, this category includes the following device categories: logic, microprocessor (MPU), microcontroller (MCU), digital signal processor (DSP).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$255.7 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for logic and micro (MPU, MCU, and DSP) product [segments](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n82:Design_Resource {\"id\":\"N2\", \"displayName\":\"Discrete GPUs\", \"input_name\":\"Discrete GPUs\", \"type\":\"design_resource\", \"description\":\"Discrete graphics processing units (\\\\ GPUs\\\\ ) have long been used for graphics processing (for example, in video game consoles) and in the last decade have become the most used chip for training artificial intelligence algorithms. The United States monopolizes the design market for GPUs, including standalone \\\\ discrete GPUs,\\\\ the most powerful GPUs.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$11.9 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\", \"provider_name\":\"AMD\", \"provider_id\":\"P10\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n83:Design_Resource {\"id\":\"N3\", \"displayName\":\"FPGAs\", \"input_name\":\"FPGAs\", \"type\":\"design_resource\", \"description\":\"Field-programmable gate arrays (\\\\ FPGAs\\\\ ), unlike other chips, can be reprogrammed after deployment to suit specific calculations, such as executing particular algorithms. U.S. firms capture virtually the entire FPGA design market.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$5.7 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\", \"provider_name\":\"AMD\", \"provider_id\":\"P10\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n84:Design_Resource {\"id\":\"N4\", \"displayName\":\"AI ASICs\", \"input_name\":\"AI ASICs\", \"type\":\"design_resource\", \"description\":\"Application-specific integrated circuits for artificial intelligence (\\\\ AI ASICs\\\\ ), a rapidly growing category of logic chips, often achieve greater speed and efficiency for artificial intelligence than GPUs and FPGAs, but are usable only for specific algorithms. ASICs can be easier to design than CPUs, GPUs, and FPGAs, opening the field to a wide range of design startups, including in China. Still, few highly specialized ASICs have been widely commercialized, as their markets are often too small for recouping fixed development costs.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n85:Tool_Resource {\"id\":\"N107\", \"displayName\":\"Imprint lithography\", \"input_name\":\"Imprint lithography\", \"type\":\"tool_resource\", \"description\":\"Imprint lithography tools use physical templates to directly transfer nanoscale patterns onto wafers. Unlike traditional photolithography, imprint lithography does not rely on optical projection, enabling high-resolution patterning with minimal diffraction limits. Austrian firm EV Group and South Korean firm GigaLane are market leaders in imprint lithography.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$29.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AUT\", \"provider_id\":\"P80\", \"provider_alias\":\"Austria\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"87.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n86:Tool_Resource {\"id\":\"N105\", \"displayName\":\"KrF (DUV) lithography tools\", \"input_name\":\"KrF (DUV) lithography tools\", \"type\":\"tool_resource\", \"description\":\"KrF lithography tools are deep ultraviolet (DUV) photolithography tools that use 248 nm wavelength light from krypton fluoride lasers to pattern semiconductor features for mature node semiconductors. Dutch firm ASML and Japanese firms Canon and Nikon dominate production.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.7 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"79.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n87:Tool_Resource {\"id\":\"N106\", \"displayName\":\"i-line lithography tools\", \"input_name\":\"i-line lithography tools\", \"type\":\"tool_resource\", \"description\":\"i-line lithography tools are ultraviolet (UV) photolithography systems used in semiconductor manufacturing for mature process nodes. These tools use 365 nm wavelength light from mercury vapor lamps to pattern features down to about 350 nm, making them suitable for producing chips with less stringent resolution requirements. Japanese firms Canon and Nikon and Dutch firm ASML are the primary manufacturers of i-line lithography tools, but Chinese firm SMEE and US firm Veeco also hold a small portion of the market.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"35.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n88:Tool_Resource {\"id\":\"N108\", \"displayName\":\"Direct write systems\", \"input_name\":\"Direct write systems\", \"type\":\"tool_resource\", \"description\":\"Direct write systems are lithography tools that pattern semiconductor features without using photomasks, enabling flexible and rapid prototyping in chip manufacturing. These systems use focused electron beams (e-beam), ion beams, or laser beams to directly \\\\ write\\\\ circuit patterns onto wafers or photoresists. Japanese firm JEOL and German firm Vistec Semiconductor are the leading manufacturers of direct write systems.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$33.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"DEU\", \"provider_id\":\"P32\", \"provider_alias\":\"Germany\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"32.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n89:Tool_Resource {\"id\":\"N104\", \"displayName\":\"Plasma modification tools\", \"input_name\":\"Plasma modification tools\", \"type\":\"tool_resource\", \"description\":\"Plasma modification tools are used to alter material properties of a layer that is deposited or grown on the surface of a wafer. US firm Applied Materials is the leading provider of plasma modification tools, but Japanese firms Kokusai Electric and Tokyo Electron (TEL) also hold a portion of the market.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$702.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"86.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n90:Tool_Resource {\"id\":\"N102\", \"displayName\":\"Dry clean tools\", \"input_name\":\"Dry clean tools\", \"type\":\"tool_resource\", \"description\":\"Dry clean tools use plasma to remove films or particles from wafers. These tools are used to create residue-free surfaces while minimizing wafer damage and material loss. US firm Lam Research and South Korean firm PSK are leading producers of dry clean tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$295.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"KOR\", \"provider_id\":\"P4\", \"provider_alias\":\"South Korea\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"40.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n91:Tool_Resource {\"id\":\"N54\", \"displayName\":\"Misc. dry etch tools\", \"input_name\":\"Misc. dry etch tools\", \"type\":\"tool_resource\", \"description\":\"Miscellaneous dry etch tools are specialized semiconductor manufacturing equipment used for various etching processes in chip production. They include tools used to etch reticles as well as materials such as T follicular helper (TFH) cells and gallium arsenide (GaAs).\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$342.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"55.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n92:Tool_Resource {\"id\":\"N52\", \"displayName\":\"Ion milling tools\", \"input_name\":\"Ion milling tools\", \"type\":\"tool_resource\", \"description\":\"Ion milling tools are advanced semiconductor manufacturing equipment used for precise material removal and surface preparation in chip production. These tools utilize focused beams of ionized gas, typically argon, to etch or polish semiconductor wafers. Ion milling enables the creation of high-quality cross-sections, smooth surfaces, and precise features crucial for advanced semiconductor devices and materials analysis.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$0.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Various companies\", \"provider_id\":\"P370\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"Various countries\", \"share_provided\":\"100.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n93:Tool_Resource {\"id\":\"N53\", \"displayName\":\"Dry stripping tools\", \"input_name\":\"Dry stripping tools\", \"type\":\"tool_resource\", \"description\":\"Dry stripping tools use plasma to remove photoresist and other residues from wafers after processes like etching, ion implantation, or deposition. These tools are used to create residue-free surfaces while minimizing wafer damage and material loss. US-based but Chinese-owned firm Mattson Technology, US-firm Lam Research, Japanese firm Kokusai Electric, and South Korean firm PSK are the leading producers of dry stripping tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$272.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"35.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n94:Tool_Resource {\"id\":\"N114\", \"displayName\":\"Overlay metrology tools\", \"input_name\":\"Overlay metrology tools\", \"type\":\"tool_resource\", \"description\":\"Overlay metrology tools are used to measure and control the alignment accuracy between successive lithographic layers in chip production. These tools use sophisticated imaging and scatterometry techniques to detect and quantify overlay errors with nanometer-scale precision, ensuring the precise registration of device features and interconnects. US firm KLA and Dutch firm ASML are leading producers of overlay metrology tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$906.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"45.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n95:Tool_Resource {\"id\":\"N115\", \"displayName\":\"E-beam metrology tools\", \"input_name\":\"E-beam metrology tools\", \"type\":\"tool_resource\", \"description\":\"E-beam metrology tools use focused electron beams (e-beams) to detect defects achieving better resolution than optical methods. These tools enable precise measurements of line widths, spaces between features, and complex three-dimensional structures in advanced semiconductor devices. US firms Applied Materials and KLA and Dutch firm ASML are the leading producers of e-beam metrology tools. Dongfang Jingyuan Electron is an emerging Chinese firm producing e-beam metrology tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$769.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASML\", \"provider_id\":\"P88\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"37.6\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n96:Tool_Resource {\"id\":\"N116\", \"displayName\":\"Defect review stations\", \"input_name\":\"Defect review stations\", \"type\":\"tool_resource\", \"description\":\"Defect review stations are specialized semiconductor manufacturing systems used to identify and analyze microscopic defects on wafers during chip production. These tools combine high-resolution imaging to pinpoint irregularities in circuit patterns. Critical for maintaining yield in advanced semiconductor nodes, defect review stations typically utilize scanning electron microscopy (SEM) or optical imaging to detect defects that could impact device performance. US firm Applied Materials is the leading supplier of defect review stations; however US firm KLA and Japanese firm Hitachi High-Tech also have notable market shares.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$618.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"71.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n97:Tool_Resource {\"id\":\"N79\", \"displayName\":\"Memory test tools\", \"input_name\":\"Memory test tools\", \"type\":\"tool_resource\", \"description\":\"Memory test tools for flash and DRAM are specialized semiconductor equipment used to validate performance, reliability, and functionality of memory chips during manufacturing. These systems perform critical measurements such as access speed, endurance cycles, data retention, and error correction efficiency, ensuring compliance with industry standards for consumer electronics, data center, and automotive applications. Leading DRAM test tool providers include Japanese firm Advantest, South Korean firm YIKC, US firm Teradyne, among others. Leading flash test tool providers include US firm Teradyne and Japanese firm Advantest.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\", \"provider_name\":\"Advantest\", \"provider_id\":\"P175\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"JPN\", \"share_provided\":\"62.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n98:Tool_Resource {\"id\":\"N101\", \"displayName\":\"Dry etching tools (adv. pkg.)\", \"input_name\":\"Dry etching tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Etching tools for advanced packaging are used to remove materials from wafers and substrates during an advanced packaging process. US firm Lam Research is the leading supplier of etching tools for advanced packaging, followed by Chinese firm Advanced Micro-Fabrication Equipment Inc. (AMEC), US firms Applied Materials and KLA, and Chinese firm NAURA.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$831.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"18.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n99:Tool_Resource {\"id\":\"N129\", \"displayName\":\"Etch and clean tools (adv. pkg.)\", \"input_name\":\"Etch and clean tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools are etch and clean tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, etch tools carve the pattern into the permanent layer below the photoresist, and clean tools remove residues, preparing the wafer for the next processing step.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AMEC\", \"provider_id\":\"P123\", \"provider_alias\":\"Advanced Micro-Fabrication Equipment Inc. China\", \"provider_type\":\"organization\", \"provider_country\":\"CHN\", \"share_provided\":\"12.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n100:Tool_Resource {\"id\":\"N110\", \"displayName\":\"CVD tools (adv. pkg.)\", \"input_name\":\"CVD tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Chemical vapor deposition (CVD) tools for advanced packaging deposit thin films on wafers and substrates during an advanced packaging process. These tools are used to deposit most dielectrics (a type of insulator) and some metals. US firm Applied Materials is the leading supplier of CVD tools for advanced packaging, followed by Chinese firm NAURA, US firm Lam Research, and Japanese firm Kokusai.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$383.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"2.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n101:Tool_Resource {\"id\":\"N128\", \"displayName\":\"Deposition tools (adv. pkg.)\", \"input_name\":\"Deposition tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools are deposition tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, deposition tools are used to deposit thin films of materials on a silicon wafer.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$2.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"5.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n102:Tool_Resource {\"id\":\"N111\", \"displayName\":\"PVD tools (adv. pkg.)\", \"input_name\":\"PVD tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Physical vapor deposition (PVD) tools for advanced packaging deposit thin metal films on wafers and substrates during an advanced packaging process. The leading producer of PVD tools for advanced packaging is US firm Applied Materials, followed by Chinese firm NAURA and Japanese firm Ulvac, among others.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"3.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n103:Tool_Resource {\"id\":\"N112\", \"displayName\":\"Spin-on deposition tools (adv. pkg.)\", \"input_name\":\"Spin-on deposition tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Spin-on deposition tools for advanced packaging apply a liquid coating onto wafers and substrates during an advanced packaging process. Japanese firm SCREEN is the leading producer of spin-on tools for advanced packaging.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$4.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Various companies\", \"provider_id\":\"P370\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"Various countries\", \"share_provided\":\"100.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n104:Tool_Resource {\"id\":\"N113\", \"displayName\":\"ECP tools (adv. pkg.)\", \"input_name\":\"ECP tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Electrochemical plating (ECP) tools for advanced packaging use electrolysis to deposit materials during an advanced packaging process. A common application is to deposit copper (used for wiring in chips) on a wafer or substrate. US firms Lam Research and Applied Materials are the leading producers followed by Singaporean firm ASMPT, among others.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"8.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n105:Design_Resource {\"id\":\"N5\", \"displayName\":\"Memory chip design\", \"input_name\":\"Memory chip design\", \"type\":\"design_resource\", \"description\":\"Memory chip design is the design of integrated circuits that store digital information, including both DRAM and NAND memory technologies. Memory designers also fabricate their designs, making them integrated device manufacturers (IDMs). Major memory design players include Micron, Samsung, and SK Hynix.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$129.8 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for memory product [segment](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"3.0\", \"year_share_provided\":\"2022.0\", \"source_provider_provided\":\"Worldwide semiconductor sales for memory product [segment](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n106:Design_Resource {\"id\":\"N13\", \"displayName\":\"DAO chip design\", \"input_name\":\"DAO chip design\", \"type\":\"design_resource\", \"description\":\"Discrete, Analog, and Other (DAO) semiconductors include discrete, analog, sensor, and optoelectronic devices. These designs typically utilize mature process nodes (28nm and above) and are essential for a wide range of applications including power management, signal processing, and sensor interfaces in automotive, industrial, and consumer electronics sectors.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$188.7 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for discrete, analog, sensor, and optoelectronic product [segments](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"9.0\", \"year_share_provided\":\"2022.0\", \"source_provider_provided\":\"Worldwide semiconductor sales for discrete, analog, sensor, and optoelectronic product [segments](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n107:Material_Resource {\"id\":\"N91\", \"displayName\":\"Electronic gases\", \"input_name\":\"Electronic gases\", \"type\":\"material_resource\", \"description\":\"Gases are widely used in semiconductor fabrication, including common gases like nitrogen, hydrogen, helium, argon helium, and carbon dioxide as well as speciality electronic gases like nitrogen trifluoride, tungsten hexafluoride, hydrogen chloride, ammonia, disilane, germane, high-purity carbon dioxide, and nitrous oxide. In particular, the photolithography process uses various noble gases, such as neon, argon, and krypton, to create lasers to draw circuit patterns on wafers. (However, the most advanced photolithography equipment, EUV, uses a tin light source rather than a gas-based light source.)\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2019.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$6 billion\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SEMI)\", \"provider_name\":\"Air Liquide\", \"provider_id\":\"P257\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"FRA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SEMI)\"}),\n",
      "(n108:Material_Resource {\"id\":\"N92\", \"displayName\":\"Wet chemicals\", \"input_name\":\"Wet chemicals\", \"type\":\"material_resource\", \"description\":\"Wet chemicals, such as sulfuric acid, isopropyl alcohol, ammonium hydroxide, phosphoric acid, nitric acid, hydrochloric acid, and acetic acid, are widely used in semiconductor manufacturing.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"Avantor\", \"provider_id\":\"P269\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"year_share_provided\":\"2019.0\", \"source_provider_provided\":\"nan\"}),\n",
      "(n109:Tool_Resource {\"id\":\"N17\", \"displayName\":\"Ion implanters\", \"input_name\":\"Ion implanters\", \"type\":\"tool_resource\", \"description\":\"Ion implanters embed dopant substances into silicon wafers to give different parts of the wafer different levels of semiconductivity to make functional transistors in chips. Different types of implanters are used for different purposes. Low-to-medium-current ion implanters and high-current ion implanters are most commonly used, with high-current ion implanters capable of greater throughput. Meanwhile, high-voltage ion implanters can implant ions deeply into silicon, and ultra-high-dose doping implanters can achieve greater dopant density than the other tools. The United States is the dominant producer of ion implanters, with Japan and Taiwan rounding out most of global market share.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$3.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"67.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n110:Tool_Resource {\"id\":\"N122\", \"displayName\":\"Resist processing tools (adv. pkg.)\", \"input_name\":\"Resist processing tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"Resist processing tools, also called \\\\ tracks,\\\\ coat photoresists on wafers (typically by spin-coating, which spins the wafer to spread deposited photoresist), develop them (dissolve portions hit by light), and bake them (harden undissolved photoresist to prepare for etching). Japan is the sole producer of the most advanced tracks for EUV and ArF immersion photolithography; Germany, South Korea, the United States, and China produce less advanced equipment.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$227.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"CHN\", \"provider_id\":\"P2\", \"provider_alias\":\"China\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"2.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n111:Tool_Resource {\"id\":\"N127\", \"displayName\":\"Lithography tools (adv. pkg.)\", \"input_name\":\"Lithography tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools are lithography tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, lithography tools use ultraviolet light to draw intricate, nanoscale patterns into semiconductor wafers, creating the billions of tiny circuits contained in a single advanced logic chip.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$275.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"17.5\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n112:Tool_Resource {\"id\":\"N123\", \"displayName\":\"Mask aligners\", \"input_name\":\"Mask aligners\", \"type\":\"tool_resource\", \"description\":\"Mask aligners line up a patterned glass plate called a photomask with a silicon wafer that has been coated in light-sensitive phtoresist. This category includes contact aligners (which press the mask directly against a wafer), proximity aligners (which leave a small gap between the mask and the wafer), and scanning projection aligners (which use high-quality optics to project the mask image onto the wafer without physical contact). German firm SUSS MicroTec is the leading supplier of mask aligners.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$214.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"AUT\", \"provider_id\":\"P80\", \"provider_alias\":\"Austria\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"4.3\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n113:Tool_Resource {\"id\":\"N124\", \"displayName\":\"CMP tools (adv. pkg.)\", \"input_name\":\"CMP tools (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"After other steps like etching and cleaning, chemical mechanical planarization (CMP) tools flatten the wafer surface. CMP tools are critical for chip fabrication, but they are not as complex as other tools, such as lithography and deposition tools.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$376.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"80.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n114:Tool_Resource {\"id\":\"N125\", \"displayName\":\"Single wafer spin & spray systems (adv. pkg.)\", \"input_name\":\"Single wafer spin & spray systems (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools are single wafer spin & spray systems designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, single wafer spin and spray systems are a subcategory of etch and clean tools that rotate each wafer at high speeds while spraying chemicals to remove residues.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$403.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Grand Process\", \"provider_id\":\"P122\", \"provider_alias\":\"Grand Plastic Technology\", \"provider_type\":\"organization\", \"provider_country\":\"TWN\", \"share_provided\":\"2.1\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n115:Material_Resource {\"id\":\"N121\", \"displayName\":\"ATP materials\", \"input_name\":\"ATP materials\", \"type\":\"material_resource\", \"description\":\"ATP materials are the specialized materials required for the assembly, test, and packaging processes. These materials inlcude signal-routing carriers, including lead frames and substrates, as well as interconnect materials such as bond wires, solder balls, and conductive adhesives.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2022.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$24 billion (2022)\", \"market_share_chart_source\":\"[Semiconductor Industry Association (SIA)](https://perma.cc/GT6R-SWEM).\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n116:Material_Resource {\"id\":\"N126\", \"displayName\":\"Process-specific fabrication materials\", \"input_name\":\"Process-specific fabrication materials\", \"type\":\"material_resource\", \"description\":\"Process-specific fabrication materials are highly engineered materials that enable each step in the semiconductor fabrication process, inlcuidng (1) CMP materials slurries and pads that planarize wafer surfaces; (2) deposition materials ultra-high-purity gases, liquids, and targets; (3) photomasks patterned plates that project circuit images during lithography; and (4) photoresists light-sensitive polymers that define where material will be added or removed from the wafer.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\", \"provider_name\":\"nan\", \"provider_id\":\"nan\", \"provider_alias\":\"nan\", \"provider_type\":\"nan\", \"provider_country\":\"nan\", \"source_provider_provided\":\"nan\"}),\n",
      "(n117:Tool_Resource {\"id\":\"N130\", \"displayName\":\"Direct write systems (adv. pkg.)\", \"input_name\":\"Direct write systems (adv. pkg.)\", \"type\":\"tool_resource\", \"description\":\"These tools are direct write systems designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, direct write systems are lithography tools that pattern semiconductor features without using photomasks, enabling flexible and rapid prototyping in chip manufacturing.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$48.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"Applied Materials\", \"provider_id\":\"P81\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"USA\", \"share_provided\":\"100.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n118:Tool_Resource {\"id\":\"N131\", \"displayName\":\"Die attaching tools for IC\", \"input_name\":\"Die attaching tools for IC\", \"type\":\"tool_resource\", \"description\":\"Die attaching tools for integrated circuits (IC) precisely place and bond each die onto its package or substrate. High placement accuracy and uniform thermal conduction across the die are critical for yield and long-term reliability.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"10.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n119:Tool_Resource {\"id\":\"N132\", \"displayName\":\"Die attaching tools for non-IC\", \"input_name\":\"Die attaching tools for non-IC\", \"type\":\"tool_resource\", \"description\":\"Die attaching tools for non-integrated circuit (IC) devices affix devices, such as power semiconductors, other discrete semiconductors, LEDs, and CMOS image sensors to their substrates.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$276.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"33.9\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n120:Tool_Resource {\"id\":\"N133\", \"displayName\":\"Manual wire bonders\", \"input_name\":\"Manual wire bonders\", \"type\":\"tool_resource\", \"description\":\"Manual wire bonders are operator-controlled machines used to form wires between semiconductor die pads and a lead frame.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$5.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"BLR\", \"provider_id\":\"P134\", \"provider_alias\":\"Belarus\", \"provider_type\":\"country\", \"provider_country\":\"nan\", \"share_provided\":\"6.8\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n121:Tool_Resource {\"id\":\"N134\", \"displayName\":\"Auto ball bonders for IC\", \"input_name\":\"Auto ball bonders for IC\", \"type\":\"tool_resource\", \"description\":\"Automatic ball bonders for integrated circuits (ICs) are high-speed thermosonic wire-bonding systems that create gold or copper ball interconnects between an IC s die pads and the package lead frame.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$337.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"7.7\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n122:Tool_Resource {\"id\":\"N135\", \"displayName\":\"Auto ball bonders for non-IC\", \"input_name\":\"Auto ball bonders for non-IC\", \"type\":\"tool_resource\", \"description\":\"Automatic ball bonders for non-integrated circuit (IC) devices are thermosonic wire-bonding systems engineered to create gold or copper ball interconnects between die pads and the package lead frame for power semiconductors, other discrete semiconductors, LEDs, and CMOS image sensors.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$140.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"44.0\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n123:Tool_Resource {\"id\":\"N136\", \"displayName\":\"Automatic wedge bonders\", \"input_name\":\"Automatic wedge bonders\", \"type\":\"tool_resource\", \"description\":\"Automatic wedge bonders are wire-bonding systems that form alumnium or copper wedge bonds to connect a device s die pads to a lead frame or substrate. These data exclude automatic wedge bonders designed for batteries.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$100 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"27.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n124:Tool_Resource {\"id\":\"N137\", \"displayName\":\"Wafer level stud bonders\", \"input_name\":\"Wafer level stud bonders\", \"type\":\"tool_resource\", \"description\":\"Wafer level stud bonders are automated thermosonic bonding systems that fabricate gold or copper \\\\ stud\\\\ bumps on a wafer s bond pads.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$25.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\", \"provider_name\":\"ASM Pacific\", \"provider_id\":\"P145\", \"provider_alias\":\"ASMPT Limited\", \"provider_type\":\"organization\", \"provider_country\":\"SGP\", \"share_provided\":\"62.2\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n125:Tool_Resource {\"id\":\"N138\", \"displayName\":\"Other deposition tools (non-IC)\", \"input_name\":\"Other deposition tools (non-IC)\", \"type\":\"tool_resource\", \"description\":\"Deposition tools for non-IC applications includes tools for compound semiconductors, MEMS, and \\\\ other.\\\\ Deposition tools for hard drive manufacturing are excluded.\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"stage_description\":\"nan\", \"year\":\"2024.0\", \"market_share_chart_caption\":\"nan\", \"market_share_chart_global_market_size_info\":\"$1.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\", \"provider_name\":\"ASM International\", \"provider_id\":\"P112\", \"provider_alias\":\"nan\", \"provider_type\":\"organization\", \"provider_country\":\"NLD\", \"share_provided\":\"12.4\", \"year_share_provided\":\"2024.0\", \"source_provider_provided\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n0)-[:GOES_INTO]-(n1),\n",
      "(n1)-[:GOES_INTO]-(n71),\n",
      "(n2)-[:GOES_INTO]-(n1),\n",
      "(n3)-[:IS_TYPE_OF]-(n4),\n",
      "(n4)-[:GOES_INTO]-(n7),\n",
      "(n5)-[:IS_TYPE_OF]-(n4),\n",
      "(n6)-[:IS_TYPE_OF]-(n4),\n",
      "(n7)-[:GOES_INTO]-(n10),\n",
      "(n8)-[:GOES_INTO]-(n9),\n",
      "(n9)-[:GOES_INTO]-(n50),\n",
      "(n10)-[:GOES_INTO]-(n8),\n",
      "(n11)-[:IS_TYPE_OF]-(n4),\n",
      "(n12)-[:IS_TYPE_OF]-(n11),\n",
      "(n13)-[:IS_TYPE_OF]-(n11),\n",
      "(n14)-[:GOES_INTO]-(n7),\n",
      "(n14)-[:IS_TYPE_OF]-(n116),\n",
      "(n15)-[:GOES_INTO]-(n7),\n",
      "(n15)-[:IS_TYPE_OF]-(n116),\n",
      "(n16)-[:GOES_INTO]-(n7),\n",
      "(n17)-[:GOES_INTO]-(n18),\n",
      "(n18)-[:GOES_INTO]-(n7),\n",
      "(n19)-[:IS_TYPE_OF]-(n20),\n",
      "(n20)-[:IS_TYPE_OF]-(n17),\n",
      "(n21)-[:IS_TYPE_OF]-(n20),\n",
      "(n22)-[:IS_TYPE_OF]-(n20),\n",
      "(n23)-[:IS_TYPE_OF]-(n17),\n",
      "(n24)-[:IS_TYPE_OF]-(n17),\n",
      "(n25)-[:IS_TYPE_OF]-(n17),\n",
      "(n26)-[:IS_TYPE_OF]-(n17),\n",
      "(n27)-[:IS_TYPE_OF]-(n17),\n",
      "(n28)-[:GOES_INTO]-(n18),\n",
      "(n29)-[:GOES_INTO]-(n30),\n",
      "(n30)-[:GOES_INTO]-(n10),\n",
      "(n31)-[:GOES_INTO]-(n30),\n",
      "(n32)-[:IS_TYPE_OF]-(n33),\n",
      "(n33)-[:IS_TYPE_OF]-(n29),\n",
      "(n34)-[:IS_TYPE_OF]-(n33),\n",
      "(n35)-[:GOES_INTO]-(n9),\n",
      "(n36)-[:IS_TYPE_OF]-(n37),\n",
      "(n37)-[:GOES_INTO]-(n41),\n",
      "(n38)-[:IS_TYPE_OF]-(n37),\n",
      "(n39)-[:IS_TYPE_OF]-(n40),\n",
      "(n40)-[:GOES_INTO]-(n50),\n",
      "(n41)-[:GOES_INTO]-(n7),\n",
      "(n41)-[:GOES_INTO]-(n10),\n",
      "(n41)-[:GOES_INTO]-(n9),\n",
      "(n41)-[:GOES_INTO]-(n8),\n",
      "(n41)-[:GOES_INTO]-(n18),\n",
      "(n42)-[:IS_TYPE_OF]-(n43),\n",
      "(n43)-[:GOES_INTO]-(n41),\n",
      "(n44)-[:IS_TYPE_OF]-(n43),\n",
      "(n45)-[:IS_TYPE_OF]-(n40),\n",
      "(n46)-[:IS_TYPE_OF]-(n43),\n",
      "(n47)-[:IS_TYPE_OF]-(n42),\n",
      "(n48)-[:IS_TYPE_OF]-(n42),\n",
      "(n49)-[:IS_TYPE_OF]-(n42),\n",
      "(n50)-[:GOES_INTO]-(n60),\n",
      "(n51)-[:IS_TYPE_OF]-(n52),\n",
      "(n52)-[:GOES_INTO]-(n50),\n",
      "(n53)-[:IS_TYPE_OF]-(n52),\n",
      "(n54)-[:IS_TYPE_OF]-(n52),\n",
      "(n55)-[:IS_TYPE_OF]-(n54),\n",
      "(n56)-[:IS_TYPE_OF]-(n54),\n",
      "(n57)-[:IS_TYPE_OF]-(n54),\n",
      "(n58)-[:GOES_INTO]-(n50),\n",
      "(n59)-[:IS_TYPE_OF]-(n52),\n",
      "(n60)-[:GOES_INTO]-(n79),\n",
      "(n61)-[:IS_TYPE_OF]-(n62),\n",
      "(n62)-[:GOES_INTO]-(n60),\n",
      "(n63)-[:IS_TYPE_OF]-(n62),\n",
      "(n64)-[:IS_TYPE_OF]-(n62),\n",
      "(n65)-[:GOES_INTO]-(n60),\n",
      "(n66)-[:GOES_INTO]-(n67),\n",
      "(n67)-[:GOES_INTO]-(n28),\n",
      "(n68)-[:GOES_INTO]-(n67),\n",
      "(n69)-[:GOES_INTO]-(n9),\n",
      "(n69)-[:IS_TYPE_OF]-(n116),\n",
      "(n70)-[:GOES_INTO]-(n18),\n",
      "(n70)-[:IS_TYPE_OF]-(n116),\n",
      "(n71)-[:GOES_INTO]-(n7),\n",
      "(n71)-[:GOES_INTO]-(n10),\n",
      "(n71)-[:GOES_INTO]-(n9),\n",
      "(n71)-[:GOES_INTO]-(n8),\n",
      "(n71)-[:GOES_INTO]-(n18),\n",
      "(n72)-[:IS_TYPE_OF]-(n73),\n",
      "(n73)-[:GOES_INTO]-(n115),\n",
      "(n74)-[:IS_TYPE_OF]-(n73),\n",
      "(n75)-[:IS_TYPE_OF]-(n73),\n",
      "(n76)-[:IS_TYPE_OF]-(n73),\n",
      "(n77)-[:IS_TYPE_OF]-(n73),\n",
      "(n78)-[:IS_TYPE_OF]-(n73),\n",
      "(n80)-[:IS_TYPE_OF]-(n81),\n",
      "(n81)-[:GOES_INTO]-(n28),\n",
      "(n82)-[:IS_TYPE_OF]-(n81),\n",
      "(n83)-[:IS_TYPE_OF]-(n81),\n",
      "(n84)-[:IS_TYPE_OF]-(n81),\n",
      "(n85)-[:IS_TYPE_OF]-(n4),\n",
      "(n86)-[:IS_TYPE_OF]-(n4),\n",
      "(n87)-[:IS_TYPE_OF]-(n4),\n",
      "(n88)-[:IS_TYPE_OF]-(n11),\n",
      "(n89)-[:IS_TYPE_OF]-(n17),\n",
      "(n90)-[:IS_TYPE_OF]-(n29),\n",
      "(n91)-[:IS_TYPE_OF]-(n33),\n",
      "(n92)-[:IS_TYPE_OF]-(n29),\n",
      "(n93)-[:IS_TYPE_OF]-(n29),\n",
      "(n94)-[:IS_TYPE_OF]-(n42),\n",
      "(n95)-[:IS_TYPE_OF]-(n42),\n",
      "(n96)-[:IS_TYPE_OF]-(n42),\n",
      "(n97)-[:IS_TYPE_OF]-(n62),\n",
      "(n98)-[:IS_TYPE_OF]-(n99),\n",
      "(n99)-[:IS_TYPE_OF]-(n40),\n",
      "(n100)-[:IS_TYPE_OF]-(n101),\n",
      "(n101)-[:IS_TYPE_OF]-(n40),\n",
      "(n102)-[:IS_TYPE_OF]-(n101),\n",
      "(n103)-[:IS_TYPE_OF]-(n101),\n",
      "(n104)-[:IS_TYPE_OF]-(n101),\n",
      "(n105)-[:GOES_INTO]-(n28),\n",
      "(n106)-[:GOES_INTO]-(n28),\n",
      "(n107)-[:GOES_INTO]-(n71),\n",
      "(n107)-[:GOES_INTO]-(n115),\n",
      "(n108)-[:GOES_INTO]-(n71),\n",
      "(n109)-[:GOES_INTO]-(n8),\n",
      "(n110)-[:IS_TYPE_OF]-(n111),\n",
      "(n111)-[:IS_TYPE_OF]-(n40),\n",
      "(n112)-[:IS_TYPE_OF]-(n4),\n",
      "(n113)-[:IS_TYPE_OF]-(n40),\n",
      "(n114)-[:IS_TYPE_OF]-(n99),\n",
      "(n115)-[:GOES_INTO]-(n50),\n",
      "(n115)-[:GOES_INTO]-(n60),\n",
      "(n116)-[:GOES_INTO]-(n71),\n",
      "(n117)-[:IS_TYPE_OF]-(n111),\n",
      "(n118)-[:IS_TYPE_OF]-(n55),\n",
      "(n119)-[:IS_TYPE_OF]-(n55),\n",
      "(n120)-[:IS_TYPE_OF]-(n56),\n",
      "(n121)-[:IS_TYPE_OF]-(n56),\n",
      "(n122)-[:IS_TYPE_OF]-(n56),\n",
      "(n123)-[:IS_TYPE_OF]-(n56),\n",
      "(n124)-[:IS_TYPE_OF]-(n56),\n",
      "(n125)-[:IS_TYPE_OF]-(n17)\n",
      "****************************************************************************************************\n"
     ]
    }
   ],
   "source": [
    "# Build CREATE command from networkx object\n",
    "create_command = build_create_command_from_networkx(G)\n",
    "print(f\"Cypher CREATE command :\\n\\n{100 * '*'}\\n{create_command}\\n{100 * '*'}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 347,
   "id": "b95bb068-2e75-40c5-83d8-d7b400a2a083",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run CREATE command\n",
    "client.query(create_command)\n",
    "\n",
    "# Commit the change\n",
    "client.query(\"COMMIT\")\n",
    "client.query(\"CHANGE SUBMIT\")\n",
    "\n",
    "# Checkout into main\n",
    "client.checkout()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6962eb06-4eaa-41b6-8a39-68057bb9db3b",
   "metadata": {},
   "source": [
    "<div class=\"alert alert-block alert-info\">\n",
    "    <h2>\n",
    "        Visualize your graph in TuringDB Graph Visualizer ! Now that your instance is running:\n",
    "    </h2>\n",
    "    <h3>\n",
    "        <ul>\n",
    "            <li>Go to <a href=\"https://console.turingdb.ai/databases\">TuringDB Console - Database Instances</a></li>\n",
    "            <li>In your current instance panel, click on \"Open Visualizer\" button</li>\n",
    "            <li>Visualizer opens, now you can choose your graph in the dropdown menu at the top-right corner</li>\n",
    "        </ul>\n",
    "        You can then play with your graph and visualize the nodes you want !\n",
    "    </h3>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0a071014-7009-47ed-84d2-d7da930d63a8",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "61de5fd8-38a5-4249-bf37-303f805b53ce",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "505a810c-db80-4286-b8ec-dc6cb830fa89",
   "metadata": {},
   "source": [
    "# Query TuringDB"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 350,
   "id": "93fcec6e-0cc8-49cd-90c8-1269654dbca5",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>n.displayName</th>\n",
       "      <th>e</th>\n",
       "      <th>m.displayName</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Overlay metrology tools</td>\n",
       "      <td>0</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Dry stripping tools</td>\n",
       "      <td>1</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Ion milling tools</td>\n",
       "      <td>2</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Misc. dry etch tools</td>\n",
       "      <td>3</td>\n",
       "      <td>Dry etch tools</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Dry clean tools</td>\n",
       "      <td>4</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>134</th>\n",
       "      <td>AI ASICs</td>\n",
       "      <td>134</td>\n",
       "      <td>Logic chip design</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>135</th>\n",
       "      <td>FPGAs</td>\n",
       "      <td>135</td>\n",
       "      <td>Logic chip design</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>136</th>\n",
       "      <td>Discrete GPUs</td>\n",
       "      <td>136</td>\n",
       "      <td>Logic chip design</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>137</th>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>137</td>\n",
       "      <td>Chip design</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>138</th>\n",
       "      <td>Advanced CPUs</td>\n",
       "      <td>138</td>\n",
       "      <td>Logic chip design</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>139 rows × 3 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "               n.displayName    e                   m.displayName\n",
       "0    Overlay metrology tools    0          Wafer inspection tools\n",
       "1        Dry stripping tools    1  Dry etching and cleaning tools\n",
       "2          Ion milling tools    2  Dry etching and cleaning tools\n",
       "3       Misc. dry etch tools    3                  Dry etch tools\n",
       "4            Dry clean tools    4  Dry etching and cleaning tools\n",
       "..                       ...  ...                             ...\n",
       "134                 AI ASICs  134               Logic chip design\n",
       "135                    FPGAs  135               Logic chip design\n",
       "136            Discrete GPUs  136               Logic chip design\n",
       "137        Logic chip design  137                     Chip design\n",
       "138            Advanced CPUs  138               Logic chip design\n",
       "\n",
       "[139 rows x 3 columns]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Match all edges and return them\n",
    "command = \"MATCH (n)-[e]-(m) RETURN n.displayName, e, m.displayName\"\n",
    "df = client.query(command)\n",
    "if df.empty:\n",
    "    print(\"No result found\")\n",
    "else:\n",
    "    display(df)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bdb01b3d-761d-4b79-82d2-a8a36df2f2a4",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 349,
   "id": "c670021e-89da-4794-acc4-4aa08117d189",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>n.displayName</th>\n",
       "      <th>e</th>\n",
       "      <th>m.displayName</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>FPGAs</td>\n",
       "      <td>135</td>\n",
       "      <td>Logic chip design</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "  n.displayName    e      m.displayName\n",
       "0         FPGAs  135  Logic chip design"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# \n",
    "command = \"\"\"\n",
    "MATCH (n{displayName: \"FPGAs\"})-[e]-(m)\n",
    "RETURN n.displayName, e, m.displayName\n",
    "\"\"\"\n",
    "df = client.query(command)\n",
    "if df.empty:\n",
    "    print(\"No result found\")\n",
    "else:\n",
    "    display(df)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 164,
   "id": "4c5af056-6b9d-4712-a494-8b61551e4d16",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>i1.displayName</th>\n",
       "      <th>i1.type</th>\n",
       "      <th>i1</th>\n",
       "      <th>i2.displayName</th>\n",
       "      <th>i2.type</th>\n",
       "      <th>i2</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Overlay metrology tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>0</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Dry stripping tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>1</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Ion milling tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>2</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Misc. dry etch tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>3</td>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>51</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Dry clean tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>4</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>55</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>69</th>\n",
       "      <td>Process monitoring tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>84</td>\n",
       "      <td>Process control tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>89</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>Film, stack, and shape metrology tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>85</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>Critical dimensions metrology tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>86</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>72</th>\n",
       "      <td>Defect inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>87</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>88</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>73</th>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>88</td>\n",
       "      <td>Process control tools</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>89</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>74 rows × 6 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                            i1.displayName        i1.type  i1  \\\n",
       "0                  Overlay metrology tools  tool_resource   0   \n",
       "1                      Dry stripping tools  tool_resource   1   \n",
       "2                        Ion milling tools  tool_resource   2   \n",
       "3                     Misc. dry etch tools  tool_resource   3   \n",
       "4                          Dry clean tools  tool_resource   4   \n",
       "..                                     ...            ...  ..   \n",
       "69                Process monitoring tools  tool_resource  84   \n",
       "70  Film, stack, and shape metrology tools  tool_resource  85   \n",
       "71     Critical dimensions metrology tools  tool_resource  86   \n",
       "72                 Defect inspection tools  tool_resource  87   \n",
       "73                  Wafer inspection tools  tool_resource  88   \n",
       "\n",
       "                    i2.displayName        i2.type  i2  \n",
       "0           Wafer inspection tools  tool_resource  88  \n",
       "1   Dry etching and cleaning tools  tool_resource  55  \n",
       "2   Dry etching and cleaning tools  tool_resource  55  \n",
       "3                   Dry etch tools  tool_resource  51  \n",
       "4   Dry etching and cleaning tools  tool_resource  55  \n",
       "..                             ...            ...  ..  \n",
       "69           Process control tools  tool_resource  89  \n",
       "70          Wafer inspection tools  tool_resource  88  \n",
       "71          Wafer inspection tools  tool_resource  88  \n",
       "72          Wafer inspection tools  tool_resource  88  \n",
       "73           Process control tools  tool_resource  89  \n",
       "\n",
       "[74 rows x 6 columns]"
      ]
     },
     "execution_count": 164,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# \n",
    "command = \"\"\"\n",
    "MATCH (i1:Tool_Resource)--(i2:Tool_Resource)\n",
    "RETURN i1.displayName, i1.type, i1, i2.displayName, i2.type, i2\n",
    "\"\"\"\n",
    "client.query(command)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4570e1af-7ba7-49e5-a9e0-367b6cc59471",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 169,
   "id": "56490b75-1fb0-4843-99f1-cdedd972c9f0",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>i1.displayName</th>\n",
       "      <th>i1.description</th>\n",
       "      <th>i2.displayName</th>\n",
       "      <th>i2.description</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Overlay metrology tools</td>\n",
       "      <td>Overlay metrology tools are used to measure an...</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>Even the tiniest imperfections can cause serio...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Dry stripping tools</td>\n",
       "      <td>Dry stripping tools use plasma to remove photo...</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>Etching and cleaning tools have two main types...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Ion milling tools</td>\n",
       "      <td>Ion milling tools are advanced semiconductor m...</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>Etching and cleaning tools have two main types...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Misc. dry etch tools</td>\n",
       "      <td>Miscellaneous dry etch tools are specialized s...</td>\n",
       "      <td>Dry etch tools</td>\n",
       "      <td>The main types of dry etching tools are used e...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Dry clean tools</td>\n",
       "      <td>Dry clean tools use plasma to remove films or ...</td>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>Etching and cleaning tools have two main types...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>Process monitoring tools</td>\n",
       "      <td>Process monitoring tools, such as curve tracer...</td>\n",
       "      <td>Process control tools</td>\n",
       "      <td>In semiconductor fabrication, process control ...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>Film, stack, and shape metrology tools</td>\n",
       "      <td>Film and wafer measuring tools include tools t...</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>Even the tiniest imperfections can cause serio...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>69</th>\n",
       "      <td>Critical dimensions metrology tools</td>\n",
       "      <td>Critical dimensions measuring tools (including...</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>Even the tiniest imperfections can cause serio...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>70</th>\n",
       "      <td>Defect inspection tools</td>\n",
       "      <td>Defect inspection tools include brightfield in...</td>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>Even the tiniest imperfections can cause serio...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>71</th>\n",
       "      <td>Wafer inspection tools</td>\n",
       "      <td>Even the tiniest imperfections can cause serio...</td>\n",
       "      <td>Process control tools</td>\n",
       "      <td>In semiconductor fabrication, process control ...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>72 rows × 4 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "                            i1.displayName  \\\n",
       "0                  Overlay metrology tools   \n",
       "1                      Dry stripping tools   \n",
       "2                        Ion milling tools   \n",
       "3                     Misc. dry etch tools   \n",
       "4                          Dry clean tools   \n",
       "..                                     ...   \n",
       "67                Process monitoring tools   \n",
       "68  Film, stack, and shape metrology tools   \n",
       "69     Critical dimensions metrology tools   \n",
       "70                 Defect inspection tools   \n",
       "71                  Wafer inspection tools   \n",
       "\n",
       "                                       i1.description  \\\n",
       "0   Overlay metrology tools are used to measure an...   \n",
       "1   Dry stripping tools use plasma to remove photo...   \n",
       "2   Ion milling tools are advanced semiconductor m...   \n",
       "3   Miscellaneous dry etch tools are specialized s...   \n",
       "4   Dry clean tools use plasma to remove films or ...   \n",
       "..                                                ...   \n",
       "67  Process monitoring tools, such as curve tracer...   \n",
       "68  Film and wafer measuring tools include tools t...   \n",
       "69  Critical dimensions measuring tools (including...   \n",
       "70  Defect inspection tools include brightfield in...   \n",
       "71  Even the tiniest imperfections can cause serio...   \n",
       "\n",
       "                    i2.displayName  \\\n",
       "0           Wafer inspection tools   \n",
       "1   Dry etching and cleaning tools   \n",
       "2   Dry etching and cleaning tools   \n",
       "3                   Dry etch tools   \n",
       "4   Dry etching and cleaning tools   \n",
       "..                             ...   \n",
       "67           Process control tools   \n",
       "68          Wafer inspection tools   \n",
       "69          Wafer inspection tools   \n",
       "70          Wafer inspection tools   \n",
       "71           Process control tools   \n",
       "\n",
       "                                       i2.description  \n",
       "0   Even the tiniest imperfections can cause serio...  \n",
       "1   Etching and cleaning tools have two main types...  \n",
       "2   Etching and cleaning tools have two main types...  \n",
       "3   The main types of dry etching tools are used e...  \n",
       "4   Etching and cleaning tools have two main types...  \n",
       "..                                                ...  \n",
       "67  In semiconductor fabrication, process control ...  \n",
       "68  Even the tiniest imperfections can cause serio...  \n",
       "69  Even the tiniest imperfections can cause serio...  \n",
       "70  Even the tiniest imperfections can cause serio...  \n",
       "71  In semiconductor fabrication, process control ...  \n",
       "\n",
       "[72 rows x 4 columns]"
      ]
     },
     "execution_count": 169,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Find female patients:\n",
    "command = \"\"\"\n",
    "MATCH (i1:Tool_Resource)-[e:IS_TYPE_OF]-(i2:Tool_Resource)\n",
    "RETURN i1.displayName, i1.description, i2.displayName, i2.description\n",
    "\"\"\"\n",
    "client.query(command)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "deeaed99-3dc9-4377-b1ed-6e82a0f0f249",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 171,
   "id": "23405ee2-815a-46b0-aeed-19172e5e2e45",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CREATE (n0:Tool_Resource {\"id\":\"N8\", \"displayName\":\"Crystal growing furnaces\", \"input_name\":\"Crystal growing furnaces\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment. Japan, Germany, and Switzerland are the main producers.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$44 million (2022)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2022). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n1:Material_Resource {\"id\":\"N26\", \"displayName\":\"Wafer\", \"input_name\":\"Wafer\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Silicon wafers are the basic building block for chip production. To produce them, a furnace forms a cylinder of silicon (or other semiconducting materials), which is then cut into disc-shaped wafers. These wafers are then processed, split and packaged into individual chips. Most wafers are made purely of silicon or another material, but others have more complex structures. Dopants, such as boron, aluminum, phosphorous, platinum or other elements, may be added to alter the level of semiconductivity.\\n\\n300 mm wafers, produced by Japanese, Taiwanese, German, and Korean firms, are used to produce nearly all advanced chips today. Manufacturing the smoothest, high-purity 300 mm wafers-which are necessary for supporting the smallest chip feature sizes-requires considerable tacit know-how. Older-technology wafer sizes include 150 and 200 mm, used for chips with larger feature sizes.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$10.9 billion\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing CSET estimates based on financial statements and wafer production capacities)\"}),\n",
      "(n2:Tool_Resource {\"id\":\"N9\", \"displayName\":\"Crystal machining tools\", \"input_name\":\"Crystal machining tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Crystal growing furnaces and machining tools are necessary to produce all wafers-thin, disc-shaped materials fabs used to produce chips. The furnace forms a cylindrical ingot of silicon from polycrystalline raw silicon; machining equipment then cuts the ingot into wafers used for chip fabrication. These tools have relatively low value and complexity relative to other semiconductor manufacturing equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$312.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n3:Tool_Resource {\"id\":\"N20\", \"displayName\":\"EUV lithography tools\", \"input_name\":\"EUV lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"EUV lithography tools are the most advanced photolithography equipment currently used in mass semiconductor production. They are the only tools combining leading-edge precision (by producing light with small wavelengths) with high throughput (by using photomasks), and are necessary for mass-producing the most advanced logic chips. They are exclusively produced by the Dutch firm ASML. A single EUV scanner costs well over $150 million, ships in 40 freight containers and contains about 100,000 individual parts.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n4:Tool_Resource {\"id\":\"N19\", \"displayName\":\"Lithography tools\", \"input_name\":\"Lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"The Netherlands, Japan, and a small number of other countries are the dominant producers of lithography equipment, critical for the production of chips and photomasks. In particular, the Netherlands and Japan are exclusive providers of advanced photolithography scanners, necessary for mass-production of advanced chips.\\n\\nPhotolithography scanners use ultraviolet light to draw intricate, nanoscale patterns into semiconductor wafers, creating the billions of tiny circuits contained in a single advanced logic chip. An extreme ultraviolet (EUV) scanner refracts a beam of 13.5 nm ultraviolet light through a photomask, transferring that pattern to a photoresist chemical applied as a layer on the chip. The light dissolves parts of the photoresist in the circuit pattern. The newly created photoresist pattern is etched into a permanent chip substrate below the photoresist. Throughout this process, the scanner precisely moves the wafer and the photomask helps build the design.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$29.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n5:Tool_Resource {\"id\":\"N21\", \"displayName\":\"ArF dry (DUV) lithography tools\", \"input_name\":\"ArF dry (DUV) lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"ArF dry lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light from argon fluoride (ArF) lasers to pattern critical non-immersion layers in chip production. Only the Dutch firm ASML and the Japanese firm Nikon produce ArF lithography tools capable of mass production.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$887.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n6:Tool_Resource {\"id\":\"N22\", \"displayName\":\"ArF immersion (DUV) lithography tools\", \"input_name\":\"ArF immersion (DUV) lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"ArF immersion lithography scanners are advanced deep ultraviolet (DUV) photolithography tools used in high-volume semiconductor manufacturing. ArF dry lithography tools use 193 nm wavelength light and a liquid medium to achieve high-resolution patterning for advanced semiconductors. EUV and ArF immersion scanners are the only lithography tools capable of mass-producing chips at near-cutting edge scale (the absolute cutting edge requires EUV). Only the Dutch firm ASML and the Japanese firm Nikon produce ArF scanners or ArF immersion scanners capable of mass production.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$10.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n7:Process {\"id\":\"N25\", \"displayName\":\"Photolithography\", \"input_name\":\"Photolithography\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"In photolithography, light is used to draw patterns into semiconductor wafers, creating the tiny circuits that comprise logic chips. A photolithography tool passes light through a photomask-a transparent plate with a circuit pattern-to transfer that pattern to a wafer coated with photoresist chemical. (Photomasks are themselves made with lithography tools.) The light dissolves parts of the photoresist according to the circuit pattern.\\n\\nAdvanced photolithography is critical to mass production of cutting-edge semiconductors. It requires enormously complex, expensive equipment supplied by only a few vendors in Europe and Japan. The most sophisticated photolithography processes involve extreme ultraviolet (EUV) scanners, produced exclusively by the Dutch firm ASML.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n8:Process {\"id\":\"N16\", \"displayName\":\"Ion implantation\", \"input_name\":\"Ion implantation\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"Ion implanters embed dopant substances into silicon wafers to give different parts of the wafer different levels of semiconductivity to make functional transistors in chips. Different types of implanters are used for different purposes. Low-to-medium-current ion implanters and high-current ion implanters are most commonly used, with high-current ion implanters capable of greater throughput. Meanwhile, high-voltage ion implanters can implant ions deeply into silicon, and ultra-high-dose doping implanters can achieve greater dopant density than the other tools. The United States is the dominant producer of ion implanters, with Japan and Taiwan rounding out most of global market share.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n9:Process {\"id\":\"N57\", \"displayName\":\"Chemical mechanical planarization\", \"input_name\":\"Chemical mechanical planarization\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"After etching and cleaning, the wafer surface is flattened in a process called chemical mechanical planarization (CMP) to allow a new layer of features to be added. CMP tools are critical for chip fabrication, but not as complex as other tools, such as lithography and deposition tools.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n10:Process {\"id\":\"N46\", \"displayName\":\"Etch and clean\", \"input_name\":\"Etch and clean\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"After photolithography creates a pattern in the photoresist coating a wafer, specialized tools etch the pattern into the permanent layer below the photoresist. The photoresist is then removed and the etched material cleaned off of the layer.\\n\\nThe United States and Japan are the main producers of etch and clean equipment; South Korea and China are also significant suppliers.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n11:Tool_Resource {\"id\":\"N28\", \"displayName\":\"Maskless lithography tools\", \"input_name\":\"Maskless lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Maskless lithography equipment draws patterns in a substrate using laser light, electrons, or ions. Unlike photolithography equipment, maskless lithography tools work without masks. This allows them to quickly and cheaply make new patterns, but slows down the process of drawing patterns into the wafer. As a result, maskless lithography tools can cost-effectively produce low-volume items like photomasks, but are are ill-suited to mass chip production.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n12:Tool_Resource {\"id\":\"N29\", \"displayName\":\"Mask exposure systems - e-beam\", \"input_name\":\"Mask exposure systems - e-beam\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Electron-beam (or \\\\ e-beam\\\\ ) lithography tools draw patterns in a substrate using electrons. They are the dominant tools for photomask production, and are also infrequently used for low-volume chip production. Like other maskless lithography tools, e-beam tools can quickly and cheaply make new patterns, but are slow at drawing patterns into wafers, making them ill-suited to mass chip production.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$951.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n13:Tool_Resource {\"id\":\"N30\", \"displayName\":\"Mask exposure systems - laser beam\", \"input_name\":\"Mask exposure systems - laser beam\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Laser lithography tools draw patterns in a substrate using laser light. They are sometimes used to produce photomasks (though less often than e-beam tools). Like other maskless lithography tools, laser lithography tools can quickly and cheaply make new patterns, but are slow at drawing patterns into wafers, making them ill-suited to mass chip production.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$185 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n14:Material_Resource {\"id\":\"N33\", \"displayName\":\"Photomasks\", \"input_name\":\"Photomasks\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Photomasks are transparent plates containing a circuit pattern to be fabricated in a chip. Photolithography equipment produces light that passes through this pattern so that the photomask s pattern is transferred to the chip. Each photomask is specific to one chip design. Photomasks are produced by captive mask shops (businesses within large semiconductor manufacturing firms) or merchant mask shops (which sell to semiconductor manufacturers). Japan, the United States, and Taiwan lead production of leading-edge photomasks.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$4 billion (all photomasks)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n15:Material_Resource {\"id\":\"N31\", \"displayName\":\"Photoresists\", \"input_name\":\"Photoresists\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Photoresists are chemicals deposited on a wafer. When exposed to patterned light that has passed through a photomask, they selectively dissolve to form the circuit pattern. Etching is then performed in places where the photoresist has dissolved to transfer the circuit pattern permanently onto the wafer. Photoresists are specific to particular photolithography processes. Japanese firms are the leading producers.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$3.3 billion (all photoresists)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n16:Tool_Resource {\"id\":\"N32\", \"displayName\":\"Resist processing tools\", \"input_name\":\"Resist processing tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Resist processing tools, also called \\\\ tracks,\\\\ coat photoresists on wafers (typically by spin-coating, which spins the wafer to spread deposited photoresist), develop them (dissolve portions hit by light), and bake them (harden undissolved photoresist to prepare for etching). Japan is the sole producer of the most advanced tracks for EUV and ArF immersion photolithography; Germany, South Korea, the United States, and China produce less advanced equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$3.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n17:Tool_Resource {\"id\":\"N36\", \"displayName\":\"Deposition tools\", \"input_name\":\"Deposition tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Deposition tools are used to deposit thin films of materials on a silicon wafer. After lithography and etching, these films become different chip layers, including for transistors, interconnects (wires), and other elements. In addition to deposition tools for integrated circuit (IC) manufacturing, this section includes deposition tools for non-IC applications, specifically: compound semiconductors, MEMS, and \\\\ other.\\\\ Deposition tools for hard drive manufacturing are excluded.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$24.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n18:Process {\"id\":\"N35\", \"displayName\":\"Deposition\", \"input_name\":\"Deposition\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"In the deposition process, specialized tools are used to deposit thin films of materials on a silicon wafer. After lithography and etching, these films become different chip layers, including for transistors, interconnects (wires), and other elements.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n19:Tool_Resource {\"id\":\"N38\", \"displayName\":\"Plasma CVD tools\", \"input_name\":\"Plasma CVD tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Plasma chemical vapor deposition tools are used to deposit for materials requiring low temperatures during the deposition process. They are mostly produced by American firms.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$6.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n20:Tool_Resource {\"id\":\"N47\", \"displayName\":\"Chemical vapor deposition tools\", \"input_name\":\"Chemical vapor deposition tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Chemical vapor deposition (CVD) tools create a chemical vapor that deposits films on the wafer atom-by-atom or molecule-by-molecule. CVD is the most widely used deposition technique in chip fabrication. It is used to deposit most dielectrics (a type of insulator), silicon, and some metals.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$9.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n21:Tool_Resource {\"id\":\"N39\", \"displayName\":\"Low-pressure CVD tools\", \"input_name\":\"Low-pressure CVD tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Low-pressure chemical vapor deposition tools are commonly used to deposit polysilicon, tungsten, titanium, and titanium nitride.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n22:Tool_Resource {\"id\":\"N40\", \"displayName\":\"High-temperature CVD tools\", \"input_name\":\"High-temperature CVD tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"High-temperature chemical vapor deposition tools are used to deposit epitaxial layers (layers oriented in a particular way relative to underlying layers).\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n23:Tool_Resource {\"id\":\"N41\", \"displayName\":\"Atomic layer deposition tools\", \"input_name\":\"Atomic layer deposition tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Atomic layer deposition (ALD) tools are particularly advanced chemical vapor deposition tools capable of depositing layers a single atom in thickness, and are essential for leading-edge chip designs.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$3.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n24:Tool_Resource {\"id\":\"N42\", \"displayName\":\"Physical vapor deposition tools\", \"input_name\":\"Physical vapor deposition tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Physical vapor deposition (PVD) tools vaporize a solid or liquid material, which then condenses onto a substrate. The primary PVD method is called \\\\ sputtering.\\\\ The United States controls most of the PVD equipment market, followed by China and Japan.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$4.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n25:Tool_Resource {\"id\":\"N43\", \"displayName\":\"Rapid thermal processing tools\", \"input_name\":\"Rapid thermal processing tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Rapid thermal processing (RTP) is critical to several steps in chip manufacturing. RTP tools include lamps, lasers, or other mechanisms to quickly increase the temperature of a wafer in order to change its properties. For instance, RTP tools are used to activate materials (such as dopants in transistors) to change their properties, modify materials, or make deposited films denser to improve their properties. Some RTP tools provide heat for as long as multiple seconds (solely produced by the United States and South Korea); others provide it only for milliseconds (solely produced by the United States and Japan).\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n26:Tool_Resource {\"id\":\"N44\", \"displayName\":\"Tube-based diffusion and deposition tools\", \"input_name\":\"Tube-based diffusion and deposition tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Tube-based diffusion and deposition systems are called \\\\ tube \\\\ -based because substrates are loaded in cylindrical chambers for processing, either causing diffusion of dopants into a wafer (tube diffusion systems) or depositing materials for particular applications (tube deposition systems).\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n27:Tool_Resource {\"id\":\"N45\", \"displayName\":\"Electrochemical plating tools\", \"input_name\":\"Electrochemical plating tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Electrochemical plating (ECP) tools use electrolysis to deposit materials. A common application is to deposit copper (used for wiring in chips) across a wafer. However, other techniques, such as chemical vapor deposition, can also deposit copper for some applications.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$688.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n28:Process {\"id\":\"N0\", \"displayName\":\"Chip design\", \"input_name\":\"Chip design\", \"type\":\"process\", \"stage_name\":\"Design\", \"stage_id\":\"S1\", \"description\":\"Chip design involves specification, logic design, physical design, and validation and verification. Specification determines how the chip should operate in the system using it. Logic design creates a schematic model of interconnected electrical components. Physical design translates this model to a physical layout of electrical components and interconnects, the wires that connect components. Validation and verification ensure chips based on the design will operate as expected.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$574.1 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales. [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n29:Tool_Resource {\"id\":\"N48\", \"displayName\":\"Dry etching and cleaning tools\", \"input_name\":\"Dry etching and cleaning tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Etching and cleaning tools have two main types: dry and wet. Dry etching tools-using gases to etch the substrate-are the most commonly used tool, and are especially necessary for circuit features in advanced chips. Dry etching tools have advantages over wet tools: they are fast and can etch differently depending on the direction of etch (\\\\ anisotropic etching\\\\ ), which enables fine-grained features with complex shapes.\\n\\nThe most advanced dry etching tools are called atomic layer etching (ALE) tools. These tools are important for multiple etching applications in the most advanced chips, and are produced by leading U.S., Japanese, and British firms. Though it doesn t produce ALE tools, China s AMEC produces dry etching tools that are perhaps the most advanced SME tools sold by any Chinese firm. They are used for leading Taiwanese chipmaker TSMC s 7 and 5 nm nodes, though not for the finest features, such as in complex transistor structures. Recognizing China s competitiveness in dry etching tools, the United States removed these tools from the Commerce Control List in 2016.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$19.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n30:Tool_Resource {\"id\":\"N55\", \"displayName\":\"Etch and clean tools\", \"input_name\":\"Etch and clean tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"After photolithography creates a pattern in the photoresist coating a wafer, specialized tools etch the pattern into the permanent layer below the photoresist. The photoresist is then removed and the etched material cleaned off of the layer.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$24.7 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n31:Tool_Resource {\"id\":\"N49\", \"displayName\":\"Wet etching and cleaning tools\", \"input_name\":\"Wet etching and cleaning tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Etching and cleaning tools have two main types: dry and wet. Wet etching tools, using liquids, are less commonly used, and largely for cleaning wafers. Wet etching has advantages compared to dry etching-it is cheaper, risks less damage to substrates, and is more selective, i.e., it can etch a particular material without unintentionally etching nearby materials. However, it is slower and typically cannot etch differently depending on the direction of etch, making it difficult to form complex structures. Therefore, wet etching is not typically used for etching the smallest features in advanced chips.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$6.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n32:Tool_Resource {\"id\":\"N50\", \"displayName\":\"Conductor etching tools\", \"input_name\":\"Conductor etching tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Conductor etching tools are used to carve the transistor electrodes and metal wiring into a chip. After a conductor such as copper, aluminum, tungsten, or silicon is deposited and coated with a layer of photoresist, the conductor etching tool removes the unwanted material, leaving the desired feature. U.S. firms are leading suppliers of conductor etching tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$9.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n33:Tool_Resource {\"id\":\"N103\", \"displayName\":\"Dry etch tools\", \"input_name\":\"Dry etch tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"The main types of dry etching tools are used either for etching conductors or dielectrics. Major subtypes of conductor and dielectric dry etching tools include sputter etching and plasma etching; plasma etching is further divided into reactive ion etching and deep reactive ion etching (a form of reactive ion etching used to make deep wells). The most commonly used form is reactive ion etching.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$18.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n34:Tool_Resource {\"id\":\"N51\", \"displayName\":\"Insulator etching tools\", \"input_name\":\"Insulator etching tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Insulator (or dielectric) etching tools electrically isolate the metal wiring and transistors on a chip. Japanese firm Tokyo Electron, U.S. firm Lam Research, and Chinese firm AMEC are the leading suppliers of insulator etching tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$7.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n35:Tool_Resource {\"id\":\"N86\", \"displayName\":\"CMP tools\", \"input_name\":\"CMP tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"After other steps like etching and cleaning, chemical mechanical planarization (CMP) tools flatten the wafer surface. CMP tools are critical for chip fabrication, but not as complex as other tools, such as lithography and deposition tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n36:Tool_Resource {\"id\":\"N11\", \"displayName\":\"Wafer handlers\", \"input_name\":\"Wafer handlers\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wafer and photomask handlers store and transport wafers and photomasks in a fab. Japan, the United States, South Korea, Taiwan, and France produce these relatively less complex tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n37:Tool_Resource {\"id\":\"N59\", \"displayName\":\"Wafer and photomask handlers\", \"input_name\":\"Wafer and photomask handlers\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Storing and transporting wafers and photomasks in a fab requires specific equipment. Although specialized, this equipment is less complex than other tools used in semiconductor manufacturing.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n38:Tool_Resource {\"id\":\"N12\", \"displayName\":\"Photomask handlers\", \"input_name\":\"Photomask handlers\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wafer and photomask handlers store and transport wafers and photomasks in a fab. Japan, South Korea, Taiwan, and France produce these relatively less complex tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$100.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n39:Tool_Resource {\"id\":\"N10\", \"displayName\":\"Wafer bonding and aligning tools\", \"input_name\":\"Wafer bonding and aligning tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wafer bonders and aligners join silicon wafers. In this visualization, these fabrication tools are included as an input to advanced packaging, but they may also be used earlier in the production process. Austria, Japan, and Germany produce this equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$520.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n40:Tool_Resource {\"id\":\"N109\", \"displayName\":\"Fabrication tools (for advanced packaging)\", \"input_name\":\"Fabrication tools (for advanced packaging)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Advanced packaging tools are specialized semiconductor manufacturing systems used to integrate multiple chips into a single package, improving overall performance and power efficiency.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$5.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n41:Process {\"id\":\"N118\", \"displayName\":\"Process control and handling\", \"input_name\":\"Process control and handling\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"Process control: In semiconductor fabrication, process control involves precisely monitoring wafers, photomasks, and the overall chip manufacturing process to ensure consistency and low manufacturing error rates. Accordingly, process control tools are among the most essential and valuable semiconductor manufacturing equipment.\\n\\nHandling: Storing and transporting wafers and photomasks in a fab requires specific equipment. Although specialized, this equipment is less complex than other tools used in semiconductor manufacturing.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n42:Tool_Resource {\"id\":\"N61\", \"displayName\":\"Wafer inspection tools\", \"input_name\":\"Wafer inspection tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Even the tiniest imperfections can cause serious problems during chip production. Major types of wafer inspection tools include film and wafer measuring tools, critical dimensions measuring tools, defect inspection tools, general-purpose microscopes, and structural inspection tools.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n43:Tool_Resource {\"id\":\"N60\", \"displayName\":\"Process control tools\", \"input_name\":\"Process control tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"In semiconductor fabrication, process control involves precisely monitoring wafers, photomasks, and the overall chip manufacturing process to ensure consistency and low manufacturing error rates. Accordingly, process control tools are among the most essential and valuable semiconductor manufacturing equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$13.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n44:Tool_Resource {\"id\":\"N62\", \"displayName\":\"Photomask inspection and repair tools\", \"input_name\":\"Photomask inspection and repair tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Photomask inspection and repair tools are similar to those used in wafer inspection, such as microscopes.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n45:Tool_Resource {\"id\":\"N63\", \"displayName\":\"Inspection tools (adv. pkg.)\", \"input_name\":\"Inspection tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools inspect parts of wafers during the advanced packaging process, before these wafers are \\\\ diced \\\\ (i.e., cut) into multiple chips.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$905.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n46:Tool_Resource {\"id\":\"N64\", \"displayName\":\"Process monitoring tools\", \"input_name\":\"Process monitoring tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Process monitoring tools, such as curve tracers, are relatively low-value equipment used to measure performance of devices fabricated in wafers during chip manufacturing.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$50.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n47:Tool_Resource {\"id\":\"N65\", \"displayName\":\"Film, stack, and shape metrology tools\", \"input_name\":\"Film, stack, and shape metrology tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Film and wafer measuring tools include tools to measure film thickness, makeup, and stack (such as Fourier-transform infrared spectrometers, ellipsometers, opto-acoustic tools, and x-ray tools) and tools to measure wafer surfaces, taper, warpage, and bow (such as wafer flatness mapping tools, surface profiling tools, optical instruments,\\\\ and atomic force microscopes).\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n48:Tool_Resource {\"id\":\"N66\", \"displayName\":\"Critical dimensions metrology tools\", \"input_name\":\"Critical dimensions metrology tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Critical dimensions measuring tools (including optical tools and scanning electron microscopes) measure device dimensions and ensure alignment between a photomask and wafer during photolithography.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$869.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n49:Tool_Resource {\"id\":\"N67\", \"displayName\":\"Defect inspection tools\", \"input_name\":\"Defect inspection tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Defect inspection tools include brightfield inspection tools (using light to scan the wafer), darkfield inspection tools (using lasers), e-beam inspection tools (using electrons), and optical and scanning electron microscopes.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$5.9 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n50:Process {\"id\":\"N69\", \"displayName\":\"Assembly and packaging\", \"input_name\":\"Assembly and packaging\", \"type\":\"process\", \"stage_name\":\"Assembly, testing, and packaging (ATP)\", \"stage_id\":\"S3\", \"description\":\"At the end of the fabrication process, the finished wafer contains dozens of chips in a grid pattern. During assembly and packaging, the wafer is separated into individual chips, or \\\\ dies\\\\ . Each chip is mounted on a frame with wires that connect the chip to external devices, and enclosed in a protective casing. This produces the familiar look of a dark gray rectangle with metal pins at the edges.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n51:Tool_Resource {\"id\":\"N70\", \"displayName\":\"Assembly inspection tools\", \"input_name\":\"Assembly inspection tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Assembly inspection tools inspect dies, bonding, packages, or wafers for defects throughout the packaging process.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$241.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n52:Tool_Resource {\"id\":\"N119\", \"displayName\":\"Assembly tools\", \"input_name\":\"Assembly tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Assembly tools are the specialized equipment that converts processed wafers into packaged semiconductor devices. This category includes (1) dicing tools, which precisely separate individual dies from the wafer; (2) bonding tools, including die attach tools, wire bonders, and advanced interconnect tools; (3) assembly inspection tools, which inspect dies, bonding, packages, or wafers for defects throughout the packaging process; and (4) integrated assembly tools, which integrate multiple packaging systems.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n53:Tool_Resource {\"id\":\"N71\", \"displayName\":\"Dicing tools\", \"input_name\":\"Dicing tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Dicing tools cut individual chips (dies) in the wafer into separated chips. This process also involves thinning the wafer. Dicing tools include blade saws, laser saws, dicing accessories and backside grinding equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.8 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n54:Tool_Resource {\"id\":\"N72\", \"displayName\":\"Bonding tools\", \"input_name\":\"Bonding tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Bonding tools include die attach tools (to connect dies to lead frames or substrates), wire bonders (to make interconnects between lead frames and die pads), and advanced interconnect tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.3 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n55:Tool_Resource {\"id\":\"N73\", \"displayName\":\"Die attaching tools\", \"input_name\":\"Die attaching tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Die attaching tools are bonding tools used to connect individual chips, or \\\\ dies,\\\\ to lead frames or substrates.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n56:Tool_Resource {\"id\":\"N74\", \"displayName\":\"Wire bonding tools\", \"input_name\":\"Wire bonding tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wire bonders are bonding tools used to make interconnects between semiconductor die pads and a lead frame.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$702.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n57:Tool_Resource {\"id\":\"N75\", \"displayName\":\"Other interconnect tools\", \"input_name\":\"Other interconnect tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Other interconnect tools include various bonding tools other than die attach tools and wire bonders.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$222.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n58:Tool_Resource {\"id\":\"N76\", \"displayName\":\"Packaging tools\", \"input_name\":\"Packaging tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Packaging tools encase dies (individual chips) in packages.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$675.9 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n59:Tool_Resource {\"id\":\"N77\", \"displayName\":\"Integrated assembly tools\", \"input_name\":\"Integrated assembly tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Integrated assembly tools integrate different packaging systems.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$22.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n60:Process {\"id\":\"N78\", \"displayName\":\"Testing\", \"input_name\":\"Testing\", \"type\":\"process\", \"stage_name\":\"Assembly, testing, and packaging (ATP)\", \"stage_id\":\"S3\", \"description\":\"Chips undergo tests requiring a range of specialized equipment, including system-on-a-chip test tools, linear and discrete devices, burn-in tools, and handlers and probers.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n61:Tool_Resource {\"id\":\"N80\", \"displayName\":\"SoC test tools\", \"input_name\":\"SoC test tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"SoC test tools can test logic, memory, mixed, and analog circuits. As a result, they can test a wide variety of chips, including advanced logic chips like GPUs and other processors.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$4 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n62:Tool_Resource {\"id\":\"N120\", \"displayName\":\"Test tools\", \"input_name\":\"Test tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Test tools are also known as automatic test equipment (ATE). These tools confirms electrical functionality, performance, and reliability of semiconductors at both the wafer sort and final packaging stages. These tools include (1) burn-in test tools, which expose devices to high temperatures and stress to reduce failures; (2) linear and discrete test tools, which are optimized for analog ICs, power semiconductors, and other discrete transistors; (3) memory test tools, which are specialized semiconductor equipment used to validate performance, reliability, and functionality of memory chips; and (4) system-on-a-chip (SoC) test tools, which can test a wide variety of processors, including advanced logic chips like GPUs.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n63:Tool_Resource {\"id\":\"N81\", \"displayName\":\"Burn-in test tools\", \"input_name\":\"Burn-in test tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Burn-in tools heat devices to check if defects cause the devices to fail.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$215.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n64:Tool_Resource {\"id\":\"N82\", \"displayName\":\"Linear and discrete testing tools\", \"input_name\":\"Linear and discrete testing tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Linear testing devices include, for example, operational amplifiers and voltage regulators.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$224.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n65:Tool_Resource {\"id\":\"N83\", \"displayName\":\"Handlers and probers\", \"input_name\":\"Handlers and probers\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Handlers and probers link test tools and tested devices.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n66:Material_Resource {\"id\":\"N85\", \"displayName\":\"Core intellectual property\", \"input_name\":\"Core intellectual property\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Core intellectual property (IP) consists of reusable, modular design blocks that chip design firms license for use in their designs. U.S. and U.K. vendors dominate the core IP market; some firms specialize exclusively on core IP, while others combine their offerings with EDA tools. The company ARM is the top core IP vendor, providing an instruction set architecture (ISA) and associated core IP underpinning most of the world s smartphone processors.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$3.9 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\"}),\n",
      "(n67:Process {\"id\":\"N7\", \"displayName\":\"EDA and Core IP\", \"input_name\":\"EDA and Core IP\", \"type\":\"process\", \"stage_name\":\"Design\", \"stage_id\":\"S1\", \"description\":\"Electronic design automation (EDA) software: Until the 1970s, when chips included few electric components, engineers drew designs manually. Today, chips include billions of interconnected transistors and other electrical components. To manage this complexity, chip designers use sophisticated electronic design automation (EDA) software to produce chip designs.\\n\\nCore intellectual property: Core IP consists of reusable, modular design blocks that chip design firms license for use in their designs. U.S. and U.K. vendors dominate the core IP market; some firms specialize exclusively on core IP, while others combine their offerings with EDA tools. The company ARM is the top core IP vendor, providing an instruction set architecture (ISA) and associated core IP underpinning most of the world s smartphone processors.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n68:Tool_Resource {\"id\":\"N84\", \"displayName\":\"Electronic design automation software\", \"input_name\":\"Electronic design automation software\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Until the 1970s, when chips included few electric components, engineers drew designs manually. Today, chips include billions of interconnected transistors and other electrical components. To manage this complexity, chip designers use sophisticated electronic design automation (EDA) software to produce logic chip designs.\\n\\nOnly U.S. firms can produce EDA software with the full-spectrum capabilities engineers need to design leading-edge chips. Although the industry is top-heavy, startups frequently enter the EDA space. However, they struggle to compete with top EDA firms that typically acquire them to incorporate the startups niche functionality to their full-spectrum capabilities.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$6.8 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing Mentor Graphics, Journal of Microelectronic Manufacturing, IPNest, BCG)\"}),\n",
      "(n69:Material_Resource {\"id\":\"N90\", \"displayName\":\"CMP materials\", \"input_name\":\"CMP materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Chemical mechanical planarization (CMP) is a process that makes layers produced during fabrication flat so lithography can successfully be performed on them. The highest-value materials used in chemical mechanical planarization are chemical slurries, which often include rare earth minerals, and polishing pads. During fabrication, a wafer is placed on the pad along with the slurry, and a polishing head presses against the wafer and rotates to planarize the wafer.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$2.5 billion (slurries and pads)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n70:Material_Resource {\"id\":\"N88\", \"displayName\":\"Deposition materials\", \"input_name\":\"Deposition materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Deposition materials include materials such as sputtering targets, which are used in physical vapor deposition. In this process, argon ions are fired at the target, whose atoms are stripped off and deposited as a thin film on the wafer. Other deposition materials can be used to form interconnects, which are wires that connect devices within a chip, or for deposition of insulators that form layers within transistors and also between interconnects.\\n\\nMany other materials used in deposition are simply purified versions of raw materials such as aluminum, copper, tantalum, and titanium.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$1 billion (sputtering targets)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/)\"}),\n",
      "(n71:Process {\"id\":\"N117\", \"displayName\":\"Fabrication materials\", \"input_name\":\"Fabrication materials\", \"type\":\"process\", \"stage_name\":\"Fabrication\", \"stage_id\":\"S2\", \"description\":\"Fabrication materials are a critical input in the fabrication of chips. Fabrication materials include high-purity silicon wafers, chemicals, and gases.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$40 billion (2022)\", \"market_share_chart_source\":\"[Semiconductor Industry Association (SIA)](https://perma.cc/GT6R-SWEM).\"}),\n",
      "(n72:Material_Resource {\"id\":\"N93\", \"displayName\":\"Lead frames\", \"input_name\":\"Lead frames\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"A lead frame transfers data between a chip and external devices.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n73:Material_Resource {\"id\":\"N100\", \"displayName\":\"Packaging materials\", \"input_name\":\"Packaging materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Semiconductor packaging involves several steps to bond a fabricated chip to an encasing package, each requiring different materials. For example, a bond wire, typically made of aluminum, copper, silver, or gold, attaches the chip to a lead frame. The lead frame transfers data between the chip and external devices. A protective ceramic package, plastic substrate, or encapsulant resin can also be bonded to the chip. Die attach materials including polymers and eutectic alloys are used to attach the chip to packages or substrates.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n74:Material_Resource {\"id\":\"N94\", \"displayName\":\"Bond wires\", \"input_name\":\"Bond wires\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"A bond wire, typically made of aluminum, copper, silver, or gold, attaches the chip to a lead frame.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n75:Material_Resource {\"id\":\"N95\", \"displayName\":\"Ceramic packages\", \"input_name\":\"Ceramic packages\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n76:Material_Resource {\"id\":\"N96\", \"displayName\":\"Substrates\", \"input_name\":\"Substrates\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n77:Material_Resource {\"id\":\"N97\", \"displayName\":\"Encapsulation resins\", \"input_name\":\"Encapsulation resins\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Protective ceramic packages, plastic substrates, or encapsulant resins may be bonded to a chip during the packaging process.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n78:Material_Resource {\"id\":\"N98\", \"displayName\":\"Die attach materials\", \"input_name\":\"Die attach materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Die attach materials, including polymers and eutectic alloys, are used to attach chips to packages or substrates.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n79:Ultimate_Output {\"id\":\"N99\", \"displayName\":\"Finished logic chip\", \"input_name\":\"Finished logic chip\", \"type\":\"ultimate_output\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"The production of a single logic chip often requires more than 1,000 steps, passing through international borders 70 or more times, before reaching an end customer. The result of this complex, $500 billion supply chain is a resource fundamental to virtually every aspect of modern life.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n80:Design_Resource {\"id\":\"N1\", \"displayName\":\"Advanced CPUs\", \"input_name\":\"Advanced CPUs\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Central processing units (\\\\ CPUs\\\\ ) are the dominant general purpose logic chips. Two U.S. firms, Intel and AMD, have long held a duopoly over CPUs used for laptops, desktops, and servers. (China has several ventures, though none are competitive with U.S. firms.) CPUs are often classified into \\\\ nodes,\\\\ which represent technology generations: a chip at a new node (e.g., \\\\ 5 nm \\\\ released in 2020) contains approximately double the transistor density as a previous node (e.g., \\\\ 7 nm \\\\ released in 2018) and is also more cost-effective.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$56.2 billion (microprocessors) (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n81:Design_Resource {\"id\":\"N6\", \"displayName\":\"Logic chip design\", \"input_name\":\"Logic chip design\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Logic chip design is the design of integrated circuits that perform digital computation. Based on World Semiconductor Trade Statistics (WSTS) and Semiconductor Industry Association (SIA) market segmentation, this category includes the following device categories: logic, microprocessor (MPU), microcontroller (MCU), digital signal processor (DSP).\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$255.7 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for logic and micro (MPU, MCU, and DSP) product [segments](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n82:Design_Resource {\"id\":\"N2\", \"displayName\":\"Discrete GPUs\", \"input_name\":\"Discrete GPUs\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Discrete graphics processing units (\\\\ GPUs\\\\ ) have long been used for graphics processing (for example, in video game consoles) and in the last decade have become the most used chip for training artificial intelligence algorithms. The United States monopolizes the design market for GPUs, including standalone \\\\ discrete GPUs,\\\\ the most powerful GPUs.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$11.9 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n83:Design_Resource {\"id\":\"N3\", \"displayName\":\"FPGAs\", \"input_name\":\"FPGAs\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Field-programmable gate arrays (\\\\ FPGAs\\\\ ), unlike other chips, can be reprogrammed after deployment to suit specific calculations, such as executing particular algorithms. U.S. firms capture virtually the entire FPGA design market.\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$5.7 billion (2019)\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SIA, IC Insights, TrendForce, financial statements)\"}),\n",
      "(n84:Design_Resource {\"id\":\"N4\", \"displayName\":\"AI ASICs\", \"input_name\":\"AI ASICs\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Application-specific integrated circuits for artificial intelligence (\\\\ AI ASICs\\\\ ), a rapidly growing category of logic chips, often achieve greater speed and efficiency for artificial intelligence than GPUs and FPGAs, but are usable only for specific algorithms. ASICs can be easier to design than CPUs, GPUs, and FPGAs, opening the field to a wide range of design startups, including in China. Still, few highly specialized ASICs have been widely commercialized, as their markets are often too small for recouping fixed development costs.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n85:Tool_Resource {\"id\":\"N107\", \"displayName\":\"Imprint lithography\", \"input_name\":\"Imprint lithography\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Imprint lithography tools use physical templates to directly transfer nanoscale patterns onto wafers. Unlike traditional photolithography, imprint lithography does not rely on optical projection, enabling high-resolution patterning with minimal diffraction limits. Austrian firm EV Group and South Korean firm GigaLane are market leaders in imprint lithography.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$29.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n86:Tool_Resource {\"id\":\"N105\", \"displayName\":\"KrF (DUV) lithography tools\", \"input_name\":\"KrF (DUV) lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"KrF lithography tools are deep ultraviolet (DUV) photolithography tools that use 248 nm wavelength light from krypton fluoride lasers to pattern semiconductor features for mature node semiconductors. Dutch firm ASML and Japanese firms Canon and Nikon dominate production.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.7 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n87:Tool_Resource {\"id\":\"N106\", \"displayName\":\"i-line lithography tools\", \"input_name\":\"i-line lithography tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"i-line lithography tools are ultraviolet (UV) photolithography systems used in semiconductor manufacturing for mature process nodes. These tools use 365 nm wavelength light from mercury vapor lamps to pattern features down to about 350 nm, making them suitable for producing chips with less stringent resolution requirements. Japanese firms Canon and Nikon and Dutch firm ASML are the primary manufacturers of i-line lithography tools, but Chinese firm SMEE and US firm Veeco also hold a small portion of the market.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n88:Tool_Resource {\"id\":\"N108\", \"displayName\":\"Direct write systems\", \"input_name\":\"Direct write systems\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Direct write systems are lithography tools that pattern semiconductor features without using photomasks, enabling flexible and rapid prototyping in chip manufacturing. These systems use focused electron beams (e-beam), ion beams, or laser beams to directly \\\\ write\\\\ circuit patterns onto wafers or photoresists. Japanese firm JEOL and German firm Vistec Semiconductor are the leading manufacturers of direct write systems.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$33.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n89:Tool_Resource {\"id\":\"N104\", \"displayName\":\"Plasma modification tools\", \"input_name\":\"Plasma modification tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Plasma modification tools are used to alter material properties of a layer that is deposited or grown on the surface of a wafer. US firm Applied Materials is the leading provider of plasma modification tools, but Japanese firms Kokusai Electric and Tokyo Electron (TEL) also hold a portion of the market.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$702.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n90:Tool_Resource {\"id\":\"N102\", \"displayName\":\"Dry clean tools\", \"input_name\":\"Dry clean tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Dry clean tools use plasma to remove films or particles from wafers. These tools are used to create residue-free surfaces while minimizing wafer damage and material loss. US firm Lam Research and South Korean firm PSK are leading producers of dry clean tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$295.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n91:Tool_Resource {\"id\":\"N54\", \"displayName\":\"Misc. dry etch tools\", \"input_name\":\"Misc. dry etch tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Miscellaneous dry etch tools are specialized semiconductor manufacturing equipment used for various etching processes in chip production. They include tools used to etch reticles as well as materials such as T follicular helper (TFH) cells and gallium arsenide (GaAs).\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$342.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n92:Tool_Resource {\"id\":\"N52\", \"displayName\":\"Ion milling tools\", \"input_name\":\"Ion milling tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Ion milling tools are advanced semiconductor manufacturing equipment used for precise material removal and surface preparation in chip production. These tools utilize focused beams of ionized gas, typically argon, to etch or polish semiconductor wafers. Ion milling enables the creation of high-quality cross-sections, smooth surfaces, and precise features crucial for advanced semiconductor devices and materials analysis.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$0.4 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n93:Tool_Resource {\"id\":\"N53\", \"displayName\":\"Dry stripping tools\", \"input_name\":\"Dry stripping tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Dry stripping tools use plasma to remove photoresist and other residues from wafers after processes like etching, ion implantation, or deposition. These tools are used to create residue-free surfaces while minimizing wafer damage and material loss. US-based but Chinese-owned firm Mattson Technology, US-firm Lam Research, Japanese firm Kokusai Electric, and South Korean firm PSK are the leading producers of dry stripping tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$272.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n94:Tool_Resource {\"id\":\"N114\", \"displayName\":\"Overlay metrology tools\", \"input_name\":\"Overlay metrology tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Overlay metrology tools are used to measure and control the alignment accuracy between successive lithographic layers in chip production. These tools use sophisticated imaging and scatterometry techniques to detect and quantify overlay errors with nanometer-scale precision, ensuring the precise registration of device features and interconnects. US firm KLA and Dutch firm ASML are leading producers of overlay metrology tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$906.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n95:Tool_Resource {\"id\":\"N115\", \"displayName\":\"E-beam metrology tools\", \"input_name\":\"E-beam metrology tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"E-beam metrology tools use focused electron beams (e-beams) to detect defects achieving better resolution than optical methods. These tools enable precise measurements of line widths, spaces between features, and complex three-dimensional structures in advanced semiconductor devices. US firms Applied Materials and KLA and Dutch firm ASML are the leading producers of e-beam metrology tools. Dongfang Jingyuan Electron is an emerging Chinese firm producing e-beam metrology tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$769.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n96:Tool_Resource {\"id\":\"N116\", \"displayName\":\"Defect review stations\", \"input_name\":\"Defect review stations\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Defect review stations are specialized semiconductor manufacturing systems used to identify and analyze microscopic defects on wafers during chip production. These tools combine high-resolution imaging to pinpoint irregularities in circuit patterns. Critical for maintaining yield in advanced semiconductor nodes, defect review stations typically utilize scanning electron microscopy (SEM) or optical imaging to detect defects that could impact device performance. US firm Applied Materials is the leading supplier of defect review stations; however US firm KLA and Japanese firm Hitachi High-Tech also have notable market shares.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$618.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n97:Tool_Resource {\"id\":\"N79\", \"displayName\":\"Memory test tools\", \"input_name\":\"Memory test tools\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Memory test tools for flash and DRAM are specialized semiconductor equipment used to validate performance, reliability, and functionality of memory chips during manufacturing. These systems perform critical measurements such as access speed, endurance cycles, data retention, and error correction efficiency, ensuring compliance with industry standards for consumer electronics, data center, and automotive applications. Leading DRAM test tool providers include Japanese firm Advantest, South Korean firm YIKC, US firm Teradyne, among others. Leading flash test tool providers include US firm Teradyne and Japanese firm Advantest.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 13, 2025.\"}),\n",
      "(n98:Tool_Resource {\"id\":\"N101\", \"displayName\":\"Dry etching tools (adv. pkg.)\", \"input_name\":\"Dry etching tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Etching tools for advanced packaging are used to remove materials from wafers and substrates during an advanced packaging process. US firm Lam Research is the leading supplier of etching tools for advanced packaging, followed by Chinese firm Advanced Micro-Fabrication Equipment Inc. (AMEC), US firms Applied Materials and KLA, and Chinese firm NAURA.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$831.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n99:Tool_Resource {\"id\":\"N129\", \"displayName\":\"Etch and clean tools (adv. pkg.)\", \"input_name\":\"Etch and clean tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools are etch and clean tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, etch tools carve the pattern into the permanent layer below the photoresist, and clean tools remove residues, preparing the wafer for the next processing step.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n100:Tool_Resource {\"id\":\"N110\", \"displayName\":\"CVD tools (adv. pkg.)\", \"input_name\":\"CVD tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Chemical vapor deposition (CVD) tools for advanced packaging deposit thin films on wafers and substrates during an advanced packaging process. These tools are used to deposit most dielectrics (a type of insulator) and some metals. US firm Applied Materials is the leading supplier of CVD tools for advanced packaging, followed by Chinese firm NAURA, US firm Lam Research, and Japanese firm Kokusai.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$383.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n101:Tool_Resource {\"id\":\"N128\", \"displayName\":\"Deposition tools (adv. pkg.)\", \"input_name\":\"Deposition tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools are deposition tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, deposition tools are used to deposit thin films of materials on a silicon wafer.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$2.6 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n102:Tool_Resource {\"id\":\"N111\", \"displayName\":\"PVD tools (adv. pkg.)\", \"input_name\":\"PVD tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Physical vapor deposition (PVD) tools for advanced packaging deposit thin metal films on wafers and substrates during an advanced packaging process. The leading producer of PVD tools for advanced packaging is US firm Applied Materials, followed by Chinese firm NAURA and Japanese firm Ulvac, among others.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.2 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n103:Tool_Resource {\"id\":\"N112\", \"displayName\":\"Spin-on deposition tools (adv. pkg.)\", \"input_name\":\"Spin-on deposition tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Spin-on deposition tools for advanced packaging apply a liquid coating onto wafers and substrates during an advanced packaging process. Japanese firm SCREEN is the leading producer of spin-on tools for advanced packaging.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$4.8 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n104:Tool_Resource {\"id\":\"N113\", \"displayName\":\"ECP tools (adv. pkg.)\", \"input_name\":\"ECP tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Electrochemical plating (ECP) tools for advanced packaging use electrolysis to deposit materials during an advanced packaging process. A common application is to deposit copper (used for wiring in chips) on a wafer or substrate. US firms Lam Research and Applied Materials are the leading producers followed by Singaporean firm ASMPT, among others.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n105:Design_Resource {\"id\":\"N5\", \"displayName\":\"Memory chip design\", \"input_name\":\"Memory chip design\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Memory chip design is the design of integrated circuits that store digital information, including both DRAM and NAND memory technologies. Memory designers also fabricate their designs, making them integrated device manufacturers (IDMs). Major memory design players include Micron, Samsung, and SK Hynix.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$129.8 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for memory product [segment](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n106:Design_Resource {\"id\":\"N13\", \"displayName\":\"DAO chip design\", \"input_name\":\"DAO chip design\", \"type\":\"design_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Discrete, Analog, and Other (DAO) semiconductors include discrete, analog, sensor, and optoelectronic devices. These designs typically utilize mature process nodes (28nm and above) and are essential for a wide range of applications including power management, signal processing, and sensor interfaces in automotive, industrial, and consumer electronics sectors.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$188.7 billion (2022)\", \"market_share_chart_source\":\"Worldwide semiconductor sales for discrete, analog, sensor, and optoelectronic product [segments](https://perma.cc/UH5R-G63P). [World Semiconductor Trade Statistics (WSTS)](https://perma.cc/Y773-9T3A) and [Semiconductor Industry Association (SIA)](https://perma.cc/MPN9-W8YS).\"}),\n",
      "(n107:Material_Resource {\"id\":\"N91\", \"displayName\":\"Electronic gases\", \"input_name\":\"Electronic gases\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Gases are widely used in semiconductor fabrication, including common gases like nitrogen, hydrogen, helium, argon helium, and carbon dioxide as well as speciality electronic gases like nitrogen trifluoride, tungsten hexafluoride, hydrogen chloride, ammonia, disilane, germane, high-purity carbon dioxide, and nitrous oxide. In particular, the photolithography process uses various noble gases, such as neon, argon, and krypton, to create lasers to draw circuit patterns on wafers. (However, the most advanced photolithography equipment, EUV, uses a tin light source rather than a gas-based light source.)\", \"year\":\"2019.0\", \"market_share_chart_global_market_size_info\":\"$6 billion\", \"market_share_chart_source\":\"[CSET](https://cset.georgetown.edu/publication/the-semiconductor-supply-chain/) (citing SEMI)\"}),\n",
      "(n108:Material_Resource {\"id\":\"N92\", \"displayName\":\"Wet chemicals\", \"input_name\":\"Wet chemicals\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wet chemicals, such as sulfuric acid, isopropyl alcohol, ammonium hydroxide, phosphoric acid, nitric acid, hydrochloric acid, and acetic acid, are widely used in semiconductor manufacturing.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n109:Tool_Resource {\"id\":\"N17\", \"displayName\":\"Ion implanters\", \"input_name\":\"Ion implanters\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Ion implanters embed dopant substances into silicon wafers to give different parts of the wafer different levels of semiconductivity to make functional transistors in chips. Different types of implanters are used for different purposes. Low-to-medium-current ion implanters and high-current ion implanters are most commonly used, with high-current ion implanters capable of greater throughput. Meanwhile, high-voltage ion implanters can implant ions deeply into silicon, and ultra-high-dose doping implanters can achieve greater dopant density than the other tools. The United States is the dominant producer of ion implanters, with Japan and Taiwan rounding out most of global market share.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$3.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n110:Tool_Resource {\"id\":\"N122\", \"displayName\":\"Resist processing tools (adv. pkg.)\", \"input_name\":\"Resist processing tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Resist processing tools, also called \\\\ tracks,\\\\ coat photoresists on wafers (typically by spin-coating, which spins the wafer to spread deposited photoresist), develop them (dissolve portions hit by light), and bake them (harden undissolved photoresist to prepare for etching). Japan is the sole producer of the most advanced tracks for EUV and ArF immersion photolithography; Germany, South Korea, the United States, and China produce less advanced equipment.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$227.5 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n111:Tool_Resource {\"id\":\"N127\", \"displayName\":\"Lithography tools (adv. pkg.)\", \"input_name\":\"Lithography tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools are lithography tools designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, lithography tools use ultraviolet light to draw intricate, nanoscale patterns into semiconductor wafers, creating the billions of tiny circuits contained in a single advanced logic chip.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$275.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n112:Tool_Resource {\"id\":\"N123\", \"displayName\":\"Mask aligners\", \"input_name\":\"Mask aligners\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Mask aligners line up a patterned glass plate called a photomask with a silicon wafer that has been coated in light-sensitive phtoresist. This category includes contact aligners (which press the mask directly against a wafer), proximity aligners (which leave a small gap between the mask and the wafer), and scanning projection aligners (which use high-quality optics to project the mask image onto the wafer without physical contact). German firm SUSS MicroTec is the leading supplier of mask aligners.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$214.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n113:Tool_Resource {\"id\":\"N124\", \"displayName\":\"CMP tools (adv. pkg.)\", \"input_name\":\"CMP tools (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"After other steps like etching and cleaning, chemical mechanical planarization (CMP) tools flatten the wafer surface. CMP tools are critical for chip fabrication, but they are not as complex as other tools, such as lithography and deposition tools.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$376.7 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n114:Tool_Resource {\"id\":\"N125\", \"displayName\":\"Single wafer spin & spray systems (adv. pkg.)\", \"input_name\":\"Single wafer spin & spray systems (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools are single wafer spin & spray systems designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, single wafer spin and spray systems are a subcategory of etch and clean tools that rotate each wafer at high speeds while spraying chemicals to remove residues.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$403.3 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n115:Material_Resource {\"id\":\"N121\", \"displayName\":\"ATP materials\", \"input_name\":\"ATP materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"ATP materials are the specialized materials required for the assembly, test, and packaging processes. These materials inlcude signal-routing carriers, including lead frames and substrates, as well as interconnect materials such as bond wires, solder balls, and conductive adhesives.\", \"year\":\"2022.0\", \"market_share_chart_global_market_size_info\":\"$24 billion (2022)\", \"market_share_chart_source\":\"[Semiconductor Industry Association (SIA)](https://perma.cc/GT6R-SWEM).\"}),\n",
      "(n116:Material_Resource {\"id\":\"N126\", \"displayName\":\"Process-specific fabrication materials\", \"input_name\":\"Process-specific fabrication materials\", \"type\":\"material_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Process-specific fabrication materials are highly engineered materials that enable each step in the semiconductor fabrication process, inlcuidng (1) CMP materials slurries and pads that planarize wafer surfaces; (2) deposition materials ultra-high-purity gases, liquids, and targets; (3) photomasks patterned plates that project circuit images during lithography; and (4) photoresists light-sensitive polymers that define where material will be added or removed from the wafer.\", \"market_share_chart_global_market_size_info\":\"nan\", \"market_share_chart_source\":\"nan\"}),\n",
      "(n117:Tool_Resource {\"id\":\"N130\", \"displayName\":\"Direct write systems (adv. pkg.)\", \"input_name\":\"Direct write systems (adv. pkg.)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"These tools are direct write systems designed and sold for advanced packaging, also referred to as wafer level packaging (WLP). In general, direct write systems are lithography tools that pattern semiconductor features without using photomasks, enabling flexible and rapid prototyping in chip manufacturing.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$48.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n118:Tool_Resource {\"id\":\"N131\", \"displayName\":\"Die attaching tools for IC\", \"input_name\":\"Die attaching tools for IC\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Die attaching tools for integrated circuits (IC) precisely place and bond each die onto its package or substrate. High placement accuracy and uniform thermal conduction across the die are critical for yield and long-term reliability.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.1 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n119:Tool_Resource {\"id\":\"N132\", \"displayName\":\"Die attaching tools for non-IC\", \"input_name\":\"Die attaching tools for non-IC\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Die attaching tools for non-integrated circuit (IC) devices affix devices, such as power semiconductors, other discrete semiconductors, LEDs, and CMOS image sensors to their substrates.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$276.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n120:Tool_Resource {\"id\":\"N133\", \"displayName\":\"Manual wire bonders\", \"input_name\":\"Manual wire bonders\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Manual wire bonders are operator-controlled machines used to form wires between semiconductor die pads and a lead frame.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$5.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n121:Tool_Resource {\"id\":\"N134\", \"displayName\":\"Auto ball bonders for IC\", \"input_name\":\"Auto ball bonders for IC\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Automatic ball bonders for integrated circuits (ICs) are high-speed thermosonic wire-bonding systems that create gold or copper ball interconnects between an IC s die pads and the package lead frame.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$337.6 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n122:Tool_Resource {\"id\":\"N135\", \"displayName\":\"Auto ball bonders for non-IC\", \"input_name\":\"Auto ball bonders for non-IC\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Automatic ball bonders for non-integrated circuit (IC) devices are thermosonic wire-bonding systems engineered to create gold or copper ball interconnects between die pads and the package lead frame for power semiconductors, other discrete semiconductors, LEDs, and CMOS image sensors.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$140.1 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n123:Tool_Resource {\"id\":\"N136\", \"displayName\":\"Automatic wedge bonders\", \"input_name\":\"Automatic wedge bonders\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Automatic wedge bonders are wire-bonding systems that form alumnium or copper wedge bonds to connect a device s die pads to a lead frame or substrate. These data exclude automatic wedge bonders designed for batteries.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$100 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n124:Tool_Resource {\"id\":\"N137\", \"displayName\":\"Wafer level stud bonders\", \"input_name\":\"Wafer level stud bonders\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Wafer level stud bonders are automated thermosonic bonding systems that fabricate gold or copper \\\\ stud\\\\ bumps on a wafer s bond pads.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$25.2 million (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 28, 2025.\"}),\n",
      "(n125:Tool_Resource {\"id\":\"N138\", \"displayName\":\"Other deposition tools (non-IC)\", \"input_name\":\"Other deposition tools (non-IC)\", \"type\":\"tool_resource\", \"stage_name\":\"nan\", \"stage_id\":\"nan\", \"description\":\"Deposition tools for non-IC applications includes tools for compound semiconductors, MEMS, and \\\\ other.\\\\ Deposition tools for hard drive manufacturing are excluded.\", \"year\":\"2024.0\", \"market_share_chart_global_market_size_info\":\"$1.5 billion (2024)\", \"market_share_chart_source\":\"CSET analysis of TechInsights data (2024). Data used for analysis were published by TechInsights on May 5, 2025.\"}),\n",
      "(n0)-[:GOES_INTO]-(n1),\n",
      "(n1)-[:GOES_INTO]-(n71),\n",
      "(n2)-[:GOES_INTO]-(n1),\n",
      "(n3)-[:IS_TYPE_OF]-(n4),\n",
      "(n4)-[:GOES_INTO]-(n7),\n",
      "(n5)-[:IS_TYPE_OF]-(n4),\n",
      "(n6)-[:IS_TYPE_OF]-(n4),\n",
      "(n7)-[:GOES_INTO]-(n10),\n",
      "(n8)-[:GOES_INTO]-(n9),\n",
      "(n9)-[:GOES_INTO]-(n50),\n",
      "(n10)-[:GOES_INTO]-(n8),\n",
      "(n11)-[:IS_TYPE_OF]-(n4),\n",
      "(n12)-[:IS_TYPE_OF]-(n11),\n",
      "(n13)-[:IS_TYPE_OF]-(n11),\n",
      "(n14)-[:GOES_INTO]-(n7),\n",
      "(n14)-[:IS_TYPE_OF]-(n116),\n",
      "(n15)-[:GOES_INTO]-(n7),\n",
      "(n15)-[:IS_TYPE_OF]-(n116),\n",
      "(n16)-[:GOES_INTO]-(n7),\n",
      "(n17)-[:GOES_INTO]-(n18),\n",
      "(n18)-[:GOES_INTO]-(n7),\n",
      "(n19)-[:IS_TYPE_OF]-(n20),\n",
      "(n20)-[:IS_TYPE_OF]-(n17),\n",
      "(n21)-[:IS_TYPE_OF]-(n20),\n",
      "(n22)-[:IS_TYPE_OF]-(n20),\n",
      "(n23)-[:IS_TYPE_OF]-(n17),\n",
      "(n24)-[:IS_TYPE_OF]-(n17),\n",
      "(n25)-[:IS_TYPE_OF]-(n17),\n",
      "(n26)-[:IS_TYPE_OF]-(n17),\n",
      "(n27)-[:IS_TYPE_OF]-(n17),\n",
      "(n28)-[:GOES_INTO]-(n18),\n",
      "(n29)-[:GOES_INTO]-(n30),\n",
      "(n30)-[:GOES_INTO]-(n10),\n",
      "(n31)-[:GOES_INTO]-(n30),\n",
      "(n32)-[:IS_TYPE_OF]-(n33),\n",
      "(n33)-[:IS_TYPE_OF]-(n29),\n",
      "(n34)-[:IS_TYPE_OF]-(n33),\n",
      "(n35)-[:GOES_INTO]-(n9),\n",
      "(n36)-[:IS_TYPE_OF]-(n37),\n",
      "(n37)-[:GOES_INTO]-(n41),\n",
      "(n38)-[:IS_TYPE_OF]-(n37),\n",
      "(n39)-[:IS_TYPE_OF]-(n40),\n",
      "(n40)-[:GOES_INTO]-(n50),\n",
      "(n41)-[:GOES_INTO]-(n7),\n",
      "(n41)-[:GOES_INTO]-(n10),\n",
      "(n41)-[:GOES_INTO]-(n9),\n",
      "(n41)-[:GOES_INTO]-(n8),\n",
      "(n41)-[:GOES_INTO]-(n18),\n",
      "(n42)-[:IS_TYPE_OF]-(n43),\n",
      "(n43)-[:GOES_INTO]-(n41),\n",
      "(n44)-[:IS_TYPE_OF]-(n43),\n",
      "(n45)-[:IS_TYPE_OF]-(n40),\n",
      "(n46)-[:IS_TYPE_OF]-(n43),\n",
      "(n47)-[:IS_TYPE_OF]-(n42),\n",
      "(n48)-[:IS_TYPE_OF]-(n42),\n",
      "(n49)-[:IS_TYPE_OF]-(n42),\n",
      "(n50)-[:GOES_INTO]-(n60),\n",
      "(n51)-[:IS_TYPE_OF]-(n52),\n",
      "(n52)-[:GOES_INTO]-(n50),\n",
      "(n53)-[:IS_TYPE_OF]-(n52),\n",
      "(n54)-[:IS_TYPE_OF]-(n52),\n",
      "(n55)-[:IS_TYPE_OF]-(n54),\n",
      "(n56)-[:IS_TYPE_OF]-(n54),\n",
      "(n57)-[:IS_TYPE_OF]-(n54),\n",
      "(n58)-[:GOES_INTO]-(n50),\n",
      "(n59)-[:IS_TYPE_OF]-(n52),\n",
      "(n60)-[:GOES_INTO]-(n79),\n",
      "(n61)-[:IS_TYPE_OF]-(n62),\n",
      "(n62)-[:GOES_INTO]-(n60),\n",
      "(n63)-[:IS_TYPE_OF]-(n62),\n",
      "(n64)-[:IS_TYPE_OF]-(n62),\n",
      "(n65)-[:GOES_INTO]-(n60),\n",
      "(n66)-[:GOES_INTO]-(n67),\n",
      "(n67)-[:GOES_INTO]-(n28),\n",
      "(n68)-[:GOES_INTO]-(n67),\n",
      "(n69)-[:GOES_INTO]-(n9),\n",
      "(n69)-[:IS_TYPE_OF]-(n116),\n",
      "(n70)-[:GOES_INTO]-(n18),\n",
      "(n70)-[:IS_TYPE_OF]-(n116),\n",
      "(n71)-[:GOES_INTO]-(n7),\n",
      "(n71)-[:GOES_INTO]-(n10),\n",
      "(n71)-[:GOES_INTO]-(n9),\n",
      "(n71)-[:GOES_INTO]-(n8),\n",
      "(n71)-[:GOES_INTO]-(n18),\n",
      "(n72)-[:IS_TYPE_OF]-(n73),\n",
      "(n73)-[:GOES_INTO]-(n115),\n",
      "(n74)-[:IS_TYPE_OF]-(n73),\n",
      "(n75)-[:IS_TYPE_OF]-(n73),\n",
      "(n76)-[:IS_TYPE_OF]-(n73),\n",
      "(n77)-[:IS_TYPE_OF]-(n73),\n",
      "(n78)-[:IS_TYPE_OF]-(n73),\n",
      "(n80)-[:IS_TYPE_OF]-(n81),\n",
      "(n81)-[:GOES_INTO]-(n28),\n",
      "(n82)-[:IS_TYPE_OF]-(n81),\n",
      "(n83)-[:IS_TYPE_OF]-(n81),\n",
      "(n84)-[:IS_TYPE_OF]-(n81),\n",
      "(n85)-[:IS_TYPE_OF]-(n4),\n",
      "(n86)-[:IS_TYPE_OF]-(n4),\n",
      "(n87)-[:IS_TYPE_OF]-(n4),\n",
      "(n88)-[:IS_TYPE_OF]-(n11),\n",
      "(n89)-[:IS_TYPE_OF]-(n17),\n",
      "(n90)-[:IS_TYPE_OF]-(n29),\n",
      "(n91)-[:IS_TYPE_OF]-(n33),\n",
      "(n92)-[:IS_TYPE_OF]-(n29),\n",
      "(n93)-[:IS_TYPE_OF]-(n29),\n",
      "(n94)-[:IS_TYPE_OF]-(n42),\n",
      "(n95)-[:IS_TYPE_OF]-(n42),\n",
      "(n96)-[:IS_TYPE_OF]-(n42),\n",
      "(n97)-[:IS_TYPE_OF]-(n62),\n",
      "(n98)-[:IS_TYPE_OF]-(n99),\n",
      "(n99)-[:IS_TYPE_OF]-(n40),\n",
      "(n100)-[:IS_TYPE_OF]-(n101),\n",
      "(n101)-[:IS_TYPE_OF]-(n40),\n",
      "(n102)-[:IS_TYPE_OF]-(n101),\n",
      "(n103)-[:IS_TYPE_OF]-(n101),\n",
      "(n104)-[:IS_TYPE_OF]-(n101),\n",
      "(n105)-[:GOES_INTO]-(n28),\n",
      "(n106)-[:GOES_INTO]-(n28),\n",
      "(n107)-[:GOES_INTO]-(n71),\n",
      "(n107)-[:GOES_INTO]-(n115),\n",
      "(n108)-[:GOES_INTO]-(n71),\n",
      "(n109)-[:GOES_INTO]-(n8),\n",
      "(n110)-[:IS_TYPE_OF]-(n111),\n",
      "(n111)-[:IS_TYPE_OF]-(n40),\n",
      "(n112)-[:IS_TYPE_OF]-(n4),\n",
      "(n113)-[:IS_TYPE_OF]-(n40),\n",
      "(n114)-[:IS_TYPE_OF]-(n99),\n",
      "(n115)-[:GOES_INTO]-(n50),\n",
      "(n115)-[:GOES_INTO]-(n60),\n",
      "(n116)-[:GOES_INTO]-(n71),\n",
      "(n117)-[:IS_TYPE_OF]-(n111),\n",
      "(n118)-[:IS_TYPE_OF]-(n55),\n",
      "(n119)-[:IS_TYPE_OF]-(n55),\n",
      "(n120)-[:IS_TYPE_OF]-(n56),\n",
      "(n121)-[:IS_TYPE_OF]-(n56),\n",
      "(n122)-[:IS_TYPE_OF]-(n56),\n",
      "(n123)-[:IS_TYPE_OF]-(n56),\n",
      "(n124)-[:IS_TYPE_OF]-(n56),\n",
      "(n125)-[:IS_TYPE_OF]-(n17)\n"
     ]
    }
   ],
   "source": [
    "print(create_command)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 177,
   "id": "ba728dd3-8418-41ab-89cf-e1ea63ee12ac",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_id</th>\n",
       "      <th>input_name</th>\n",
       "      <th>type</th>\n",
       "      <th>stage_name</th>\n",
       "      <th>stage_id</th>\n",
       "      <th>description</th>\n",
       "      <th>year</th>\n",
       "      <th>market_share_chart_global_market_size_info</th>\n",
       "      <th>market_share_chart_caption</th>\n",
       "      <th>market_share_chart_source</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>N0</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>process</td>\n",
       "      <td>Design</td>\n",
       "      <td>S1</td>\n",
       "      <td>Chip design involves specification, logic desi...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$574.1 billion (2022)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Worldwide semiconductor sales. [World Semicond...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>N6</td>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Logic chip design is the design of integrated ...</td>\n",
       "      <td>2022.0</td>\n",
       "      <td>$255.7 billion (2022)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Worldwide semiconductor sales for logic and mi...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>N1</td>\n",
       "      <td>Advanced CPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Central processing units (\\\"CPUs\\\") are the do...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$56.2 billion (microprocessors) (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>N2</td>\n",
       "      <td>Discrete GPUs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Discrete graphics processing units (\\\"GPUs\\\") ...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$11.9 billion (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>N3</td>\n",
       "      <td>FPGAs</td>\n",
       "      <td>design_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Field-programmable gate arrays (\\\"FPGAs\\\"), un...</td>\n",
       "      <td>2019.0</td>\n",
       "      <td>$5.7 billion (2019)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>[CSET](https://cset.georgetown.edu/publication...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>N126</td>\n",
       "      <td>Process-specific fabrication materials</td>\n",
       "      <td>material_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>Process-specific fabrication materials are hig...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>122</th>\n",
       "      <td>N127</td>\n",
       "      <td>Lithography tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are lithography tools designed and...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$275.6 million (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>123</th>\n",
       "      <td>N128</td>\n",
       "      <td>Deposition tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are deposition tools designed and ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$2.6 billion (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>124</th>\n",
       "      <td>N129</td>\n",
       "      <td>Etch and clean tools (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are etch and clean tools designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$1.2 billion (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>125</th>\n",
       "      <td>N130</td>\n",
       "      <td>Direct write systems (adv. pkg.)</td>\n",
       "      <td>tool_resource</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>These tools are direct write systems designed ...</td>\n",
       "      <td>2024.0</td>\n",
       "      <td>$48.1 million (2024)</td>\n",
       "      <td>NaN</td>\n",
       "      <td>CSET analysis of TechInsights data (2024). Dat...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>126 rows × 10 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    input_id                              input_name               type  \\\n",
       "0         N0                             Chip design            process   \n",
       "1         N6                       Logic chip design    design_resource   \n",
       "2         N1                           Advanced CPUs    design_resource   \n",
       "3         N2                           Discrete GPUs    design_resource   \n",
       "4         N3                                   FPGAs    design_resource   \n",
       "..       ...                                     ...                ...   \n",
       "121     N126  Process-specific fabrication materials  material_resource   \n",
       "122     N127           Lithography tools (adv. pkg.)      tool_resource   \n",
       "123     N128            Deposition tools (adv. pkg.)      tool_resource   \n",
       "124     N129        Etch and clean tools (adv. pkg.)      tool_resource   \n",
       "125     N130        Direct write systems (adv. pkg.)      tool_resource   \n",
       "\n",
       "    stage_name stage_id                                        description  \\\n",
       "0       Design       S1  Chip design involves specification, logic desi...   \n",
       "1          NaN      NaN  Logic chip design is the design of integrated ...   \n",
       "2          NaN      NaN  Central processing units (\\\"CPUs\\\") are the do...   \n",
       "3          NaN      NaN  Discrete graphics processing units (\\\"GPUs\\\") ...   \n",
       "4          NaN      NaN  Field-programmable gate arrays (\\\"FPGAs\\\"), un...   \n",
       "..         ...      ...                                                ...   \n",
       "121        NaN      NaN  Process-specific fabrication materials are hig...   \n",
       "122        NaN      NaN  These tools are lithography tools designed and...   \n",
       "123        NaN      NaN  These tools are deposition tools designed and ...   \n",
       "124        NaN      NaN  These tools are etch and clean tools designed ...   \n",
       "125        NaN      NaN  These tools are direct write systems designed ...   \n",
       "\n",
       "       year market_share_chart_global_market_size_info  \\\n",
       "0    2022.0                      $574.1 billion (2022)   \n",
       "1    2022.0                      $255.7 billion (2022)   \n",
       "2    2019.0     $56.2 billion (microprocessors) (2019)   \n",
       "3    2019.0                       $11.9 billion (2019)   \n",
       "4    2019.0                        $5.7 billion (2019)   \n",
       "..      ...                                        ...   \n",
       "121     NaN                                        NaN   \n",
       "122  2024.0                      $275.6 million (2024)   \n",
       "123  2024.0                        $2.6 billion (2024)   \n",
       "124  2024.0                        $1.2 billion (2024)   \n",
       "125  2024.0                       $48.1 million (2024)   \n",
       "\n",
       "     market_share_chart_caption  \\\n",
       "0                           NaN   \n",
       "1                           NaN   \n",
       "2                           NaN   \n",
       "3                           NaN   \n",
       "4                           NaN   \n",
       "..                          ...   \n",
       "121                         NaN   \n",
       "122                         NaN   \n",
       "123                         NaN   \n",
       "124                         NaN   \n",
       "125                         NaN   \n",
       "\n",
       "                             market_share_chart_source  \n",
       "0    Worldwide semiconductor sales. [World Semicond...  \n",
       "1    Worldwide semiconductor sales for logic and mi...  \n",
       "2    [CSET](https://cset.georgetown.edu/publication...  \n",
       "3    [CSET](https://cset.georgetown.edu/publication...  \n",
       "4    [CSET](https://cset.georgetown.edu/publication...  \n",
       "..                                                 ...  \n",
       "121                                                NaN  \n",
       "122  CSET analysis of TechInsights data (2024). Dat...  \n",
       "123  CSET analysis of TechInsights data (2024). Dat...  \n",
       "124  CSET analysis of TechInsights data (2024). Dat...  \n",
       "125  CSET analysis of TechInsights data (2024). Dat...  \n",
       "\n",
       "[126 rows x 10 columns]"
      ]
     },
     "execution_count": 177,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs#['stage_name']#.value_counts()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 183,
   "id": "ecd0ad99-a9a1-40c6-8246-d981339fca1c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "stage_name\n",
       "Fabrication                               7\n",
       "Design                                    2\n",
       "Assembly, testing, and packaging (ATP)    2\n",
       "Name: count, dtype: int64"
      ]
     },
     "execution_count": 183,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_inputs['stage_name'].value_counts()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 194,
   "id": "3c80c9e6-e813-460a-9ea0-ce218b117860",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>i1.displayName</th>\n",
       "      <th>i2.displayName</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Photolithography</td>\n",
       "      <td>Etch and clean</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>Ion implantation</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>Photolithography</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>Ion implantation</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>Deposition</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>Etch and clean</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Deposition</td>\n",
       "      <td>Photolithography</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>Deposition</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>Ion implantation</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>Etch and clean</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>Photolithography</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                  i1.displayName                     i2.displayName\n",
       "0               Ion implantation  Chemical mechanical planarization\n",
       "1               Photolithography                     Etch and clean\n",
       "2                 Etch and clean                   Ion implantation\n",
       "3   Process control and handling                   Photolithography\n",
       "4   Process control and handling                   Ion implantation\n",
       "5   Process control and handling                         Deposition\n",
       "6   Process control and handling                     Etch and clean\n",
       "7   Process control and handling  Chemical mechanical planarization\n",
       "8                     Deposition                   Photolithography\n",
       "9          Fabrication materials                         Deposition\n",
       "10         Fabrication materials                   Ion implantation\n",
       "11         Fabrication materials  Chemical mechanical planarization\n",
       "12         Fabrication materials                     Etch and clean\n",
       "13         Fabrication materials                   Photolithography"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# \n",
    "command = \"\"\"\n",
    "MATCH (i1 {\"stage_name\": \"Fabrication\"})--(i2 {\"stage_name\": \"Fabrication\"})\n",
    "RETURN i1.displayName, i2.displayName\n",
    "\"\"\"\n",
    "df = client.query(command)\n",
    "if df.empty:\n",
    "    print(\"No result found\")\n",
    "else:\n",
    "    display(df)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1acd99c4-e2df-40e5-b8a7-96932c306ce5",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 196,
   "id": "8f9d49d5-628c-4779-ba5e-157b972d5e37",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>input_name</th>\n",
       "      <th>input_id</th>\n",
       "      <th>output_name</th>\n",
       "      <th>output_id</th>\n",
       "      <th>type_link</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Crystal growing furnaces</td>\n",
       "      <td>N8</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Crystal machining tools</td>\n",
       "      <td>N9</td>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Lithography tools</td>\n",
       "      <td>N19</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>N16</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>N46</td>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>N16</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Photomasks</td>\n",
       "      <td>N33</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Photoresists</td>\n",
       "      <td>N31</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Resist processing tools</td>\n",
       "      <td>N32</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Deposition tools</td>\n",
       "      <td>N36</td>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>Chip design</td>\n",
       "      <td>N0</td>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>N46</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>Dry etching and cleaning tools</td>\n",
       "      <td>N48</td>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>Wet etching and cleaning tools</td>\n",
       "      <td>N49</td>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>CMP tools</td>\n",
       "      <td>N86</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>N46</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>N16</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>54</th>\n",
       "      <td>Packaging tools</td>\n",
       "      <td>N76</td>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>56</th>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>Testing</td>\n",
       "      <td>N78</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>60</th>\n",
       "      <td>Handlers and probers</td>\n",
       "      <td>N83</td>\n",
       "      <td>Testing</td>\n",
       "      <td>N78</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>61</th>\n",
       "      <td>Core intellectual property</td>\n",
       "      <td>N85</td>\n",
       "      <td>EDA and Core IP</td>\n",
       "      <td>N7</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>62</th>\n",
       "      <td>Electronic design automation software</td>\n",
       "      <td>N84</td>\n",
       "      <td>EDA and Core IP</td>\n",
       "      <td>N7</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>63</th>\n",
       "      <td>CMP materials</td>\n",
       "      <td>N90</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>64</th>\n",
       "      <td>Deposition materials</td>\n",
       "      <td>N88</td>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>65</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>Photolithography</td>\n",
       "      <td>N25</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>66</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>N46</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>67</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>Chemical mechanical planarization</td>\n",
       "      <td>N57</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>68</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>N16</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>69</th>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>Deposition</td>\n",
       "      <td>N35</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>76</th>\n",
       "      <td>Testing</td>\n",
       "      <td>N78</td>\n",
       "      <td>Finished logic chip</td>\n",
       "      <td>N99</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>95</th>\n",
       "      <td>Fabrication tools (for advanced packaging)</td>\n",
       "      <td>N109</td>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>101</th>\n",
       "      <td>Memory chip design</td>\n",
       "      <td>N5</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>N0</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>102</th>\n",
       "      <td>DAO chip design</td>\n",
       "      <td>N13</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>N0</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>103</th>\n",
       "      <td>Logic chip design</td>\n",
       "      <td>N6</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>N0</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>104</th>\n",
       "      <td>EDA and Core IP</td>\n",
       "      <td>N7</td>\n",
       "      <td>Chip design</td>\n",
       "      <td>N0</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>105</th>\n",
       "      <td>Wafer</td>\n",
       "      <td>N26</td>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>106</th>\n",
       "      <td>Wafer and photomask handlers</td>\n",
       "      <td>N59</td>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>107</th>\n",
       "      <td>Process control tools</td>\n",
       "      <td>N60</td>\n",
       "      <td>Process control and handling</td>\n",
       "      <td>N118</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>108</th>\n",
       "      <td>Electronic gases</td>\n",
       "      <td>N91</td>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>109</th>\n",
       "      <td>Wet chemicals</td>\n",
       "      <td>N92</td>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>110</th>\n",
       "      <td>Assembly tools</td>\n",
       "      <td>N119</td>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>111</th>\n",
       "      <td>Test tools</td>\n",
       "      <td>N120</td>\n",
       "      <td>Testing</td>\n",
       "      <td>N78</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>112</th>\n",
       "      <td>Ion implanters</td>\n",
       "      <td>N17</td>\n",
       "      <td>Ion implantation</td>\n",
       "      <td>N16</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>117</th>\n",
       "      <td>ATP materials</td>\n",
       "      <td>N121</td>\n",
       "      <td>Assembly and packaging</td>\n",
       "      <td>N69</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>118</th>\n",
       "      <td>ATP materials</td>\n",
       "      <td>N121</td>\n",
       "      <td>Testing</td>\n",
       "      <td>N78</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>119</th>\n",
       "      <td>Electronic gases</td>\n",
       "      <td>N91</td>\n",
       "      <td>ATP materials</td>\n",
       "      <td>N121</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>120</th>\n",
       "      <td>Packaging materials</td>\n",
       "      <td>N100</td>\n",
       "      <td>ATP materials</td>\n",
       "      <td>N121</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>121</th>\n",
       "      <td>Process-specific fabrication materials</td>\n",
       "      <td>N126</td>\n",
       "      <td>Fabrication materials</td>\n",
       "      <td>N117</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>126</th>\n",
       "      <td>Etch and clean tools</td>\n",
       "      <td>N55</td>\n",
       "      <td>Etch and clean</td>\n",
       "      <td>N46</td>\n",
       "      <td>goes_into</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "                                     input_name input_id  \\\n",
       "0                      Crystal growing furnaces       N8   \n",
       "1                       Crystal machining tools       N9   \n",
       "5                             Lithography tools      N19   \n",
       "6                              Ion implantation      N16   \n",
       "7                                Etch and clean      N46   \n",
       "11                                   Photomasks      N33   \n",
       "12                                 Photoresists      N31   \n",
       "13                      Resist processing tools      N32   \n",
       "14                             Deposition tools      N36   \n",
       "23                                  Chip design       N0   \n",
       "24                                   Deposition      N35   \n",
       "25                             Photolithography      N25   \n",
       "27               Dry etching and cleaning tools      N48   \n",
       "28               Wet etching and cleaning tools      N49   \n",
       "31                                    CMP tools      N86   \n",
       "35                 Process control and handling     N118   \n",
       "36                 Process control and handling     N118   \n",
       "37                 Process control and handling     N118   \n",
       "38                 Process control and handling     N118   \n",
       "39                 Process control and handling     N118   \n",
       "47            Chemical mechanical planarization      N57   \n",
       "54                              Packaging tools      N76   \n",
       "56                       Assembly and packaging      N69   \n",
       "60                         Handlers and probers      N83   \n",
       "61                   Core intellectual property      N85   \n",
       "62        Electronic design automation software      N84   \n",
       "63                                CMP materials      N90   \n",
       "64                         Deposition materials      N88   \n",
       "65                        Fabrication materials     N117   \n",
       "66                        Fabrication materials     N117   \n",
       "67                        Fabrication materials     N117   \n",
       "68                        Fabrication materials     N117   \n",
       "69                        Fabrication materials     N117   \n",
       "76                                      Testing      N78   \n",
       "95   Fabrication tools (for advanced packaging)     N109   \n",
       "101                          Memory chip design       N5   \n",
       "102                             DAO chip design      N13   \n",
       "103                           Logic chip design       N6   \n",
       "104                             EDA and Core IP       N7   \n",
       "105                                       Wafer      N26   \n",
       "106                Wafer and photomask handlers      N59   \n",
       "107                       Process control tools      N60   \n",
       "108                            Electronic gases      N91   \n",
       "109                               Wet chemicals      N92   \n",
       "110                              Assembly tools     N119   \n",
       "111                                  Test tools     N120   \n",
       "112                              Ion implanters      N17   \n",
       "117                               ATP materials     N121   \n",
       "118                               ATP materials     N121   \n",
       "119                            Electronic gases      N91   \n",
       "120                         Packaging materials     N100   \n",
       "121      Process-specific fabrication materials     N126   \n",
       "126                        Etch and clean tools      N55   \n",
       "\n",
       "                           output_name output_id  type_link  \n",
       "0                                Wafer       N26  goes_into  \n",
       "1                                Wafer       N26  goes_into  \n",
       "5                     Photolithography       N25  goes_into  \n",
       "6    Chemical mechanical planarization       N57  goes_into  \n",
       "7                     Ion implantation       N16  goes_into  \n",
       "11                    Photolithography       N25  goes_into  \n",
       "12                    Photolithography       N25  goes_into  \n",
       "13                    Photolithography       N25  goes_into  \n",
       "14                          Deposition       N35  goes_into  \n",
       "23                          Deposition       N35  goes_into  \n",
       "24                    Photolithography       N25  goes_into  \n",
       "25                      Etch and clean       N46  goes_into  \n",
       "27                Etch and clean tools       N55  goes_into  \n",
       "28                Etch and clean tools       N55  goes_into  \n",
       "31   Chemical mechanical planarization       N57  goes_into  \n",
       "35                    Photolithography       N25  goes_into  \n",
       "36                      Etch and clean       N46  goes_into  \n",
       "37   Chemical mechanical planarization       N57  goes_into  \n",
       "38                    Ion implantation       N16  goes_into  \n",
       "39                          Deposition       N35  goes_into  \n",
       "47              Assembly and packaging       N69  goes_into  \n",
       "54              Assembly and packaging       N69  goes_into  \n",
       "56                             Testing       N78  goes_into  \n",
       "60                             Testing       N78  goes_into  \n",
       "61                     EDA and Core IP        N7  goes_into  \n",
       "62                     EDA and Core IP        N7  goes_into  \n",
       "63   Chemical mechanical planarization       N57  goes_into  \n",
       "64                          Deposition       N35  goes_into  \n",
       "65                    Photolithography       N25  goes_into  \n",
       "66                      Etch and clean       N46  goes_into  \n",
       "67   Chemical mechanical planarization       N57  goes_into  \n",
       "68                    Ion implantation       N16  goes_into  \n",
       "69                          Deposition       N35  goes_into  \n",
       "76                 Finished logic chip       N99  goes_into  \n",
       "95              Assembly and packaging       N69  goes_into  \n",
       "101                        Chip design        N0  goes_into  \n",
       "102                        Chip design        N0  goes_into  \n",
       "103                        Chip design        N0  goes_into  \n",
       "104                        Chip design        N0  goes_into  \n",
       "105              Fabrication materials      N117  goes_into  \n",
       "106       Process control and handling      N118  goes_into  \n",
       "107       Process control and handling      N118  goes_into  \n",
       "108              Fabrication materials      N117  goes_into  \n",
       "109              Fabrication materials      N117  goes_into  \n",
       "110             Assembly and packaging       N69  goes_into  \n",
       "111                            Testing       N78  goes_into  \n",
       "112                   Ion implantation       N16  goes_into  \n",
       "117             Assembly and packaging       N69  goes_into  \n",
       "118                            Testing       N78  goes_into  \n",
       "119                      ATP materials      N121  goes_into  \n",
       "120                      ATP materials      N121  goes_into  \n",
       "121              Fabrication materials      N117  goes_into  \n",
       "126                     Etch and clean       N46  goes_into  "
      ]
     },
     "execution_count": 196,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df_sequence[df_sequence['type_link'] == 'goes_into']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5bfb5557-3072-4ecc-826d-ecc16db64807",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "174d817d-2da6-416d-b0e8-ea07060f9a84",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bcef285b-a6cc-4532-a145-ba6e970e605f",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "afd31294-6bc1-4161-86fd-a691d114f255",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
