MAYBE

Initial complexity problem:
1:	T:
		(1, 1)    eval_clist_add_tile_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb0_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb0_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_14(nondef.0, v_109, v_112, v_114, nondef.2 + nondef.0*nondef.1 + 32, nondef.5, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb0_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb4_in(nondef.0, v_109, v_112, v_114, nondef.2 + nondef.0*nondef.1 + 32, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_14(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_gx_bits_cache_alloc_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_15(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_15(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_19(v_1, v_109, v_112, v_114, v_12, v_23, nondef.7, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_15(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb3_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_19(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_gx_bits_cache_alloc_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_20(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_20(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb3_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb3_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_21(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_21(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_clist_delete_tile_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_22(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_22(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb4_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb4_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb5_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_12, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb5_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_25(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_25(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_gx_bits_cache_alloc_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_26(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, nondef.9, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_26(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb11_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb5_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_31(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_49(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, nondef.15, v_depth, v_sraster)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_clist_delete_tile_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_32(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_32(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb5_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_49(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_50(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_50(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_59(v_1, nondef.18, nondef.19, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_59(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_bytes_copy_rectangle_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_60(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_60(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_61(v_1, v_109, v_112, nondef.20, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_61(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_2(eval_clist_find_bits_start(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster), eval_clist_add_tile_62(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_62(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_bb11_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
		(?, 1)    eval_clist_add_tile_bb11_in(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster) -> Com_1(eval_clist_add_tile_stop(v_1, v_109, v_112, v_114, v_12, v_23, v_33, v_38, v_43, v_93, v_depth, v_sraster))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Slicing away variables that do not contribute to conditions from problem 1 leaves variables [v_43].
We thus obtain the following problem:
2:	T:
		(?, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43))
		(?, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43))
		(?, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43))
		(?, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43))
		(?, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43))
		(?, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43))
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43))
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(?, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(?, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(?, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(?, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(?, 1)    eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(?, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_14(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 2 produces the following problem:
3:	T:
		(?, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43))
		(?, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43))
		(?, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43))
		(?, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43))
		(?, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43))
		(?, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43))
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43))
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(1, 1)    eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_14(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_clist_add_tile_bb11_in) = 1
	Pol(eval_clist_add_tile_stop) = 0
	Pol(eval_clist_add_tile_62) = 2
	Pol(eval_clist_add_tile_61) = 3
	Pol(eval_clist_find_bits_start) = 0
	Pol(eval_clist_add_tile_60) = 4
	Pol(eval_clist_add_tile_59) = 5
	Pol(eval_bytes_copy_rectangle_start) = 0
	Pol(eval_clist_add_tile_50) = 6
	Pol(eval_clist_add_tile_49) = 7
	Pol(eval_llvm.memset.p0i8.i64_start) = 0
	Pol(eval_clist_add_tile_32) = 8
	Pol(eval_clist_add_tile_bb5_in) = 8
	Pol(eval_clist_add_tile_31) = 8
	Pol(eval_clist_delete_tile_start) = 0
	Pol(eval_clist_add_tile_26) = 8
	Pol(eval_clist_add_tile_25) = 8
	Pol(eval_gx_bits_cache_alloc_start) = 0
	Pol(eval_clist_add_tile_bb4_in) = 8
	Pol(eval_clist_add_tile_22) = 8
	Pol(eval_clist_add_tile_21) = 8
	Pol(eval_clist_add_tile_bb3_in) = 8
	Pol(eval_clist_add_tile_20) = 8
	Pol(eval_clist_add_tile_19) = 8
	Pol(eval_clist_add_tile_15) = 8
	Pol(eval_clist_add_tile_14) = 8
	Pol(eval_clist_add_tile_bb0_in) = 8
	Pol(eval_clist_add_tile_start) = 8
orients all transitions weakly and the transitions
	eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
	eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43))
	eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43))
	eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43))
	eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43))
	eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43))
	eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43))
	eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
	eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
strictly and produces the following problem:
4:	T:
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43))
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43))
		(8, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43))
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43))
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43))
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43))
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(1, 1)    eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_14(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Applied AI with 'oct' on problem 4 to obtain the following invariants:
  For symbol eval_clist_add_tile_31: -X_1 - 1 >= 0
  For symbol eval_clist_add_tile_32: -X_1 - 1 >= 0
  For symbol eval_clist_add_tile_49: X_1 >= 0
  For symbol eval_clist_add_tile_50: X_1 >= 0
  For symbol eval_clist_add_tile_59: X_1 >= 0
  For symbol eval_clist_add_tile_60: X_1 >= 0
  For symbol eval_clist_add_tile_61: X_1 >= 0
  For symbol eval_clist_add_tile_62: X_1 >= 0


This yielded the following problem:
5:	T:
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_14(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_14(v_43)) with all transitions in problem 5, the following new transition is obtained:
	eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
We thus obtain the following problem:
6:	T:
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 6:
	eval_clist_add_tile_14(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
We thus obtain the following problem:
7:	T:
		(8, 1)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 >= 0 ] with all transitions in problem 7, the following new transition is obtained:
	eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
8:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_60(v_43) -> Com_1(eval_clist_add_tile_61(v_43)) [ v_43 >= 0 ] with all transitions in problem 8, the following new transition is obtained:
	eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
9:	T:
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 9:
	eval_clist_add_tile_61(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
10:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_50(v_43) -> Com_1(eval_clist_add_tile_59(v_43)) [ v_43 >= 0 ] with all transitions in problem 10, the following new transition is obtained:
	eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
11:	T:
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 11:
	eval_clist_add_tile_59(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
12:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ -v_43 - 1 >= 0 ] with all transitions in problem 12, the following new transition is obtained:
	eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ -v_43 - 1 >= 0 ]
We thus obtain the following problem:
13:	T:
		(?, 2)    eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_32(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ -v_43 - 1 >= 0 ] with all transitions in problem 13, the following new transition is obtained:
	eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
We thus obtain the following problem:
14:	T:
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_49(v_43)) [ v_43 >= 0 ] with all transitions in problem 14, the following new transition is obtained:
	eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
15:	T:
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 15:
	eval_clist_add_tile_49(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
We thus obtain the following problem:
16:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_31(v_43)) [ v_43 < 0 ] with all transitions in problem 16, the following new transition is obtained:
	eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
We thus obtain the following problem:
17:	T:
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 17:
	eval_clist_add_tile_31(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ -v_43 - 1 >= 0 ]
We thus obtain the following problem:
18:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(?, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) [ v_43 < 0 ] with all transitions in problem 18, the following new transition is obtained:
	eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ v_43 < 0 ]
We thus obtain the following problem:
19:	T:
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ v_43 < 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(?, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 19 produces the following problem:
20:	T:
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ v_43 < 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) [ v_43 < 0 ] with all transitions in problem 20, the following new transition is obtained:
	eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
We thus obtain the following problem:
21:	T:
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(?, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 21 produces the following problem:
22:	T:
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_bb11_in(v_43)) [ v_43 < 0 ] with all transitions in problem 22, the following new transition is obtained:
	eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
We thus obtain the following problem:
23:	T:
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 1)    eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 23:
	eval_clist_add_tile_bb11_in(v_43) -> Com_1(eval_clist_add_tile_stop(v_43))
We thus obtain the following problem:
24:	T:
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(2, 1)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43)) with all transitions in problem 24, the following new transition is obtained:
	eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
We thus obtain the following problem:
25:	T:
		(2, 2)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43)) with all transitions in problem 25, the following new transition is obtained:
	eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
We thus obtain the following problem:
26:	T:
		(2, 3)    eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_22(v_43) -> Com_1(eval_clist_add_tile_25(v_43)) with all transitions in problem 26, the following new transition is obtained:
	eval_clist_add_tile_22(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
We thus obtain the following problem:
27:	T:
		(2, 4)    eval_clist_add_tile_22(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(1, 1)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

By chaining the transition eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43)) with all transitions in problem 27, the following new transition is obtained:
	eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
We thus obtain the following problem:
28:	T:
		(1, 2)    eval_clist_add_tile_20(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(2, 4)    eval_clist_add_tile_22(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(8, 2)    eval_clist_add_tile_62(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_60(v_43) -> Com_2(eval_clist_find_bits_start(v_43), eval_clist_add_tile_62(v_43)) [ v_43 >= 0 ]
		(?, 3)    eval_clist_add_tile_32(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_50(v_43) -> Com_2(eval_bytes_copy_rectangle_start(v_43), eval_clist_add_tile_60(v_43)) [ v_43 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_1(eval_clist_add_tile_stop(v_43)) [ v_43 < 0 ]
		(?, 3)    eval_clist_add_tile_26(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9)) [ v_43 < 0 ]
		(?, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_32(v_43)) [ v_43 < 0 /\ -v_43 - 1 >= 0 ]
		(8, 2)    eval_clist_add_tile_26(v_43) -> Com_2(eval_llvm.memset.p0i8.i64_start(v_43), eval_clist_add_tile_50(v_43)) [ v_43 >= 0 ]
		(3, 1)    eval_clist_add_tile_25(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_26(nondef.9))
		(2, 1)    eval_clist_add_tile_21(v_43) -> Com_2(eval_clist_delete_tile_start(v_43), eval_clist_add_tile_22(v_43))
		(3, 1)    eval_clist_add_tile_bb5_in(v_43) -> Com_1(eval_clist_add_tile_25(v_43))
		(2, 1)    eval_clist_add_tile_bb3_in(v_43) -> Com_1(eval_clist_add_tile_21(v_43))
		(1, 1)    eval_clist_add_tile_19(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_20(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_bb3_in(v_43))
		(1, 1)    eval_clist_add_tile_15(v_43) -> Com_1(eval_clist_add_tile_19(v_43))
		(3, 1)    eval_clist_add_tile_bb4_in(v_43) -> Com_1(eval_clist_add_tile_bb5_in(v_43))
		(1, 2)    eval_clist_add_tile_bb0_in(v_43) -> Com_2(eval_gx_bits_cache_alloc_start(v_43), eval_clist_add_tile_15(v_43))
		(1, 1)    eval_clist_add_tile_bb0_in(v_43) -> Com_1(eval_clist_add_tile_bb4_in(v_43))
		(1, 1)    eval_clist_add_tile_start(v_43) -> Com_1(eval_clist_add_tile_bb0_in(v_43))
	start location:	eval_clist_add_tile_start
	leaf cost:	0

Complexity upper bound ?

Time: 0.463 sec (SMT: 0.358 sec)
