<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="This page presents a generic framework, which is used to design and develop an AXI based IP core for interfacing an Analog to Digital Converter (ADC) device with a high speed serial (JESD204B) or source synchronous parallel interface (LVDS/CMOS). This is a generic framework, there can be minor differences on each and every IP, the user should study this wiki page along with the IP’s wiki page." name="description" />

    <title>Generic AXI ADC &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../../_static/app.min.css?v=04bde29a" />
    <script async="async" src="../../../_static/app.umd.js?v=470d438e"></script>
    <link rel="icon" href="../../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Generic AXI DAC" href="../axi_dac/index.html" />
    <link rel="prev" title="Interfaces" href="../interfaces.html" />
   
  
  
  <meta name="repository" content="hdl">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="../../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../../index.html" class="current">HDL</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header"></div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">Generic AXI ADC</a><ul>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#architecture">Architecture</a><ul>
<li><a class="reference internal" href="#receive-phy">Receive PHY</a></li>
<li><a class="reference internal" href="#adc-channel">ADC Channel</a></li>
<li><a class="reference internal" href="#adc-core">ADC Core</a></li>
</ul>
</li>
<li><a class="reference internal" href="#interface">Interface</a></li>
<li><a class="reference internal" href="#register-map">Register Map</a><ul>
<li><a class="reference internal" href="#typical-register-map-base-addresses">Typical Register Map base addresses</a></li>
</ul>
</li>
<li><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../../index.html">
      <img class="only-light" src="../../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../../index.html" class="current">HDL</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1" checked=""/><div class="collapse"><a class="reference internal" href="../../index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../build_boot_bin.html">Build the BOOT.BIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../build_intel_boot_image.html">Build the Intel Boot Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../architecture.html">HDL architecture</a></li>
<li class="toctree-l2 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../interfaces.html">Interfaces</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../porting_project.html">Porting HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../../../library/index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../../../library/i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../../../library/jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/generic_jesd_bds/index.html">Generic JESD204 block designs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/xgt_wizard/index.html">Xilinx FPGAs Transceivers Wizard</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/jesd204/troubleshoot/troubleshoot_jesd204_tx.html">Troubleshooting JESD204 TX links</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../../../library/spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad35xxr/index.html">AXI AD35XXR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad7405/index.html">AXI AD7405</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ada4355/index.html">AXI ADA4355</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_adrv9001/index.html">AXI ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ltc235x/index.html">AXI LTC235X</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ltc2387/index.html">AXI LTC2387</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_clock_monitor/index.html">AXI Clock Monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../../../library/cn0363/index.html">CN0363</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/cn0363/cn0363_dma_sequencer.html">CN0363 DMA Sequencer</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../library/cn0363/cn0363_phase_data_sync.html">CN0363 Phase Data Sync</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5" id="toctree-collapse-2-5"/><div class="collapse"><a class="reference internal" href="../../../library/corundum/index.html">Corundum Network Stack</a><label for="toctree-collapse-2-5"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/corundum/corundum_core/index.html">Corundum Core</a></li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-5-1" id="toctree-collapse-2-5-1"/><div class="collapse"><a class="reference internal" href="../../../library/corundum/ethernet/index.html">Corundum Ethernet Core</a><label for="toctree-collapse-2-5-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../library/corundum/ethernet/vcu118/index.html">VCU118</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_sigma_delta_spi/index.html">Util Sigma Delta SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-6" id="toctree-collapse-2-6"/><div class="collapse"><a class="reference internal" href="../../../library/xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-6"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../library/xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9144/index.html">AXI AD9144 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9371/index.html">AXI AD9371 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9643/index.html">AXI AD9643 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../library/axi_ad9671/index.html">AXI AD9671 (OBSOLETE)</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../../projects/index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad_quadmxfe1_ebz/index.html">AD-QUADMXFE1-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad353xr/index.html">AD353XR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad35xxr_evb/index.html">AD35XXR-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4052_ardz/index.html">AD4052-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4062_ardz/index.html">AD4062-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad4630_fmc/index.html">AD4630-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad469x_evb/index.html">AD469X-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad488x_fmc_evb/index.html">AD488X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad6676evb/index.html">AD6676EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7124_asdz/index.html">AD7124-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7405_fmc/index.html">AD7405-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad77681evb/index.html">AD7768-1-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad777x_fmcz/index.html">AD777X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9081_fmca_ebz_x_band/index.html">AD9081-FMCA-EBZ-X-BAND</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9083_evb/index.html">AD9083-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9084_ebz/index.html">AD9084-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad916x_fmc/index.html">AD916x-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9208_dual_ebz/index.html">AD9208-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9209_fmca_ebz/index.html">AD9209-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9213_dual_ebz/index.html">AD9213-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9656_fmc/index.html">AD9656-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9694_fmc/index.html">AD9694-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9695_fmc/index.html">AD9695-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ada4355_fmc/index.html">ADA4355-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/admx6001_ebz/index.html">ADMX6001-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9001/index.html">ADRV9001</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9001_dual/index.html">ADRV9001-DUAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9009/index.html">ADRV9009</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9009zu11eg/index.html">ADRV9009-ZU11EG</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9361z7035/index.html">ADRV9361Z7035</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9364z7020/index.html">ADRV9364Z7020</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adrv9371x/index.html">ADRV9371x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/adv7513/index.html">ADV7513</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/arradio/index.html">ARRADIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/dac_fmc_ebz/index.html">DAC-FMC-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/daq2/index.html">DAQ2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/daq3/index.html">DAQ3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/dc2677a/index.html">DC2677A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcomms2/index.html">FMCOMMS2/3/4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcomms5/index.html">FMCOMMS5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcomms8/index.html">FMCOMMS8</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcomms11/index.html">FMCOMMS11</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/jupiter_sdr/index.html">JUPITER-SDR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/m2k/index.html">M2K</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/pluto/index.html">PLUTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/pulsar_lvds_adc/index.html">PULSAR-LVDS-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad9739a_fmc/index.html">AD9739A-FMC (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/ad_fmclidar1_ebz/index.html">AD-FMCLIDAR1-EBZ (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcadc2/index.html">FMCADC2 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcadc5/index.html">FMCADC5 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/fmcjesdadc1/index.html">FMCJESDADC1 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../projects/imageon/index.html">IMAGEON (OBSOLETE)</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb"><ol><li><a href="../../index.html">User Guide</a></li><li><a href="../index.html">ADI IP cores</a></li></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="generic-axi-adc">
<span id="axi-adc"></span><h1>Generic AXI ADC<a class="headerlink" href="#generic-axi-adc" title="Permalink to this heading"></a></h1>
<p>This page presents a generic framework, which is used to design
and develop an AXI based IP core for interfacing an Analog to Digital Converter
(ADC) device with a high speed serial (JESD204B) or source synchronous parallel
interface (LVDS/CMOS).
This is a generic framework, there can be minor differences on each and every IP,
the user should study this wiki page along with the IP’s wiki page.</p>
<p>The main role of this page to ease the understanding of each ADC IP, and to
provide a base knowledge which can be used to develop new IPs for currently
unsupported devices.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>Any kind of feedback regarding the ADC IP architecture or the following
document is highly appreciated and can be addressed through the <a class="icon ez reference external" href="https://ez.analog.com/fpga" target="_blank">EngineerZone</a>
community forum.</p>
</div>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Permalink to this heading"></a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/common/up_adc_common.v" target="_blank">library/common/up_adc_common.v</a></p></td>
<td><p>Verilog source for the ADC Common regmap.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/common/up_adc_channel.v" target="_blank">library/common/up_adc_channel.v</a></p></td>
<td><p>Verilog source for the ADC Channel regmap.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="architecture">
<h2>Architecture<a class="headerlink" href="#architecture" title="Permalink to this heading"></a></h2>
<p>The main function of an AXI ADC IP is to handle all the low level signalling,
which is defined by the device’s digital data interface, and to forward the
received data to a more simple FIFO interface. Beside this functionality there
are a few processing modules inside the data path of the core, which can be used
for signal conditioning. All these processing modules are optional, the are
enabled or disabled by setting the appropriate parameters.
The following block diagram presents a generic AXI ADC IP cores data path.</p>
<img alt="AXI ADC Datapath" src="../../../_images/adc_datapath.svg" /><section id="receive-phy">
<h3>Receive PHY<a class="headerlink" href="#receive-phy" title="Permalink to this heading"></a></h3>
<p>The most important part of the core is the Receive PHY module.
This module contains all the IO primitive instantiations and all the control
logic required to receive data from the device.</p>
<p>Currently the Receive PHY supports two different receive interface:</p>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/docs/ssd_if" target="_blank">Source synchronous (CMOS or LVDS) interface</a></p></li>
<li><p><a class="reference internal" href="../../../library/jesd204/axi_jesd204_rx/index.html#axi-jesd204-rx"><span class="std std-ref">JESD204B/C Link Receive Peripheral</span></a> <a class="footnote-reference brackets" href="#f1" id="id1" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a></p></li>
</ul>
<p>All these interfaces are supported on both Altera (Intel) and Xilinx devices.</p>
<p>This module is perfect choice for those, who wants a HDL logic for the device
interface, with a minimal resource footprint.</p>
<aside class="footnote-list brackets">
<aside class="footnote brackets" id="f1" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id1">1</a><span class="fn-bracket">]</span></span>
<p>The receive module contains just the Transport Layer of the JESD204B
interface. Lower layers are implemented by other cores.</p>
</aside>
</aside>
</section>
<section id="adc-channel">
<span id="axi-adc-adc-channel"></span><h3>ADC Channel<a class="headerlink" href="#adc-channel" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>Data format module</p></li>
<li><p>DC Offset correction module</p></li>
<li><p>IQ correction module</p></li>
<li><p>PN Monitor</p></li>
</ul>
</section>
<section id="adc-core">
<h3>ADC Core<a class="headerlink" href="#adc-core" title="Permalink to this heading"></a></h3>
<p>The ADC core is the top file of the IP core, the naming convention of this file
is: <code class="docutils literal notranslate"><span class="pre">axi_&lt;device_name&gt;.v</span></code>.
Here are instantiated all the internal module discussed above, and a wrapper
module (up_axi), which converts the AXI interface into a more simplistic
addressable, memory mapped interface, so called <a class="reference internal" href="../interfaces.html#up-if"><span class="std std-ref">Microprocessor Interface</span></a> or uP interface.
This interface is used to interconnect the different memory mapped module pieces.</p>
</section>
</section>
<section id="interface">
<h2>Interface<a class="headerlink" href="#interface" title="Permalink to this heading"></a></h2>
<p>A generic AXI ADC core have at least three different interfaces:</p>
<ul class="simple">
<li><p>The physical data interface (<a class="icon link reference external" href="https://en.wikipedia.org/wiki/LVDS" target="_blank">LVDS</a> or
<a class="icon link reference external" href="https://en.wikipedia.org/wiki/CMOS" target="_blank">CMOS</a>) or the JESD204B data interface
from the link layer.</p></li>
<li><p>Read FIFO interface of the receiver or sink module (e.g. DMA).</p></li>
<li><p>AXI Slave Memory Mapped interface for register map access.</p></li>
</ul>
<div class="table-wrapper docutils container" id="id2">
<table class="docutils align-default" id="id2">
<caption><span class="caption-text">LVDS or CMOS RX interface</span><a class="headerlink" href="#id2" title="Permalink to this table"></a></caption>
<tbody>
<tr class="row-odd"><td><p>Pin</p></td>
<td><p>Type</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">rx_clk_in_[p|n]</span></code></p></td>
<td><p>clock input</p></td>
<td><p>clock input</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">rx_data_in_[p|n]</span></code></p></td>
<td><p>input[resolution-1:0]</p></td>
<td><p>parallel data input</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">rx_frame_in_[p|n]</span></code></p></td>
<td><p>input</p></td>
<td><p>frame input signal (optional/device specific)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">rx_or_in_[p|n]</span></code></p></td>
<td><p>input</p></td>
<td><p>over range input (optional/device specific)g</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper docutils container" id="id3">
<table class="docutils align-default" id="id3">
<caption><span class="caption-text">JESD RX interface</span><a class="headerlink" href="#id3" title="Permalink to this table"></a></caption>
<tbody>
<tr class="row-odd"><td><p>Pin</p></td>
<td><p>Type</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">rx_clk</span></code></p></td>
<td><p>clock input</p></td>
<td><p>core clock</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">rx_sof</span></code></p></td>
<td><p>input[3:0]</p></td>
<td><p>start of frame signal</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">rx_data</span></code></p></td>
<td><p>input[DW-1:0]</p></td>
<td><p>data input; <code class="docutils literal notranslate"><span class="pre">DW=32*MAX_LANE_NO</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">rx_ready</span></code></p></td>
<td><p>output</p></td>
<td><p>ready, core always ready (tied to HIGH)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">rx_valid</span></code></p></td>
<td><p>input</p></td>
<td><p>data valid</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper docutils container" id="id4">
<table class="docutils align-default" id="id4">
<caption><span class="caption-text">Write FIFO interface</span><a class="headerlink" href="#id4" title="Permalink to this table"></a></caption>
<tbody>
<tr class="row-odd"><td><p>Pin</p></td>
<td><p>Type</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">adc_clk</span></code></p></td>
<td><p>clock output</p></td>
<td><p>Interface’s clock signal</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">adc_enable_0</span></code></p></td>
<td><p>output</p></td>
<td><p>Enable signal for the first channel, asserted if channel is active</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">adc_valid_0</span></code></p></td>
<td><p>output</p></td>
<td><p>Data valid signal for the first channel, to validate data on the bus</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">adc_data_0</span></code></p></td>
<td><p>input[DW-1:0]</p></td>
<td><p>Data signal for the first channel</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">adc_enable_x</span></code></p></td>
<td><p>output</p></td>
<td><p>Enable signal for the channel x, asserted if channel is active</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">adc_valid_x</span></code></p></td>
<td><p>output</p></td>
<td><p>Data valid signal for the channel x, to validate data on the bus</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">adc_data_x</span></code></p></td>
<td><p>output[DW-1:0]</p></td>
<td><p>Data signal for the channel x</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">adc_dovf</span></code></p></td>
<td><p>input</p></td>
<td><p>Data overflow signal from the receiver or sink module (e.g DMA)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">adc_dunf</span></code></p></td>
<td><p>input</p></td>
<td><p>Data underflow signal from the receiver or sink module (e.g DMA)</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper docutils container" id="id5">
<table class="docutils align-default" id="id5">
<caption><span class="caption-text">AXI Memory Map Slave</span><a class="headerlink" href="#id5" title="Permalink to this table"></a></caption>
<tbody>
<tr class="row-odd"><td><p>Pin</p></td>
<td><p>Type</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">s_axi_*</span></code></p></td>
<td></td>
<td><p>Standard AXI Slave Memory Map interface for register map access</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Permalink to this heading"></a></h2>
<p>The following block diagram presents the different register maps physical
location in the core. These register maps are generic and can be found in each
AXI ADC core.</p>
<img alt="AXI ADC Register Map" src="../../../_images/adc_regmap.svg" /><p>The base and <strong>ADC common</strong> register map is implemented in the same verilog file.
It contains registers which controls and monitors the overall core, like:</p>
<ul class="simple">
<li><p>Reset bits</p></li>
<li><p>Attributes of the receiver interface module</p></li>
<li><p>DRP (Dynamic Reconfiguration Port) access for different IO resources (Clock
Management Units, PLLs, Gigabit Transceivers etc.)</p></li>
<li><p>Status registers (PN Monitor status, frequency of the interface clock)</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The ADC Common register map is implemented in the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/common/up_adc_common.v" target="_blank">library/common/up_adc_common.v</a> verilog file.
To find the instantiation of this module search for <code class="docutils literal notranslate"><span class="pre">up_adc_common</span></code> inside
the IP’s directory.</p>
</div>
<p>The ADC Channel register map controls and monitors channel specific attributes.
Each channel of the core has an individual channel register map. It contains all
the registers, which are necessary to control and monitor the processing modules
of the data path. For detailed description of the available processing modules
see <a class="reference internal" href="#axi-adc-adc-channel"><span class="std std-ref">ADC Channel</span></a> section.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The ADC Channel register map is implemented in the
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/common/up_adc_channel.v" target="_blank">library/common/up_adc_channel.v</a> verilog file.
To find the instantiation of this module search for <code class="docutils literal notranslate"><span class="pre">up_adc_channel</span></code> inside
the IP’s directory.</p>
</div>
<section id="typical-register-map-base-addresses">
<h3>Typical Register Map base addresses<a class="headerlink" href="#typical-register-map-base-addresses" title="Permalink to this heading"></a></h3>
<div><section id="hdl-regmap">
<section id="hdl-regmap-COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="d7c6517c369404a97b27fd3e5b1a469dc88d1687" name="d7c6517c369404a97b27fd3e5b1a469dc88d1687" type="checkbox"></input><label for="d7c6517c369404a97b27fd3e5b1a469dc88d1687"><p>Base (common to all cores) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Version number. Unique to all cores.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Instance identifier number.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Scratch register.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x3</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CONFIG</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCORRECTION_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILTER_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DC Filter module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATAFORMAT_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the Data Format module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USERPORTS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the logic related to the User Data Format (e.g. decimation) was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MODE_1R1T</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the core was implemented in 1 channel mode. (e.g. refer to AD9361 data sheet)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the delay control is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DDS is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CMOS_OR_LVDS_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>CMOS or LVDS mode is used for the interface. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_RECEIVER_ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates the PPS receiver is enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCALECORRECTION_ONLY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module implements only scale correction.
IQ correction must be enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set the transport layer cores (ADC/DAC) have implemented the support for external synchronization signal.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[13]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RD_RAW_DATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, the ADC has the capability to read raw data in register CHAN_RAW_DATA from adc_channel.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td class="description bold"><section>
<p>PPS Interrupt mask</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>Mask bit for the 1PPS receiver interrupt</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">FPGA_INFO</span></code></td>
<td class="description bold"><section>
<p>FPGA device information
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_intel_device_info_enc.tcl" target="_blank">library/scripts/adi_intel_device_info_enc.tcl</a> (Intel encoded values)
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_xilinx_device_info_enc.tcl" target="_blank">library/scripts/adi_xilinx_device_info_enc.tcl</a> (Xilinx encoded values)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the technology/generation of the FPGA device (arria 10/7series)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the family variant of the FPGA device(e.g., SX, GX, GT or zynq, kintex, virtex)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the FPGA’s speed-grade</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the device package. The package might affect high-speed interfaces</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-ADC_COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="66315c6cc66bb3c6a34c8f1aaa297da527f718a5" name="66315c6cc66bb3c6a34c8f1aaa297da527f718a5" type="checkbox"></input><label for="66315c6cc66bb3c6a34c8f1aaa297da527f718a5"><p>ADC Common (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x40</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CE_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Clock enable, default is enabled(0x0). An inverse version of the signal is exported out of
the module to control clock enables</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MMCM_RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>MMCM reset only (required for DRP access).
Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x11</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x44</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SDR_DDR_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface type (1 represents SDR, 0 represents DDR)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_OP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select symbol data format mode (0x1)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[14]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_8_16B</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of bits for symbol format mode (1 represents 8b, 0 represents 16b)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">NUM_LANES</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Number of active lanes (1 : CSSI 1-lane, LSSI 1-lane, 2 : LSSI 2-lane, 4 : CSSI 4-lane).
For AD7768, AD7768-4 and AD777x number of active lanes : 1/2/4/8 where supported.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Initialize synchronization between multiple ADCs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">R1_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of RF channels 1 (0x1) or 2 (0x0).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDR_EDGESEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select rising edge (0x0) or falling edge (0x1) for the first part
of a sample (if applicable) followed by the successive edges for
the remaining parts. This only controls how the sample is delineated
from the incoming data post DDR registers.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PIN_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select interface pin mode to be clock multiplexed (0x1) or pin
multiplexed (0x0). In clock multiplexed mode, samples are received
on alternative clock edges. In pin multiplexed mode, samples are
interleaved or grouped on the pins at the same clock edge.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x12</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x48</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_ARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will arm the trigger mechanism sensitive to an external sync signal.
Once the external sync signal goes high it synchronizes channels within a ADC, and across multiple instances.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_DISARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will disarm the trigger mechanism sensitive to an external sync signal.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MANUAL_SYNC_REQUEST</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will issue an external sync event if it is hooked up inside the fabric.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x13</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_3</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_EN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will enable the CRC generation.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CUSTOM_CONTROL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Select output format decode mode.(for ADAQ8092: bit 0 - enables digital output randomizer decode
, bit 1 - enables alternate bit polarity decode).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x15</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x54</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock frequency. This is relative to the processor clock and in many cases is
100MHz. The number is represented as unsigned 16.16 format. Assuming a 100MHz processor
clock the minimum is 1.523kHz and maximum is 6.554THz. The actual interface clock
is CLK_FREQ * CLK_RATIO (see below). Note that the actual sampling clock may not be
the same as the interface clock- software must consider device specific implementation
parameters to calculate the final sampling clock.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x16</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x58</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CLK_RATIO</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_RATIO</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock ratio - as a factor actual received clock. This is implementation specific
and depends on any serial to parallel conversion and interface type (ddr/sdr/qdr).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x17</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x5c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CTRL_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the device’​s register data is available on the data bus.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates pn error in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates pn oos in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates over range in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface status, if set indicates no errors. If not set, there
are errors, software may try resetting the cores.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x18</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x60</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DELAY_CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status(<code class="docutils literal notranslate"><span class="pre">Deprecated</span> <span class="pre">from</span> <span class="pre">version</span> <span class="pre">9</span></code>)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Delay select, a 0x0 to 0x1 transition in this register initiates
a delay access controlled by the registers below.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RWN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Delay read (0x1) or write (0x0), the delay is accessed directly
(no increment or decrement) with an address corresponding to each pin,
and data corresponding to the total delay.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay address, the range depends on the interface pins, data pins
are usually at the lower range.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_WDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay write data, a value of 1 corresponds to (1/200)ns for most devices.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x19</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x64</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DELAY_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status(<code class="docutils literal notranslate"><span class="pre">Deprecated</span> <span class="pre">from</span> <span class="pre">version</span> <span class="pre">9</span></code>)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_LOCKED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Indicates delay locked (0x1) state. If this bit is read 0x0, delay control
has failed to calibrate the elements.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates busy status (access pending). The read data may not be
valid if this bit is set.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay read data, current delay value in the elements</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1a</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x68</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SYNC_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Synchronization Status register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>ADC synchronization status. Will be set to 1 after the synchronization has been completed
or while waiting for the synchronization signal in JESD204 systems.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x70</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[28]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RWN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>DRP read (0x1) or write (0x0) select (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[27:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000</span></code></td>
<td class="description"><section>
<p>DRP address, designs that contain more than one DRP accessible primitives
have selects based on the most significant bits (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1d</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x74</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_LOCKED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates that the DRP has been locked.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates busy (access pending). The read data may not be valid if
this bit is set (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x78</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td class="description bold"><section>
<p>ADC DRP Write Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP write data (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td class="description bold"><section>
<p>ADC DRP Read Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP read data (does not include GTX lanes).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x20</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_WR</span></code></td>
<td class="description bold"><section>
<p>ADC Write Configuration ​Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_WR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom ​Write to the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x21</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x84</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_RD</span></code></td>
<td class="description bold"><section>
<p>ADC Read Configuration ​Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_RD</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom read of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x22</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x88</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">UI_STATUS</span></code></td>
<td class="description bold"><section>
<p>User Interface Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_OVF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface overflow. If set, indicates an overflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_UNF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface underflow. If set, indicates an underflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x23</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_CTRL</span></code></td>
<td class="description bold"><section>
<p>ADC RD/WR configuration</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_CTRL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Control RD/WR requests to the device’​s register map: bit 1 - RD (‘b1) , WR (‘b0), bit 0 - enable WR/RD operation.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x28</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xa0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRL_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_CHANMAX</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>This indicates the maximum number of inputs for the channel data multiplexers. User may add
different processing modules post data capture as another input to this common multiplexer.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x29</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xa4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_START_CODE</span></code></td>
<td class="description bold"><section>
<p>ADC Synchronization start word</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_START_CODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This sets the startcode that is used by the ADCs for synchronization
NOT-APPLICABLE if START_CODE_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xb8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_IN</span></code></td>
<td class="description bold"><section>
<p>ADC GPIO inputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_IN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This reads auxiliary GPI pins of the ADC core</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xbc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_OUT</span></code></td>
<td class="description bold"><section>
<p>ADC GPIO outputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_OUT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This controls auxiliary GPO pins of the ADC core
NOT-APPLICABLE if GPIO_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x30</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_COUNTER</span></code></td>
<td class="description bold"><section>
<p>PPS Counter register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_COUNTER</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Counts the core clock cycles (can be a device clock or interface clock) between two 1PPS pulse.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x31</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_STATUS</span></code></td>
<td class="description bold"><section>
<p>PPS Status register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is asserted there is no incomming 1PPS signal. Maybe the source is out of sync or it’s not active.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-JESD_TPL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba" name="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba" type="checkbox"></input><label for="ed2afc2b2b6a9473c2e7578ae1dd09ffdcebbfba"><p>JESD TPL (up_tpl_common) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x200</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_CNTRL</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL Control</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PROFILE_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Selects one of the available deframer/framers from the transport layer.
Valid only if <code class="docutils literal notranslate"><span class="pre">PROFILE_NUM</span></code> &gt; 1.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x81</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x204</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_STATUS</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PROFILE_NUM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Number of supported framer/deframer profiles.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x90</span> <span class="pre">+</span> <span class="pre">0x2*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x240</span> <span class="pre">+</span> <span class="pre">0x8*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_DESCRIPTORn_1</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL descriptor for profile n
Where n is from 0 to 2.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_F</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Octets per Frame per Lane.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_S</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Samples per Converter per Frame.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_L</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Lane Count.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_M</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Converter Count.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x91</span> <span class="pre">+</span> <span class="pre">0x2*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x244</span> <span class="pre">+</span> <span class="pre">0x8*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TPL_DESCRIPTORn_2</span></code></td>
<td class="description bold"><section>
<p>JESD, TPL descriptor for profile n
Where n is from 0 to 2.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Converter Resolution.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">JESD_NP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><p></p></td>
<td class="description"><section>
<p>Total Number of Bits per Sample.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-ADC_CHANNEL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7f0db353838a5f89ff609c34020cd94a071fac64" name="7f0db353838a5f89ff609c34020cd94a071fac64" type="checkbox"></input><label for="7f0db353838a5f89ff609c34020cd94a071fac64"><p>ADC Channel (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x100</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x400</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[11]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_LB_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_DATA_SEL to 1, enabling data loopback</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[10]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_PN_SEL to 0x9, device specific pn (e.g. ad9361)
If both ADC_PN_TYPE_OWR and ADC_PN_SEL_OWR are set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables IQ correction or scale correction.
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables DC filter (to disable DC offset, set offset value to 0x0).
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_SIGNEXT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables sign extension (applicable only in 2’s complement mode). The data is
always sign extended to the nearest byte boundary.
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_TYPE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select offset binary (0x1) or 2’s complement (0x0) data type. This sets the incoming
data type and is required by the post processing modules for any data conversion.
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Enable data format conversion (see register bits above).
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_TYPE_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_PN_SEL to 0x1, modified pn23
If both ADC_PN_TYPE_OWR and ADC_PN_SEL_OWR are set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, enables channel. A 0x0 to 0x1 transition transfers all the control signals
to the respective channel processing module. If a channel is part of a complex
signal (I/Q), even channel is the master and the odd channel is the slave.
Though a single control is used, both must be individually selected.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x101</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x404</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_STATUSn</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>CRC errors. If set, indicates CRC error. Software must first clear this bit before initiating a transfer and monitor afterwards.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[11:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS_HEADER</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The status header sent by the ADC.(compatible with AD7768/AD7768-4/AD777x).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>PN errors. If set, indicates spurious mismatches in sync state. This bit is cleared
if OOS is set and is only indicates errors when OOS is cleared.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>PN Out Of Sync. If set, indicates an OOS status. OOS is set, if 64 consecutive patterns
mismatch from the expected pattern. It is cleared, when 16 consecutive patterns match
the expected pattern.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates over range. Note that over range is independent of the data path,
it indicates an over range over a data transfer period. Software must first clear
this bit before initiating a transfer and monitor afterwards.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x102</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x408</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_RAW_DATAn</span></code></td>
<td class="description bold"><section>
<p>ADC Raw Data Reading
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_READ_DATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Raw data read from the ADC.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x104</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x410</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_OFFSET</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DC removal (if equipped) offset. This is a 2’s complement number added to the incoming
data to remove a known DC offset.
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_COEFF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DC removal filter (if equipped) coefficient. The format is 1.1.14 (sign, integer and
fractional bits).
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x105</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x414</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the scale value
and the format is 1.1.14 (sign, integer and fractional bits). If matrix multiplication is used,
this is the channel I coefficient and the format is 1.1.14 (sign, integer and fractional bits).
If SCALECORRECTION_ONLY is set, this implements the scale value correction for the current channel
with the format 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the offset value
and the format is 2’s complement. If matrix multiplication is used, this is the channel Q coefficient
and the format is 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x106</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x418</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_3</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[19:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Selects the PN monitor sequence type (available only if ADC supports it).</p>
<ul class="simple">
<li><p>0x0: pn9a (device specific, modified pn9)</p></li>
<li><p>0x1: pn23a (device specific, modified pn23)</p></li>
<li><p>0x4: pn7 (standard O.150)</p></li>
<li><p>0x5: pn15 (standard O.150)</p></li>
<li><p>0x6: pn23 (standard O.150)</p></li>
<li><p>0x7: pn31 (standard O.150)</p></li>
<li><p>0x9: pnX (device specific, e.g. ad9361)</p></li>
<li><p>0x0A: Nibble ramp (Device specific e.g. adrv9001)</p></li>
<li><p>0x0B: 16 bit ramp (Device specific e.g. adrv9001)</p></li>
</ul>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_DATA_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Selects the data source to DMA.
0x0: input data (ADC)
0x1: loopback data (DAC)</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x108</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x420</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_USR_CNTRLn_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[25]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates big endian (default is little endian).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SIGNED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates signed (2’s complement) data (default is unsigned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SHIFT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- the amount of right shift for actual samples within the total number
of bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_TOTAL_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of total bits used for a sample. The total number of bits must
be an integer multiple of 8 (byte aligned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of bits in a sample. This indicates the actual sample data bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x109</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x424</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_USR_CNTRLn_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_M</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user decimation M value of the channel that is currently being selected on
the multiplexer above. The total decimation factor is of the form M/N.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user decimation N value of the channel that is currently being selected on
the multiplexer above. The total decimation factor is of the form M/N.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10a</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x428</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_4</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SOFTSPAN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td class="description"><section>
<p>Softspan configuration register.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-IO_DELAY_CNTRL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="097ed4b93619eb3706e865145e11b37a97522a7e" name="097ed4b93619eb3706e865145e11b37a97522a7e" type="checkbox"></input><label for="097ed4b93619eb3706e865145e11b37a97522a7e"><p>IO Delay Control (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span> <span class="pre">+</span> <span class="pre">0x1*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span> <span class="pre">+</span> <span class="pre">0x4*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_n</span></code></td>
<td class="description bold"><section>
<p>Delay Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_IO_n</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Tap value for input/output delay primitive of the n’th interface line. If the delay controller is
not locked (indicate issues with delay_clk), the read-back value of this register will be 0xFFFFFFFF. 
Otherwise will be the last set up value.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div></section>
</section>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="icon dokuwiki reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_ad9361" target="_blank">AXI_AD9361 IP Description</a></p></li>
</ul>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../interfaces.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Interfaces</a>
    <a href="../axi_dac/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">Generic AXI DAC</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>