/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_ODS_INTR1_0_H__
#define BCHP_ODS_INTR1_0_H__

/***************************************************************************
 *ODS_INTR1_0 - ODS L2 Interrupt Control 1 Registers
 ***************************************************************************/
#define BCHP_ODS_INTR1_0_CPU_STATUS              0x04600200 /* [RO][32] CPU interrupt Status Register */
#define BCHP_ODS_INTR1_0_CPU_SET                 0x04600204 /* [WO][32] CPU interrupt Set Register */
#define BCHP_ODS_INTR1_0_CPU_CLEAR               0x04600208 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS         0x0460020c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET            0x04600210 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR          0x04600214 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_ODS_INTR1_0_PCI_STATUS              0x04600218 /* [RO][32] PCI interrupt Status Register */
#define BCHP_ODS_INTR1_0_PCI_SET                 0x0460021c /* [WO][32] PCI interrupt Set Register */
#define BCHP_ODS_INTR1_0_PCI_CLEAR               0x04600220 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS         0x04600224 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET            0x04600228 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR          0x0460022c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_reserved0_MASK                 0xffe00000
#define BCHP_ODS_INTR1_0_CPU_STATUS_reserved0_SHIFT                21

/* ODS_INTR1_0 :: CPU_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_ERROR_INTR_MASK         0x00100000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_ERROR_INTR_SHIFT        20
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_ERROR_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_RDY_INTR_MASK           0x00080000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_RDY_INTR_SHIFT          19
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_RDY_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_MASK      0x00040000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT     18
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK   0x00020000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT  17
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK   0x00010000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT  16
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_ISCR_INTR_MASK       0x00008000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT      15
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_BUFS_INTR_MASK       0x00004000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT      14
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_MASK    0x00001000
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT   12
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK   0x00000800
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT  11
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_C_INTR_MASK       0x00000200
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT      9
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_C_INTR_MASK            0x00000100
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_C_INTR_SHIFT           8
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_C_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_B_INTR_MASK       0x00000080
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT      7
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_B_INTR_MASK            0x00000040
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_B_INTR_SHIFT           6
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_B_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_INTR_MASK         0x00000020
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_INTR_SHIFT        5
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_INTR_MASK              0x00000010
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_INTR_SHIFT             4
#define BCHP_ODS_INTR1_0_CPU_STATUS_RS_SYNC_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_LOSS_INTR_MASK        0x00000008
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_LOSS_INTR_SHIFT       3
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_INTR_MASK             0x00000004
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_INTR_SHIFT            2
#define BCHP_ODS_INTR1_0_CPU_STATUS_FEC_SYNC_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_LOSS_INTR_MASK        0x00000002
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_LOSS_INTR_SHIFT       1
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_INTR_MASK             0x00000001
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_INTR_SHIFT            0
#define BCHP_ODS_INTR1_0_CPU_STATUS_VIT_SYNC_INTR_DEFAULT          0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_SET :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_SET_reserved0_MASK                    0xffe00000
#define BCHP_ODS_INTR1_0_CPU_SET_reserved0_SHIFT                   21

/* ODS_INTR1_0 :: CPU_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_ERROR_INTR_MASK            0x00100000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_ERROR_INTR_SHIFT           20
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_ERROR_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_RDY_INTR_MASK              0x00080000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_RDY_INTR_SHIFT             19
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_RDY_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_PKT_RCVD_INTR_MASK         0x00040000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_PKT_RCVD_INTR_SHIFT        18
#define BCHP_ODS_INTR1_0_CPU_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK      0x00020000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT     17
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK      0x00010000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT     16
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_ISCR_INTR_MASK          0x00008000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_ISCR_INTR_SHIFT         15
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_ISCR_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_BUFS_INTR_MASK          0x00004000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_BUFS_INTR_SHIFT         14
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_BAD_BUFS_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK    0x00002000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT   13
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_COMBINE_ERR_INTR_MASK       0x00001000
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_COMBINE_ERR_INTR_SHIFT      12
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_MASK      0x00000800
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT     11
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: CPU_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK    0x00000400
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT   10
#define BCHP_ODS_INTR1_0_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_C_INTR_MASK          0x00000200
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_C_INTR_SHIFT         9
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_C_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_C_INTR_MASK               0x00000100
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_C_INTR_SHIFT              8
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_C_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_B_INTR_MASK          0x00000080
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_B_INTR_SHIFT         7
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_B_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_B_INTR_MASK               0x00000040
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_B_INTR_SHIFT              6
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_B_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_INTR_MASK            0x00000020
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_INTR_SHIFT           5
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: CPU_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_INTR_MASK                 0x00000010
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_INTR_SHIFT                4
#define BCHP_ODS_INTR1_0_CPU_SET_RS_SYNC_INTR_DEFAULT              0x00000000

/* ODS_INTR1_0 :: CPU_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_LOSS_INTR_MASK           0x00000008
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_LOSS_INTR_SHIFT          3
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: CPU_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_INTR_MASK                0x00000004
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_INTR_SHIFT               2
#define BCHP_ODS_INTR1_0_CPU_SET_FEC_SYNC_INTR_DEFAULT             0x00000000

/* ODS_INTR1_0 :: CPU_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_LOSS_INTR_MASK           0x00000002
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_LOSS_INTR_SHIFT          1
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: CPU_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_INTR_MASK                0x00000001
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_INTR_SHIFT               0
#define BCHP_ODS_INTR1_0_CPU_SET_VIT_SYNC_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_reserved0_MASK                  0xffe00000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_reserved0_SHIFT                 21

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_ERROR_INTR_MASK          0x00100000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_ERROR_INTR_SHIFT         20
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_ERROR_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_RDY_INTR_MASK            0x00080000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_RDY_INTR_SHIFT           19
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_RDY_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK       0x00040000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT      18
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x00020000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   17
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x00010000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   16
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_MASK        0x00008000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT       15
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_MASK        0x00004000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT       14
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00002000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK     0x00001000
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT    12
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT  0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00000800
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT   11
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000400
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_MASK        0x00000200
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT       9
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_C_INTR_MASK             0x00000100
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_C_INTR_SHIFT            8
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_C_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_MASK        0x00000080
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT       7
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_B_INTR_MASK             0x00000040
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_B_INTR_SHIFT            6
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_B_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_INTR_MASK          0x00000020
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_INTR_SHIFT         5
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_INTR_MASK               0x00000010
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_INTR_SHIFT              4
#define BCHP_ODS_INTR1_0_CPU_CLEAR_RS_SYNC_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_LOSS_INTR_MASK         0x00000008
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT        3
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_INTR_MASK              0x00000004
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_INTR_SHIFT             2
#define BCHP_ODS_INTR1_0_CPU_CLEAR_FEC_SYNC_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_LOSS_INTR_MASK         0x00000002
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT        1
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: CPU_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_INTR_MASK              0x00000001
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_INTR_SHIFT             0
#define BCHP_ODS_INTR1_0_CPU_CLEAR_VIT_SYNC_INTR_DEFAULT           0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_reserved0_MASK            0xffe00000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_reserved0_SHIFT           21

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_MASK    0x00100000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT   20
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_RDY_INTR_MASK      0x00080000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT     19
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK 0x00040000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK  0x00008000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT 15
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK  0x00004000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT 14
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK  0x00000200
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT 9
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_C_INTR_MASK       0x00000100
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_C_INTR_SHIFT      8
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK  0x00000080
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT 7
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_B_INTR_MASK       0x00000040
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_B_INTR_SHIFT      6
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK    0x00000020
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT   5
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_INTR_MASK         0x00000010
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_INTR_SHIFT        4
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_RS_SYNC_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK   0x00000008
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT  3
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_INTR_MASK        0x00000004
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_INTR_SHIFT       2
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_FEC_SYNC_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK   0x00000002
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT  1
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_INTR_MASK        0x00000001
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_INTR_SHIFT       0
#define BCHP_ODS_INTR1_0_CPU_MASK_STATUS_VIT_SYNC_INTR_DEFAULT     0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_reserved0_MASK               0xffe00000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_reserved0_SHIFT              21

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_ERROR_INTR_MASK       0x00100000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_ERROR_INTR_SHIFT      20
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_RDY_INTR_MASK         0x00080000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_RDY_INTR_SHIFT        19
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_RDY_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK    0x00040000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT   18
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK     0x00008000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT    15
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK     0x00004000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT    14
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_MASK  0x00001000
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK     0x00000200
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT    9
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_C_INTR_MASK          0x00000100
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_C_INTR_SHIFT         8
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_C_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK     0x00000080
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT    7
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_B_INTR_MASK          0x00000040
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_B_INTR_SHIFT         6
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_B_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_INTR_MASK       0x00000020
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT      5
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_INTR_MASK            0x00000010
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_INTR_SHIFT           4
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_RS_SYNC_INTR_DEFAULT         0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_MASK      0x00000008
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT     3
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_INTR_MASK           0x00000004
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_INTR_SHIFT          2
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_FEC_SYNC_INTR_DEFAULT        0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_MASK      0x00000002
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT     1
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: CPU_MASK_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_INTR_MASK           0x00000001
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_INTR_SHIFT          0
#define BCHP_ODS_INTR1_0_CPU_MASK_SET_VIT_SYNC_INTR_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_reserved0_MASK             0xffe00000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_reserved0_SHIFT            21

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK     0x00100000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT    20
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_MASK       0x00080000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT      19
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK  0x00040000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK   0x00008000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT  15
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK   0x00004000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT  14
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK   0x00000200
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT  9
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_C_INTR_MASK        0x00000100
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT       8
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK   0x00000080
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT  7
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_B_INTR_MASK        0x00000040
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT       6
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK     0x00000020
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT    5
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_INTR_MASK          0x00000010
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_INTR_SHIFT         4
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_RS_SYNC_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK    0x00000008
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT   3
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_INTR_MASK         0x00000004
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_INTR_SHIFT        2
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK    0x00000002
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT   1
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: CPU_MASK_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_INTR_MASK         0x00000001
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_INTR_SHIFT        0
#define BCHP_ODS_INTR1_0_CPU_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_STATUS :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_reserved0_MASK                 0xffe00000
#define BCHP_ODS_INTR1_0_PCI_STATUS_reserved0_SHIFT                21

/* ODS_INTR1_0 :: PCI_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_ERROR_INTR_MASK         0x00100000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_ERROR_INTR_SHIFT        20
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_ERROR_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_RDY_INTR_MASK           0x00080000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_RDY_INTR_SHIFT          19
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_RDY_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_MASK      0x00040000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT     18
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK   0x00020000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT  17
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK   0x00010000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT  16
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_ISCR_INTR_MASK       0x00008000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT      15
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_BUFS_INTR_MASK       0x00004000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT      14
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_MASK    0x00001000
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT   12
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK   0x00000800
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT  11
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_C_INTR_MASK       0x00000200
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT      9
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_C_INTR_MASK            0x00000100
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_C_INTR_SHIFT           8
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_C_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_B_INTR_MASK       0x00000080
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT      7
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_B_INTR_MASK            0x00000040
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_B_INTR_SHIFT           6
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_B_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_INTR_MASK         0x00000020
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_INTR_SHIFT        5
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_INTR_MASK              0x00000010
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_INTR_SHIFT             4
#define BCHP_ODS_INTR1_0_PCI_STATUS_RS_SYNC_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_LOSS_INTR_MASK        0x00000008
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_LOSS_INTR_SHIFT       3
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_INTR_MASK             0x00000004
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_INTR_SHIFT            2
#define BCHP_ODS_INTR1_0_PCI_STATUS_FEC_SYNC_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_LOSS_INTR_MASK        0x00000002
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_LOSS_INTR_SHIFT       1
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_INTR_MASK             0x00000001
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_INTR_SHIFT            0
#define BCHP_ODS_INTR1_0_PCI_STATUS_VIT_SYNC_INTR_DEFAULT          0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_SET :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_SET_reserved0_MASK                    0xffe00000
#define BCHP_ODS_INTR1_0_PCI_SET_reserved0_SHIFT                   21

/* ODS_INTR1_0 :: PCI_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_ERROR_INTR_MASK            0x00100000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_ERROR_INTR_SHIFT           20
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_ERROR_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_RDY_INTR_MASK              0x00080000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_RDY_INTR_SHIFT             19
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_RDY_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_PKT_RCVD_INTR_MASK         0x00040000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_PKT_RCVD_INTR_SHIFT        18
#define BCHP_ODS_INTR1_0_PCI_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK      0x00020000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT     17
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK      0x00010000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT     16
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_ISCR_INTR_MASK          0x00008000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_ISCR_INTR_SHIFT         15
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_ISCR_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_BUFS_INTR_MASK          0x00004000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_BUFS_INTR_SHIFT         14
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_BAD_BUFS_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK    0x00002000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT   13
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_COMBINE_ERR_INTR_MASK       0x00001000
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_COMBINE_ERR_INTR_SHIFT      12
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_MASK      0x00000800
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT     11
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT   0x00000000

/* ODS_INTR1_0 :: PCI_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK    0x00000400
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT   10
#define BCHP_ODS_INTR1_0_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_C_INTR_MASK          0x00000200
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_C_INTR_SHIFT         9
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_C_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_C_INTR_MASK               0x00000100
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_C_INTR_SHIFT              8
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_C_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_B_INTR_MASK          0x00000080
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_B_INTR_SHIFT         7
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_B_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_B_INTR_MASK               0x00000040
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_B_INTR_SHIFT              6
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_B_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_INTR_MASK            0x00000020
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_INTR_SHIFT           5
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: PCI_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_INTR_MASK                 0x00000010
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_INTR_SHIFT                4
#define BCHP_ODS_INTR1_0_PCI_SET_RS_SYNC_INTR_DEFAULT              0x00000000

/* ODS_INTR1_0 :: PCI_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_LOSS_INTR_MASK           0x00000008
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_LOSS_INTR_SHIFT          3
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: PCI_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_INTR_MASK                0x00000004
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_INTR_SHIFT               2
#define BCHP_ODS_INTR1_0_PCI_SET_FEC_SYNC_INTR_DEFAULT             0x00000000

/* ODS_INTR1_0 :: PCI_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_LOSS_INTR_MASK           0x00000002
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_LOSS_INTR_SHIFT          1
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* ODS_INTR1_0 :: PCI_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_INTR_MASK                0x00000001
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_INTR_SHIFT               0
#define BCHP_ODS_INTR1_0_PCI_SET_VIT_SYNC_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_CLEAR :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_reserved0_MASK                  0xffe00000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_reserved0_SHIFT                 21

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_ERROR_INTR_MASK          0x00100000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_ERROR_INTR_SHIFT         20
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_ERROR_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_RDY_INTR_MASK            0x00080000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_RDY_INTR_SHIFT           19
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_RDY_INTR_DEFAULT         0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK       0x00040000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT      18
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT    0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x00020000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   17
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x00010000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   16
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_MASK        0x00008000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT       15
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_MASK        0x00004000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT       14
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00002000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK     0x00001000
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT    12
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT  0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00000800
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT   11
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000400
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_MASK        0x00000200
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT       9
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_C_INTR_MASK             0x00000100
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_C_INTR_SHIFT            8
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_C_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_MASK        0x00000080
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT       7
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT     0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_B_INTR_MASK             0x00000040
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_B_INTR_SHIFT            6
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_B_INTR_DEFAULT          0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_INTR_MASK          0x00000020
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_INTR_SHIFT         5
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_INTR_MASK               0x00000010
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_INTR_SHIFT              4
#define BCHP_ODS_INTR1_0_PCI_CLEAR_RS_SYNC_INTR_DEFAULT            0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_LOSS_INTR_MASK         0x00000008
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT        3
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_INTR_MASK              0x00000004
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_INTR_SHIFT             2
#define BCHP_ODS_INTR1_0_PCI_CLEAR_FEC_SYNC_INTR_DEFAULT           0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_LOSS_INTR_MASK         0x00000002
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT        1
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* ODS_INTR1_0 :: PCI_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_INTR_MASK              0x00000001
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_INTR_SHIFT             0
#define BCHP_ODS_INTR1_0_PCI_CLEAR_VIT_SYNC_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_reserved0_MASK            0xffe00000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_reserved0_SHIFT           21

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_MASK    0x00100000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT   20
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_RDY_INTR_MASK      0x00080000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT     19
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK 0x00040000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK  0x00008000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT 15
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK  0x00004000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT 14
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK  0x00000200
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT 9
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_C_INTR_MASK       0x00000100
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_C_INTR_SHIFT      8
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK  0x00000080
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT 7
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_B_INTR_MASK       0x00000040
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_B_INTR_SHIFT      6
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK    0x00000020
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT   5
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_INTR_MASK         0x00000010
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_INTR_SHIFT        4
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_RS_SYNC_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK   0x00000008
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT  3
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_INTR_MASK        0x00000004
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_INTR_SHIFT       2
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_FEC_SYNC_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK   0x00000002
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT  1
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_INTR_MASK        0x00000001
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_INTR_SHIFT       0
#define BCHP_ODS_INTR1_0_PCI_MASK_STATUS_VIT_SYNC_INTR_DEFAULT     0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_reserved0_MASK               0xffe00000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_reserved0_SHIFT              21

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_ERROR_INTR_MASK       0x00100000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_ERROR_INTR_SHIFT      20
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_RDY_INTR_MASK         0x00080000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_RDY_INTR_SHIFT        19
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_RDY_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK    0x00040000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT   18
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK     0x00008000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT    15
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK     0x00004000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT    14
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_MASK  0x00001000
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK     0x00000200
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT    9
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_C_INTR_MASK          0x00000100
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_C_INTR_SHIFT         8
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_C_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK     0x00000080
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT    7
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_B_INTR_MASK          0x00000040
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_B_INTR_SHIFT         6
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_B_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_INTR_MASK       0x00000020
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT      5
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_INTR_MASK            0x00000010
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_INTR_SHIFT           4
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_RS_SYNC_INTR_DEFAULT         0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_MASK      0x00000008
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT     3
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_INTR_MASK           0x00000004
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_INTR_SHIFT          2
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_FEC_SYNC_INTR_DEFAULT        0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_MASK      0x00000002
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT     1
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* ODS_INTR1_0 :: PCI_MASK_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_INTR_MASK           0x00000001
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_INTR_SHIFT          0
#define BCHP_ODS_INTR1_0_PCI_MASK_SET_VIT_SYNC_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_reserved0_MASK             0xffe00000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_reserved0_SHIFT            21

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK     0x00100000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT    20
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_MASK       0x00080000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT      19
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT    0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK  0x00040000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK   0x00008000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT  15
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK   0x00004000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT  14
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK   0x00000200
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT  9
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_C_INTR_MASK        0x00000100
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT       8
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK   0x00000080
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT  7
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_B_INTR_MASK        0x00000040
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT       6
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT     0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK     0x00000020
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT    5
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_INTR_MASK          0x00000010
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_INTR_SHIFT         4
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_RS_SYNC_INTR_DEFAULT       0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK    0x00000008
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT   3
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_INTR_MASK         0x00000004
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_INTR_SHIFT        2
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT      0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK    0x00000002
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT   1
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* ODS_INTR1_0 :: PCI_MASK_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_INTR_MASK         0x00000001
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_INTR_SHIFT        0
#define BCHP_ODS_INTR1_0_PCI_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT      0x00000001

#endif /* #ifndef BCHP_ODS_INTR1_0_H__ */

/* End of File */
