#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb 16 23:57:20 2026
# Process ID: 3976437
# Current directory: /home/mss464/minitpu/tpu
# Command line: vivado -mode batch -nojournal -source ultra96-v2/build_bd_bitstream.tcl -tclargs -proj_name tpu_system -part xczu3eg-sbva484-1-i -ip_repo_path ultra96-v2/ip_repo -out_dir ultra96-v2/output -bd_name minitpu
# Log file: /home/mss464/minitpu/tpu/vivado.log
# Journal file: 
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 21, Host memory: 235732 MB
#-----------------------------------------------------------
source ultra96-v2/build_bd_bitstream.tcl
# set proj_name    "tpu_system"
# set part         "xczu3eg-sbva484-1-i"
# set ip_repo_path ""
# set out_dir      ""
# set bd_name      "tpu_bd"
# proc parse_args {} {
#     global argc argv
#     global proj_name part ip_repo_path out_dir bd_name
# 
#     for {set i 0} {$i < $argc} {incr i} {
#         set arg [lindex $argv $i]
#         switch -exact -- $arg {
#             "-proj_name" {
#                 incr i
#                 set proj_name [lindex $argv $i]
#             }
#             "-part" {
#                 incr i
#                 set part [lindex $argv $i]
#             }
#             "-ip_repo_path" {
#                 incr i
#                 set ip_repo_path [lindex $argv $i]
#             }
#             "-out_dir" {
#                 incr i
#                 set out_dir [lindex $argv $i]
#             }
#             "-bd_name" {
#                 incr i
#                 set bd_name [lindex $argv $i]
#             }
#             "-help" {
#                 puts "Usage: vivado -mode batch -source build_bd_bitstream.tcl -tclargs <options>"
#                 puts "Options:"
#                 puts "  -proj_name <name>       Project name (default: tpu_system)"
#                 puts "  -part <part>            FPGA part number (default: xczu3eg-sbva484-1-i)"
#                 puts "  -ip_repo_path <path>    Path to IP repository containing TPU IP"
#                 puts "  -out_dir <dir>          Output directory for bitstream and reports"
#                 puts "  -bd_name <name>         Block design name (default: tpu_bd)"
#                 puts "  -help                   Show this help message"
#                 exit 0
#             }
#             default {
#                 puts "WARNING: Unknown argument: $arg"
#             }
#         }
#     }
# 
#     # Validate required arguments
#     if {$ip_repo_path eq ""} {
#         puts "ERROR: -ip_repo_path is required"
#         exit 1
#     }
#     if {$out_dir eq ""} {
#         puts "ERROR: -out_dir is required"
#         exit 1
#     }
# }
# parse_args
# set ip_repo_path [file normalize $ip_repo_path]
# set out_dir [file normalize $out_dir]
# puts "============================================================"
============================================================
# puts "TPU Block Design & Bitstream Build Script"
TPU Block Design & Bitstream Build Script
# puts "============================================================"
============================================================
# puts "Project:     $proj_name"
Project:     tpu_system
# puts "Part:        $part"
Part:        xczu3eg-sbva484-1-i
# puts "IP Repo:     $ip_repo_path"
IP Repo:     /home/mss464/minitpu/tpu/ultra96-v2/ip_repo
# puts "Output Dir:  $out_dir"
Output Dir:  /home/mss464/minitpu/tpu/ultra96-v2/output
# puts "BD Name:     $bd_name"
BD Name:     minitpu
# puts "============================================================"
============================================================
# set proj_dir [file join $out_dir $proj_name]
# set artifacts_dir [file join $out_dir "artifacts"]
# file mkdir $out_dir
# file mkdir $artifacts_dir
# puts "\n>>> Step 1: Creating project..."

>>> Step 1: Creating project...
# file delete -force $proj_dir
# create_project $proj_name $proj_dir -part $part -force
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.188 ; gain = 36.836 ; free physical = 72446 ; free virtual = 165692
# set_property verilog_define {TARGET_FPGA=1} [current_fileset]
# puts "\n>>> Step 2: Adding IP repository..."

>>> Step 2: Adding IP repository...
# set_property ip_repo_paths $ip_repo_path [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
# set tpu_ip [get_ipdefs -filter "NAME =~ *cornell_tpu*"]
# if {$tpu_ip eq ""} {
#     # Try alternative search
#     set tpu_ip [get_ipdefs -filter "NAME =~ *tpu*"]
# }
# if {$tpu_ip eq ""} {
#     puts "ERROR: TPU IP not found in repository: $ip_repo_path"
#     puts "Available IPs:"
#     foreach ip [get_ipdefs] {
#         puts "  $ip"
#     }
#     close_project
#     exit 1
# }
# puts "  Found TPU IP: $tpu_ip"
  Found TPU IP: cornell.edu:user:cornell_tpu:1.0
# puts "\n>>> Step 3: Creating block design..."

>>> Step 3: Creating block design...
# create_bd_design $bd_name
Wrote  : </home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.srcs/sources_1/bd/minitpu/minitpu.bd> 
# puts "\n>>> Step 4: Adding Zynq UltraScale+ MPSoC..."

>>> Step 4: Adding Zynq UltraScale+ MPSoC...
# set ps [create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.5 zynq_ps]
# set_property -dict [list \
#     CONFIG.PSU__USE__M_AXI_GP0 {0} \
#     CONFIG.PSU__USE__M_AXI_GP1 {0} \
#     CONFIG.PSU__USE__M_AXI_GP2 {1} \
#     CONFIG.PSU__USE__S_AXI_GP0 {0} \
#     CONFIG.PSU__USE__S_AXI_GP2 {1} \
#     CONFIG.PSU__USE__S_AXI_GP3 {0} \
#     CONFIG.PSU__USE__S_AXI_GP4 {0} \
#     CONFIG.PSU__USE__S_AXI_GP5 {0} \
#     CONFIG.PSU__USE__S_AXI_GP6 {0} \
#     CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {50} \
# ] $ps
# puts "\n>>> Step 5: Adding Processor System Reset..."

>>> Step 5: Adding Processor System Reset...
# set ps_reset [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0]
# puts "\n>>> Step 6: Adding AXI DMA..."

>>> Step 6: Adding AXI DMA...
# set dma [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0]
# set_property -dict [list \
#     CONFIG.c_include_sg {0} \
#     CONFIG.c_sg_include_stscntrl_strm {0} \
#     CONFIG.c_include_mm2s {1} \
#     CONFIG.c_include_s2mm {1} \
#     CONFIG.c_mm2s_burst_size {16} \
#     CONFIG.c_s2mm_burst_size {16} \
#     CONFIG.c_m_axi_mm2s_data_width {64} \
#     CONFIG.c_m_axis_mm2s_tdata_width {64} \
#     CONFIG.c_m_axi_s2mm_data_width {32} \
#     CONFIG.c_s_axis_s2mm_tdata_width {32} \
# ] $dma
# puts "\n>>> Step 7: Adding TPU IP..."

>>> Step 7: Adding TPU IP...
# set tpu [create_bd_cell -type ip -vlnv $tpu_ip tpu_0]
# puts "\n>>> Step 8: Adding AXI Interconnect..."

>>> Step 8: Adding AXI Interconnect...
# set axi_ic [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0]
# set_property -dict [list \
#     CONFIG.NUM_MI {2} \
#     CONFIG.NUM_SI {1} \
# ] $axi_ic
# puts "\n>>> Step 9: Adding AXI SmartConnect for DMA..."

>>> Step 9: Adding AXI SmartConnect for DMA...
# set axi_sc [create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc]
# set_property -dict [list \
#     CONFIG.NUM_SI {2} \
#     CONFIG.NUM_MI {1} \
# ] $axi_sc
# puts "\n>>> Step 10: Connecting AXI control path..."

>>> Step 10: Connecting AXI control path...
# connect_bd_intf_net [get_bd_intf_pins zynq_ps/M_AXI_HPM0_LPD] \
#                     [get_bd_intf_pins axi_interconnect_0/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M00_AXI] \
#                     [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M01_AXI] \
#                     [get_bd_intf_pins tpu_0/s00_axi]
# puts "\n>>> Step 11: Connecting AXI-Stream data path..."

>>> Step 11: Connecting AXI-Stream data path...
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] \
#                     [get_bd_intf_pins tpu_0/s00_axis]
# connect_bd_intf_net [get_bd_intf_pins tpu_0/m00_axis] \
#                     [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
# puts "\n>>> Step 12: Connecting DMA memory interfaces..."

>>> Step 12: Connecting DMA memory interfaces...
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] \
#                     [get_bd_intf_pins axi_smc/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] \
#                     [get_bd_intf_pins axi_smc/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc/M00_AXI] \
#                     [get_bd_intf_pins zynq_ps/S_AXI_HP0_FPD]
# puts "\n>>> Step 13: Connecting clocks..."

>>> Step 13: Connecting clocks...
# set pl_clk [get_bd_pins zynq_ps/pl_clk0]
# connect_bd_net $pl_clk [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/s_axi_lite_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/S00_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/M00_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_interconnect_0/M01_ACLK]
# connect_bd_net $pl_clk [get_bd_pins axi_smc/aclk]
# connect_bd_net $pl_clk [get_bd_pins zynq_ps/maxihpm0_lpd_aclk]
# connect_bd_net $pl_clk [get_bd_pins zynq_ps/saxihp0_fpd_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/s00_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/s00_axis_aclk]
# connect_bd_net $pl_clk [get_bd_pins tpu_0/m00_axis_aclk]
# puts "\n>>> Step 14: Connecting resets..."

>>> Step 14: Connecting resets...
# connect_bd_net [get_bd_pins zynq_ps/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
# set ic_resetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/S00_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/M00_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_interconnect_0/M01_ARESETN]
# connect_bd_net $ic_resetn [get_bd_pins axi_smc/aresetn]
# set periph_resetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins axi_dma_0/axi_resetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/s00_axi_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/s00_axis_aresetn]
# connect_bd_net $periph_resetn [get_bd_pins tpu_0/m00_axis_aresetn]
# puts "\n>>> Step 15: Assigning addresses..."

>>> Step 15: Assigning addresses...
# assign_bd_address -target_address_space /zynq_ps/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ps/Data' at <0x8000_0000 [ 64K ]>.
# assign_bd_address -target_address_space /zynq_ps/Data [get_bd_addr_segs tpu_0/s00_axi/reg0] -force
Slave segment '/tpu_0/s00_axi/reg0' is being assigned into address space '/zynq_ps/Data' at <0x8001_0000 [ 4K ]>.
# assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs zynq_ps/SAXIGP2/HP0_DDR_LOW] -force
Slave segment '/zynq_ps/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
# assign_bd_address -target_address_space /axi_dma_0/Data_S2MM [get_bd_addr_segs zynq_ps/SAXIGP2/HP0_DDR_LOW] -force
Slave segment '/zynq_ps/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
# puts "\n  Address Map:"

  Address Map:
# foreach seg [get_bd_addr_segs] {
#     if {[get_property OFFSET $seg] ne ""} {
#         set offset [format "0x%08X" [get_property OFFSET $seg]]
#         set range [format "0x%08X" [get_property RANGE $seg]]
#         puts "    [get_property PATH $seg]: Offset=$offset, Range=$range"
#     }
# }
    /axi_dma_0/Data_MM2S/SEG_zynq_ps_HP0_DDR_LOW: Offset=0x00000000, Range=0x80000000
    /axi_dma_0/Data_S2MM/SEG_zynq_ps_HP0_DDR_LOW: Offset=0x00000000, Range=0x80000000
    /zynq_ps/Data/SEG_axi_dma_0_Reg: Offset=0x80000000, Range=0x00010000
    /zynq_ps/Data/SEG_tpu_0_reg0: Offset=0x80010000, Range=0x00001000
# puts "\n>>> Step 16: Validating block design..."

>>> Step 16: Validating block design...
# validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] minitpu_axi_smc_0: SmartConnect minitpu_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ps/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ps/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ps/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ps/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.309 ; gain = 67.312 ; free physical = 72175 ; free virtual = 165421
# save_bd_design
Wrote  : </home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.srcs/sources_1/bd/minitpu/minitpu.bd> 
# puts "\n>>> Step 17: Generating output products..."

>>> Step 17: Generating output products...
# generate_target all [get_files [file join $proj_dir $proj_name.srcs sources_1 bd $bd_name $bd_name.bd]]
INFO: [BD 41-1662] The design 'minitpu.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.v
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/sim/minitpu.v
Verilog Output written to : /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hdl/minitpu_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] minitpu_zynq_ps_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x1ff00000 to 0x1fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/hw_handoff/minitpu_axi_smc_0.hwh
Generated Hardware Definition File /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/synth/minitpu_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/hw_handoff/minitpu.hwh
Generated Hardware Definition File /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/synth/minitpu.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2158.809 ; gain = 286.500 ; free physical = 71796 ; free virtual = 165094
# puts "\n>>> Step 18: Creating HDL wrapper..."

>>> Step 18: Creating HDL wrapper...
# set bd_file [get_files [file join $proj_dir $proj_name.srcs sources_1 bd $bd_name $bd_name.bd]]
# set wrapper [make_wrapper -files $bd_file -top]
# add_files -norecurse $wrapper
# set_property top ${bd_name}_wrapper [current_fileset]
# update_compile_order -fileset sources_1
# puts "\n>>> Step 19: Running synthesis..."

>>> Step 19: Running synthesis...
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_tpu_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP minitpu_zynq_ps_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_tpu_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_zynq_ps_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 16 23:58:15 2026] Launched minitpu_tpu_0_0_synth_1, minitpu_axi_dma_0_0_synth_1, minitpu_xbar_0_synth_1, minitpu_axi_smc_0_synth_1, minitpu_auto_pc_0_synth_1, minitpu_proc_sys_reset_0_0_synth_1, minitpu_zynq_ps_0_synth_1...
Run output will be captured here:
minitpu_tpu_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/runme.log
minitpu_axi_dma_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_axi_dma_0_0_synth_1/runme.log
minitpu_xbar_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_xbar_0_synth_1/runme.log
minitpu_axi_smc_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_axi_smc_0_synth_1/runme.log
minitpu_auto_pc_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_auto_pc_0_synth_1/runme.log
minitpu_proc_sys_reset_0_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_proc_sys_reset_0_0_synth_1/runme.log
minitpu_zynq_ps_0_synth_1: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_zynq_ps_0_synth_1/runme.log
[Mon Feb 16 23:58:15 2026] Launched synth_1...
Run output will be captured here: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Feb 16 23:58:15 2026] Waiting for synth_1 to finish...
[Mon Feb 16 23:59:55 2026] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'minitpu_tpu_0_0_synth_1'
 'minitpu_tpu_0_0_synth_1' run failed with below errors.
ERROR: [Synth 8-2716] syntax error near '"' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/4b1e/src/vpu_simd.sv:1]

ERROR: [Synth 8-439] module 'minitpu_tpu_0_0' not found

ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

wait_on_runs: Time (s): cpu = 00:00:00.35 ; elapsed = 00:01:41 . Memory (MB): peak = 2334.895 ; gain = 0.000 ; free physical = 64487 ; free virtual = 157825
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "ultra96-v2/build_bd_bitstream.tcl" line 369)
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 23:59:56 2026...
