{
  "unversionedId": "cache/High_level_Transaction_Flows",
  "id": "cache/High_level_Transaction_Flows",
  "title": "High level Transaction Flows",
  "description": "In this chapter will describe the high-level transaction Flow.",
  "source": "@site/docs/cache/High_level_Transaction_Flows.md",
  "sourceDirName": "cache",
  "slug": "/cache/High_level_Transaction_Flows",
  "permalink": "/fpga_mafia_wiki/docs/cache/High_level_Transaction_Flows",
  "draft": false,
  "editUrl": "https://github.com/amichai-bd/fpga_mafia_wiki/tree/main/docs/cache/High_level_Transaction_Flows.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "Cache",
  "previous": {
    "title": "High Level Block Description",
    "permalink": "/fpga_mafia_wiki/docs/cache/High_level_block_description"
  },
  "next": {
    "title": "Merge Buffer Behavior",
    "permalink": "/fpga_mafia_wiki/docs/cache/Merge_Buffer_Behavior"
  }
}