;buildInfoPackage: chisel3, version: 3.1.7, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-03-20 22:15:13.399, builtAtMillis: 1553120113399
circuit CPU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip A : UInt<32>, flip B : UInt<32>, flip opcode : UInt<4>, out : UInt<32>, flagZero : UInt<1>}
    
    node _T_29 = add(io.A, io.B) @[ALU.scala 34:32]
    node _T_30 = tail(_T_29, 1) @[ALU.scala 34:32]
    node _T_31 = sub(io.A, io.B) @[ALU.scala 35:32]
    node _T_32 = asUInt(_T_31) @[ALU.scala 35:32]
    node _T_33 = tail(_T_32, 1) @[ALU.scala 35:32]
    node _T_34 = asSInt(io.A) @[ALU.scala 39:32]
    node _T_35 = asSInt(io.B) @[ALU.scala 39:46]
    node _T_36 = lt(_T_34, _T_35) @[ALU.scala 39:39]
    node _T_37 = lt(io.A, io.B) @[ALU.scala 40:32]
    node _T_38 = and(io.A, io.B) @[ALU.scala 41:32]
    node _T_39 = or(io.A, io.B) @[ALU.scala 42:32]
    node _T_40 = xor(io.A, io.B) @[ALU.scala 43:32]
    node _T_41 = xor(io.A, io.B) @[ALU.scala 44:33]
    node _T_42 = not(_T_41) @[ALU.scala 44:26]
    node _T_43 = eq(UInt<4>("h0a"), io.opcode) @[Mux.scala 46:19]
    node _T_44 = mux(_T_43, io.A, io.B) @[Mux.scala 46:16]
    node _T_45 = eq(UInt<4>("h0c"), io.opcode) @[Mux.scala 46:19]
    node _T_46 = mux(_T_45, _T_42, _T_44) @[Mux.scala 46:16]
    node _T_47 = eq(UInt<4>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_48 = mux(_T_47, _T_40, _T_46) @[Mux.scala 46:16]
    node _T_49 = eq(UInt<4>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_50 = mux(_T_49, _T_39, _T_48) @[Mux.scala 46:16]
    node _T_51 = eq(UInt<4>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_52 = mux(_T_51, _T_38, _T_50) @[Mux.scala 46:16]
    node _T_53 = eq(UInt<4>("h07"), io.opcode) @[Mux.scala 46:19]
    node _T_54 = mux(_T_53, _T_37, _T_52) @[Mux.scala 46:16]
    node _T_55 = eq(UInt<4>("h05"), io.opcode) @[Mux.scala 46:19]
    node _T_56 = mux(_T_55, _T_36, _T_54) @[Mux.scala 46:16]
    node _T_57 = eq(UInt<4>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_58 = mux(_T_57, _T_33, _T_56) @[Mux.scala 46:16]
    node _T_59 = eq(UInt<4>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_60 = mux(_T_59, _T_30, _T_58) @[Mux.scala 46:16]
    io.out <= _T_60 @[ALU.scala 33:12]
    node _T_62 = eq(io.out, UInt<1>("h00")) @[ALU.scala 47:28]
    io.flagZero <= _T_62 @[ALU.scala 47:17]
    
  module RegFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ra_a : UInt<5>, flip ra_b : UInt<5>, flip wa : UInt<5>, flip wd : UInt<32>, rd_a : UInt<32>, rd_b : UInt<32>, flip RegWrite : UInt<1>, flip ra_c : UInt<5>, rd_c : UInt<32>}
    
    wire _T_58 : UInt<32>[32] @[RegFile.scala 21:32]
    _T_58[0] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[1] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[2] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[3] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[4] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[5] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[6] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[7] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[8] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[9] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[10] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[11] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[12] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[13] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[14] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[15] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[16] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[17] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[18] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[19] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[20] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[21] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[22] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[23] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[24] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[25] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[26] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[27] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[28] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[29] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[30] <= UInt<32>("h00") @[RegFile.scala 21:32]
    _T_58[31] <= UInt<32>("h00") @[RegFile.scala 21:32]
    reg regs : UInt<32>[32], clock with : (reset => (reset, _T_58)) @[RegFile.scala 21:23]
    node _T_262 = eq(io.wa, UInt<5>("h00")) @[RegFile.scala 23:21]
    node _T_263 = and(_T_262, io.RegWrite) @[RegFile.scala 23:34]
    when _T_263 : @[RegFile.scala 23:50]
      regs[0] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_265 = eq(io.wa, UInt<5>("h01")) @[RegFile.scala 23:21]
    node _T_266 = and(_T_265, io.RegWrite) @[RegFile.scala 23:34]
    when _T_266 : @[RegFile.scala 23:50]
      regs[1] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_268 = eq(io.wa, UInt<5>("h02")) @[RegFile.scala 23:21]
    node _T_269 = and(_T_268, io.RegWrite) @[RegFile.scala 23:34]
    when _T_269 : @[RegFile.scala 23:50]
      regs[2] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_271 = eq(io.wa, UInt<5>("h03")) @[RegFile.scala 23:21]
    node _T_272 = and(_T_271, io.RegWrite) @[RegFile.scala 23:34]
    when _T_272 : @[RegFile.scala 23:50]
      regs[3] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_274 = eq(io.wa, UInt<5>("h04")) @[RegFile.scala 23:21]
    node _T_275 = and(_T_274, io.RegWrite) @[RegFile.scala 23:34]
    when _T_275 : @[RegFile.scala 23:50]
      regs[4] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_277 = eq(io.wa, UInt<5>("h05")) @[RegFile.scala 23:21]
    node _T_278 = and(_T_277, io.RegWrite) @[RegFile.scala 23:34]
    when _T_278 : @[RegFile.scala 23:50]
      regs[5] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_280 = eq(io.wa, UInt<5>("h06")) @[RegFile.scala 23:21]
    node _T_281 = and(_T_280, io.RegWrite) @[RegFile.scala 23:34]
    when _T_281 : @[RegFile.scala 23:50]
      regs[6] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_283 = eq(io.wa, UInt<5>("h07")) @[RegFile.scala 23:21]
    node _T_284 = and(_T_283, io.RegWrite) @[RegFile.scala 23:34]
    when _T_284 : @[RegFile.scala 23:50]
      regs[7] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_286 = eq(io.wa, UInt<5>("h08")) @[RegFile.scala 23:21]
    node _T_287 = and(_T_286, io.RegWrite) @[RegFile.scala 23:34]
    when _T_287 : @[RegFile.scala 23:50]
      regs[8] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_289 = eq(io.wa, UInt<5>("h09")) @[RegFile.scala 23:21]
    node _T_290 = and(_T_289, io.RegWrite) @[RegFile.scala 23:34]
    when _T_290 : @[RegFile.scala 23:50]
      regs[9] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_292 = eq(io.wa, UInt<5>("h0a")) @[RegFile.scala 23:21]
    node _T_293 = and(_T_292, io.RegWrite) @[RegFile.scala 23:34]
    when _T_293 : @[RegFile.scala 23:50]
      regs[10] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_295 = eq(io.wa, UInt<5>("h0b")) @[RegFile.scala 23:21]
    node _T_296 = and(_T_295, io.RegWrite) @[RegFile.scala 23:34]
    when _T_296 : @[RegFile.scala 23:50]
      regs[11] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_298 = eq(io.wa, UInt<5>("h0c")) @[RegFile.scala 23:21]
    node _T_299 = and(_T_298, io.RegWrite) @[RegFile.scala 23:34]
    when _T_299 : @[RegFile.scala 23:50]
      regs[12] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_301 = eq(io.wa, UInt<5>("h0d")) @[RegFile.scala 23:21]
    node _T_302 = and(_T_301, io.RegWrite) @[RegFile.scala 23:34]
    when _T_302 : @[RegFile.scala 23:50]
      regs[13] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_304 = eq(io.wa, UInt<5>("h0e")) @[RegFile.scala 23:21]
    node _T_305 = and(_T_304, io.RegWrite) @[RegFile.scala 23:34]
    when _T_305 : @[RegFile.scala 23:50]
      regs[14] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_307 = eq(io.wa, UInt<5>("h0f")) @[RegFile.scala 23:21]
    node _T_308 = and(_T_307, io.RegWrite) @[RegFile.scala 23:34]
    when _T_308 : @[RegFile.scala 23:50]
      regs[15] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_310 = eq(io.wa, UInt<5>("h010")) @[RegFile.scala 23:21]
    node _T_311 = and(_T_310, io.RegWrite) @[RegFile.scala 23:34]
    when _T_311 : @[RegFile.scala 23:50]
      regs[16] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_313 = eq(io.wa, UInt<5>("h011")) @[RegFile.scala 23:21]
    node _T_314 = and(_T_313, io.RegWrite) @[RegFile.scala 23:34]
    when _T_314 : @[RegFile.scala 23:50]
      regs[17] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_316 = eq(io.wa, UInt<5>("h012")) @[RegFile.scala 23:21]
    node _T_317 = and(_T_316, io.RegWrite) @[RegFile.scala 23:34]
    when _T_317 : @[RegFile.scala 23:50]
      regs[18] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_319 = eq(io.wa, UInt<5>("h013")) @[RegFile.scala 23:21]
    node _T_320 = and(_T_319, io.RegWrite) @[RegFile.scala 23:34]
    when _T_320 : @[RegFile.scala 23:50]
      regs[19] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_322 = eq(io.wa, UInt<5>("h014")) @[RegFile.scala 23:21]
    node _T_323 = and(_T_322, io.RegWrite) @[RegFile.scala 23:34]
    when _T_323 : @[RegFile.scala 23:50]
      regs[20] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_325 = eq(io.wa, UInt<5>("h015")) @[RegFile.scala 23:21]
    node _T_326 = and(_T_325, io.RegWrite) @[RegFile.scala 23:34]
    when _T_326 : @[RegFile.scala 23:50]
      regs[21] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_328 = eq(io.wa, UInt<5>("h016")) @[RegFile.scala 23:21]
    node _T_329 = and(_T_328, io.RegWrite) @[RegFile.scala 23:34]
    when _T_329 : @[RegFile.scala 23:50]
      regs[22] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_331 = eq(io.wa, UInt<5>("h017")) @[RegFile.scala 23:21]
    node _T_332 = and(_T_331, io.RegWrite) @[RegFile.scala 23:34]
    when _T_332 : @[RegFile.scala 23:50]
      regs[23] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_334 = eq(io.wa, UInt<5>("h018")) @[RegFile.scala 23:21]
    node _T_335 = and(_T_334, io.RegWrite) @[RegFile.scala 23:34]
    when _T_335 : @[RegFile.scala 23:50]
      regs[24] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_337 = eq(io.wa, UInt<5>("h019")) @[RegFile.scala 23:21]
    node _T_338 = and(_T_337, io.RegWrite) @[RegFile.scala 23:34]
    when _T_338 : @[RegFile.scala 23:50]
      regs[25] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_340 = eq(io.wa, UInt<5>("h01a")) @[RegFile.scala 23:21]
    node _T_341 = and(_T_340, io.RegWrite) @[RegFile.scala 23:34]
    when _T_341 : @[RegFile.scala 23:50]
      regs[26] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_343 = eq(io.wa, UInt<5>("h01b")) @[RegFile.scala 23:21]
    node _T_344 = and(_T_343, io.RegWrite) @[RegFile.scala 23:34]
    when _T_344 : @[RegFile.scala 23:50]
      regs[27] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_346 = eq(io.wa, UInt<5>("h01c")) @[RegFile.scala 23:21]
    node _T_347 = and(_T_346, io.RegWrite) @[RegFile.scala 23:34]
    when _T_347 : @[RegFile.scala 23:50]
      regs[28] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_349 = eq(io.wa, UInt<5>("h01d")) @[RegFile.scala 23:21]
    node _T_350 = and(_T_349, io.RegWrite) @[RegFile.scala 23:34]
    when _T_350 : @[RegFile.scala 23:50]
      regs[29] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_352 = eq(io.wa, UInt<5>("h01e")) @[RegFile.scala 23:21]
    node _T_353 = and(_T_352, io.RegWrite) @[RegFile.scala 23:34]
    when _T_353 : @[RegFile.scala 23:50]
      regs[30] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node _T_355 = eq(io.wa, UInt<5>("h01f")) @[RegFile.scala 23:21]
    node _T_356 = and(_T_355, io.RegWrite) @[RegFile.scala 23:34]
    when _T_356 : @[RegFile.scala 23:50]
      regs[31] <= io.wd @[RegFile.scala 24:21]
      skip @[RegFile.scala 23:50]
    node raZero = eq(io.ra_a, UInt<1>("h00")) @[RegFile.scala 33:27]
    node rbZero = eq(io.ra_b, UInt<1>("h00")) @[RegFile.scala 34:27]
    node rcZero = eq(io.ra_c, UInt<1>("h00")) @[RegFile.scala 35:27]
    node _T_364 = mux(raZero, UInt<1>("h00"), regs[io.ra_a]) @[RegFile.scala 36:19]
    io.rd_a <= _T_364 @[RegFile.scala 36:13]
    node _T_369 = mux(rbZero, UInt<1>("h00"), regs[io.ra_b]) @[RegFile.scala 37:19]
    io.rd_b <= _T_369 @[RegFile.scala 37:13]
    node _T_374 = mux(rcZero, UInt<1>("h00"), regs[io.ra_c]) @[RegFile.scala 38:19]
    io.rd_c <= _T_374 @[RegFile.scala 38:13]
    
  module Datapath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {ctrl : {Inst : UInt<32>, flip IRWrite : UInt<1>, flip RegDst : UInt<1>, flip RegWrite : UInt<1>, flip ALUSrcA : UInt<1>, flip ALUSrcB : UInt<3>, flip ALUOp : UInt<4>, flip PCSource : UInt<2>, flip PCWriteBEQ : UInt<1>, flip PCWriteBNE : UInt<1>, flip PCWrite : UInt<1>, flip IorD : UInt<1>, flip MemRead : UInt<1>, flip MemWrite : UInt<1>, flip MemtoReg : UInt<1>, ctrl_dbg : {flip cur_state : UInt<4>, flip isRType : UInt<1>, flip isIType : UInt<1>, flip isJType : UInt<1>, flip isLW : UInt<1>, flip isSW : UInt<1>, flip isBEQ : UInt<1>, flip isBNE : UInt<1>}}, mem : {flip mem_rdata : UInt<32>, mem_addr : UInt<32>, mem_wdata : UInt<32>, mem_wen : UInt<1>}, debug : {ir : UInt<32>, mdr : UInt<32>, aluout : UInt<32>, pc : UInt<32>, flip ra_c : UInt<5>, rd_c : UInt<32>}}
    
    inst alu of ALU @[Datapath.scala 23:21]
    alu.clock <= clock
    alu.reset <= reset
    inst regFile of RegFile @[Datapath.scala 24:25]
    regFile.clock <= clock
    regFile.reset <= reset
    reg ir : UInt<32>, clock with : (reset => (reset, UInt<32>("h020000000"))) @[Datapath.scala 29:21]
    when io.ctrl.IRWrite : @[Datapath.scala 30:28]
      ir <= io.mem.mem_rdata @[Datapath.scala 31:12]
      skip @[Datapath.scala 30:28]
    io.ctrl.Inst <= ir @[Datapath.scala 33:18]
    reg mdr : UInt, clock @[Datapath.scala 36:22]
    mdr <= io.mem.mem_rdata @[Datapath.scala 36:22]
    reg aluout : UInt, clock @[Datapath.scala 39:25]
    aluout <= alu.io.out @[Datapath.scala 39:25]
    reg pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Datapath.scala 42:21]
    node _T_77 = and(io.ctrl.PCWriteBEQ, alu.io.flagZero) @[Datapath.scala 43:32]
    node _T_79 = eq(alu.io.flagZero, UInt<1>("h00")) @[Datapath.scala 44:36]
    node _T_80 = and(io.ctrl.PCWriteBNE, _T_79) @[Datapath.scala 44:32]
    node _T_81 = or(_T_77, _T_80) @[Datapath.scala 43:55]
    node _T_82 = or(_T_81, io.ctrl.PCWrite) @[Datapath.scala 44:55]
    when _T_82 : @[Datapath.scala 45:31]
      node _T_87 = bits(pc, 31, 28) @[Datapath.scala 49:39]
      node _T_88 = bits(ir, 25, 0) @[Datapath.scala 49:51]
      node _T_89 = shl(_T_88, 2) @[Datapath.scala 49:58]
      node _T_90 = cat(_T_87, _T_89) @[Cat.scala 30:58]
      node _T_91 = eq(UInt<2>("h02"), io.ctrl.PCSource) @[Mux.scala 46:19]
      node _T_92 = mux(_T_91, _T_90, UInt<32>("h00")) @[Mux.scala 46:16]
      node _T_93 = eq(UInt<2>("h01"), io.ctrl.PCSource) @[Mux.scala 46:19]
      node _T_94 = mux(_T_93, aluout, _T_92) @[Mux.scala 46:16]
      node _T_95 = eq(UInt<2>("h00"), io.ctrl.PCSource) @[Mux.scala 46:19]
      node _T_96 = mux(_T_95, alu.io.out, _T_94) @[Mux.scala 46:16]
      pc <= _T_96 @[Datapath.scala 46:12]
      skip @[Datapath.scala 45:31]
    node _T_97 = bits(ir, 25, 21) @[Datapath.scala 54:26]
    regFile.io.ra_a <= _T_97 @[Datapath.scala 54:21]
    node _T_98 = bits(ir, 20, 16) @[Datapath.scala 55:26]
    regFile.io.ra_b <= _T_98 @[Datapath.scala 55:21]
    node _T_99 = bits(ir, 15, 11) @[Datapath.scala 56:46]
    node _T_100 = bits(ir, 20, 16) @[Datapath.scala 56:57]
    node _T_101 = mux(io.ctrl.RegDst, _T_99, _T_100) @[Datapath.scala 56:27]
    regFile.io.wa <= _T_101 @[Datapath.scala 56:21]
    node _T_102 = mux(io.ctrl.MemtoReg, mdr, aluout) @[Datapath.scala 57:27]
    regFile.io.wd <= _T_102 @[Datapath.scala 57:21]
    regFile.io.RegWrite <= io.ctrl.RegWrite @[Datapath.scala 60:25]
    node _T_103 = mux(io.ctrl.ALUSrcA, regFile.io.rd_a, pc) @[Datapath.scala 63:20]
    alu.io.A <= _T_103 @[Datapath.scala 63:14]
    node _T_111 = bits(ir, 15, 0) @[Datapath.scala 67:32]
    node _T_112 = asSInt(_T_111) @[Datapath.scala 67:39]
    node _T_113 = asUInt(_T_112) @[Datapath.scala 67:46]
    node _T_114 = bits(ir, 15, 0) @[Datapath.scala 68:33]
    node _T_115 = asSInt(_T_114) @[Datapath.scala 68:40]
    node _T_116 = shl(_T_115, 2) @[Datapath.scala 68:47]
    node _T_117 = asUInt(_T_116) @[Datapath.scala 68:53]
    node _T_118 = bits(ir, 15, 0) @[Datapath.scala 69:32]
    node _T_119 = eq(UInt<4>("h04"), io.ctrl.ALUSrcB) @[Mux.scala 46:19]
    node _T_120 = mux(_T_119, _T_118, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_121 = eq(UInt<3>("h03"), io.ctrl.ALUSrcB) @[Mux.scala 46:19]
    node _T_122 = mux(_T_121, _T_117, _T_120) @[Mux.scala 46:16]
    node _T_123 = eq(UInt<3>("h02"), io.ctrl.ALUSrcB) @[Mux.scala 46:19]
    node _T_124 = mux(_T_123, _T_113, _T_122) @[Mux.scala 46:16]
    node _T_125 = eq(UInt<3>("h01"), io.ctrl.ALUSrcB) @[Mux.scala 46:19]
    node _T_126 = mux(_T_125, UInt<32>("h04"), _T_124) @[Mux.scala 46:16]
    node _T_127 = eq(UInt<3>("h00"), io.ctrl.ALUSrcB) @[Mux.scala 46:19]
    node _T_128 = mux(_T_127, regFile.io.rd_b, _T_126) @[Mux.scala 46:16]
    alu.io.B <= _T_128 @[Datapath.scala 64:14]
    alu.io.opcode <= io.ctrl.ALUOp @[Datapath.scala 71:19]
    node _T_129 = mux(io.ctrl.IorD, aluout, pc) @[Datapath.scala 76:28]
    io.mem.mem_addr <= _T_129 @[Datapath.scala 76:22]
    io.mem.mem_wdata <= regFile.io.rd_b @[Datapath.scala 77:22]
    io.mem.mem_wen <= io.ctrl.MemWrite @[Datapath.scala 78:22]
    io.debug.ir <= ir @[Datapath.scala 81:17]
    io.debug.mdr <= mdr @[Datapath.scala 82:18]
    io.debug.aluout <= aluout @[Datapath.scala 83:21]
    io.debug.pc <= pc @[Datapath.scala 84:17]
    regFile.io.ra_c <= io.debug.ra_c @[Datapath.scala 85:21]
    io.debug.rd_c <= regFile.io.rd_c @[Datapath.scala 86:19]
    
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    input io : {Inst : UInt<32>, flip IRWrite : UInt<1>, flip RegDst : UInt<1>, flip RegWrite : UInt<1>, flip ALUSrcA : UInt<1>, flip ALUSrcB : UInt<3>, flip ALUOp : UInt<4>, flip PCSource : UInt<2>, flip PCWriteBEQ : UInt<1>, flip PCWriteBNE : UInt<1>, flip PCWrite : UInt<1>, flip IorD : UInt<1>, flip MemRead : UInt<1>, flip MemWrite : UInt<1>, flip MemtoReg : UInt<1>, ctrl_dbg : {flip cur_state : UInt<4>, flip isRType : UInt<1>, flip isIType : UInt<1>, flip isJType : UInt<1>, flip isLW : UInt<1>, flip isSW : UInt<1>, flip isBEQ : UInt<1>, flip isBNE : UInt<1>}}
    
    wire isRType : UInt<1> @[Control.scala 102:23]
    wire isIType : UInt<1> @[Control.scala 103:23]
    wire isJType : UInt<1> @[Control.scala 104:23]
    wire isLW : UInt<1> @[Control.scala 105:23]
    wire isSW : UInt<1> @[Control.scala 106:23]
    wire isBEQ : UInt<1> @[Control.scala 107:23]
    wire isBNE : UInt<1> @[Control.scala 108:23]
    node _T_84 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 121:29]
    node _T_85 = eq(UInt<6>("h020"), _T_84) @[Control.scala 121:29]
    node _T_88 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 122:29]
    node _T_89 = eq(UInt<6>("h024"), _T_88) @[Control.scala 122:29]
    node _T_90 = or(_T_85, _T_89) @[Control.scala 121:38]
    node _T_93 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 123:29]
    node _T_94 = eq(UInt<6>("h022"), _T_93) @[Control.scala 123:29]
    node _T_95 = or(_T_90, _T_94) @[Control.scala 122:38]
    node _T_98 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 124:29]
    node _T_99 = eq(UInt<6>("h025"), _T_98) @[Control.scala 124:29]
    node _T_100 = or(_T_95, _T_99) @[Control.scala 123:38]
    node _T_103 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 125:29]
    node _T_104 = eq(UInt<6>("h027"), _T_103) @[Control.scala 125:29]
    node _T_105 = or(_T_100, _T_104) @[Control.scala 124:38]
    node _T_108 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 126:29]
    node _T_109 = eq(UInt<6>("h026"), _T_108) @[Control.scala 126:29]
    node _T_110 = or(_T_105, _T_109) @[Control.scala 125:38]
    node _T_113 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 127:29]
    node _T_114 = eq(UInt<6>("h02a"), _T_113) @[Control.scala 127:29]
    node _T_115 = or(_T_110, _T_114) @[Control.scala 126:38]
    isRType <= _T_115 @[Control.scala 121:13]
    node _T_118 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 128:26]
    node _T_119 = eq(UInt<30>("h020000000"), _T_118) @[Control.scala 128:26]
    node _T_122 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 129:29]
    node _T_123 = eq(UInt<30>("h030000000"), _T_122) @[Control.scala 129:29]
    node _T_124 = or(_T_119, _T_123) @[Control.scala 128:36]
    node _T_127 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 130:29]
    node _T_128 = eq(UInt<30>("h034000000"), _T_127) @[Control.scala 130:29]
    node _T_129 = or(_T_124, _T_128) @[Control.scala 129:39]
    node _T_132 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 131:29]
    node _T_133 = eq(UInt<30>("h038000000"), _T_132) @[Control.scala 131:29]
    node _T_134 = or(_T_129, _T_133) @[Control.scala 130:39]
    node _T_137 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 132:29]
    node _T_138 = eq(UInt<30>("h028000000"), _T_137) @[Control.scala 132:29]
    node _T_139 = or(_T_134, _T_138) @[Control.scala 131:39]
    isIType <= _T_139 @[Control.scala 128:13]
    node _T_142 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 133:25]
    node _T_143 = eq(UInt<28>("h08000000"), _T_142) @[Control.scala 133:25]
    isJType <= _T_143 @[Control.scala 133:13]
    node _T_146 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 134:25]
    node _T_147 = eq(UInt<32>("h08c000000"), _T_146) @[Control.scala 134:25]
    isLW <= _T_147 @[Control.scala 134:13]
    node _T_150 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 135:25]
    node _T_151 = eq(UInt<32>("h0ac000000"), _T_150) @[Control.scala 135:25]
    isSW <= _T_151 @[Control.scala 135:13]
    node _T_154 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 136:25]
    node _T_155 = eq(UInt<29>("h010000000"), _T_154) @[Control.scala 136:25]
    isBEQ <= _T_155 @[Control.scala 136:13]
    node _T_158 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 137:25]
    node _T_159 = eq(UInt<29>("h014000000"), _T_158) @[Control.scala 137:25]
    isBNE <= _T_159 @[Control.scala 137:13]
    reg cur_state : UInt<4>, clock with : (reset => (reset, UInt<4>("h0d"))) @[Control.scala 158:28]
    io.IRWrite <= UInt<1>("h00") @[Control.scala 140:25]
    io.RegDst <= UInt<1>("h00") @[Control.scala 141:25]
    io.RegWrite <= UInt<1>("h00") @[Control.scala 142:25]
    io.ALUSrcA <= UInt<1>("h00") @[Control.scala 143:25]
    io.ALUSrcB <= UInt<1>("h00") @[Control.scala 144:25]
    io.ALUOp <= UInt<1>("h00") @[Control.scala 145:25]
    io.PCSource <= UInt<1>("h00") @[Control.scala 146:25]
    io.PCWriteBEQ <= UInt<1>("h00") @[Control.scala 147:25]
    io.PCWriteBNE <= UInt<1>("h00") @[Control.scala 148:25]
    io.PCWrite <= UInt<1>("h00") @[Control.scala 149:25]
    io.IorD <= UInt<1>("h00") @[Control.scala 150:25]
    io.MemRead <= UInt<1>("h00") @[Control.scala 151:25]
    io.MemWrite <= UInt<1>("h00") @[Control.scala 152:25]
    io.MemtoReg <= UInt<1>("h00") @[Control.scala 153:25]
    node _T_175 = eq(UInt<4>("h00"), cur_state) @[Conditional.scala 37:30]
    when _T_175 : @[Conditional.scala 40:58]
      io.MemRead <= UInt<1>("h01") @[Control.scala 165:26]
      io.ALUSrcA <= UInt<1>("h00") @[Control.scala 166:26]
      io.IorD <= UInt<1>("h00") @[Control.scala 167:26]
      io.IRWrite <= UInt<1>("h01") @[Control.scala 168:26]
      io.ALUSrcB <= UInt<3>("h01") @[Control.scala 169:26]
      io.ALUOp <= UInt<4>("h00") @[Control.scala 170:26]
      io.PCWrite <= UInt<1>("h01") @[Control.scala 171:26]
      io.PCSource <= UInt<2>("h00") @[Control.scala 172:26]
      cur_state <= UInt<4>("h01") @[Control.scala 174:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_181 = eq(UInt<4>("h01"), cur_state) @[Conditional.scala 37:30]
      when _T_181 : @[Conditional.scala 39:67]
        io.ALUSrcA <= UInt<1>("h01") @[Control.scala 178:26]
        io.ALUSrcB <= UInt<3>("h03") @[Control.scala 179:26]
        io.ALUOp <= UInt<4>("h00") @[Control.scala 180:26]
        node _T_183 = mux(isBNE, UInt<4>("h0a"), UInt<4>("h0c")) @[Mux.scala 61:16]
        node _T_184 = mux(isBEQ, UInt<4>("h0a"), _T_183) @[Mux.scala 61:16]
        node _T_185 = mux(isSW, UInt<4>("h02"), _T_184) @[Mux.scala 61:16]
        node _T_186 = mux(isLW, UInt<4>("h02"), _T_185) @[Mux.scala 61:16]
        node _T_187 = mux(isJType, UInt<4>("h0b"), _T_186) @[Mux.scala 61:16]
        node _T_188 = mux(isIType, UInt<4>("h08"), _T_187) @[Mux.scala 61:16]
        node _T_189 = mux(isRType, UInt<4>("h06"), _T_188) @[Mux.scala 61:16]
        cur_state <= _T_189 @[Control.scala 182:23]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_190 = eq(UInt<4>("h02"), cur_state) @[Conditional.scala 37:30]
        when _T_190 : @[Conditional.scala 39:67]
          io.ALUSrcA <= UInt<1>("h01") @[Control.scala 194:26]
          io.ALUSrcB <= UInt<3>("h02") @[Control.scala 195:26]
          io.ALUOp <= UInt<4>("h00") @[Control.scala 196:26]
          node _T_192 = mux(isSW, UInt<4>("h04"), UInt<4>("h0c")) @[Mux.scala 61:16]
          node _T_193 = mux(isLW, UInt<4>("h03"), _T_192) @[Mux.scala 61:16]
          cur_state <= _T_193 @[Control.scala 198:23]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_194 = eq(UInt<4>("h03"), cur_state) @[Conditional.scala 37:30]
          when _T_194 : @[Conditional.scala 39:67]
            io.MemRead <= UInt<1>("h01") @[Control.scala 205:26]
            io.IorD <= UInt<1>("h01") @[Control.scala 206:26]
            cur_state <= UInt<4>("h05") @[Control.scala 208:23]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_197 = eq(UInt<4>("h04"), cur_state) @[Conditional.scala 37:30]
            when _T_197 : @[Conditional.scala 39:67]
              io.MemWrite <= UInt<1>("h01") @[Control.scala 212:26]
              io.IorD <= UInt<1>("h01") @[Control.scala 213:26]
              cur_state <= UInt<4>("h00") @[Control.scala 215:23]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_200 = eq(UInt<4>("h05"), cur_state) @[Conditional.scala 37:30]
              when _T_200 : @[Conditional.scala 39:67]
                io.RegDst <= UInt<1>("h00") @[Control.scala 219:26]
                io.RegWrite <= UInt<1>("h01") @[Control.scala 220:26]
                io.MemtoReg <= UInt<1>("h01") @[Control.scala 221:26]
                cur_state <= UInt<4>("h00") @[Control.scala 223:23]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_204 = eq(UInt<4>("h06"), cur_state) @[Conditional.scala 37:30]
                when _T_204 : @[Conditional.scala 39:67]
                  io.ALUSrcA <= UInt<1>("h01") @[Control.scala 227:26]
                  io.ALUSrcB <= UInt<3>("h00") @[Control.scala 228:26]
                  node _T_208 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_209 = eq(UInt<6>("h02a"), _T_208) @[Control.scala 84:19]
                  node _T_210 = mux(_T_209, UInt<4>("h05"), UInt<4>("h0f")) @[Control.scala 84:16]
                  node _T_213 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_214 = eq(UInt<6>("h026"), _T_213) @[Control.scala 84:19]
                  node _T_215 = mux(_T_214, UInt<4>("h04"), _T_210) @[Control.scala 84:16]
                  node _T_218 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_219 = eq(UInt<6>("h027"), _T_218) @[Control.scala 84:19]
                  node _T_220 = mux(_T_219, UInt<4>("h0c"), _T_215) @[Control.scala 84:16]
                  node _T_223 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_224 = eq(UInt<6>("h025"), _T_223) @[Control.scala 84:19]
                  node _T_225 = mux(_T_224, UInt<4>("h03"), _T_220) @[Control.scala 84:16]
                  node _T_228 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_229 = eq(UInt<6>("h022"), _T_228) @[Control.scala 84:19]
                  node _T_230 = mux(_T_229, UInt<4>("h01"), _T_225) @[Control.scala 84:16]
                  node _T_233 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_234 = eq(UInt<6>("h024"), _T_233) @[Control.scala 84:19]
                  node _T_235 = mux(_T_234, UInt<4>("h02"), _T_230) @[Control.scala 84:16]
                  node _T_238 = and(io.Inst, UInt<32>("h0fc0007ff")) @[Control.scala 84:19]
                  node _T_239 = eq(UInt<6>("h020"), _T_238) @[Control.scala 84:19]
                  node _T_240 = mux(_T_239, UInt<4>("h00"), _T_235) @[Control.scala 84:16]
                  io.ALUOp <= _T_240 @[Control.scala 229:26]
                  cur_state <= UInt<4>("h07") @[Control.scala 239:23]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_241 = eq(UInt<4>("h07"), cur_state) @[Conditional.scala 37:30]
                  when _T_241 : @[Conditional.scala 39:67]
                    io.RegDst <= UInt<1>("h01") @[Control.scala 243:26]
                    io.RegWrite <= UInt<1>("h01") @[Control.scala 244:26]
                    io.MemtoReg <= UInt<1>("h00") @[Control.scala 245:26]
                    cur_state <= UInt<4>("h00") @[Control.scala 247:23]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_245 = eq(UInt<4>("h08"), cur_state) @[Conditional.scala 37:30]
                    when _T_245 : @[Conditional.scala 39:67]
                      io.ALUSrcA <= UInt<1>("h01") @[Control.scala 251:26]
                      node _T_249 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_250 = eq(UInt<30>("h028000000"), _T_249) @[Control.scala 84:19]
                      node _T_251 = mux(_T_250, UInt<3>("h02"), UInt<3>("h02")) @[Control.scala 84:16]
                      node _T_254 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_255 = eq(UInt<30>("h038000000"), _T_254) @[Control.scala 84:19]
                      node _T_256 = mux(_T_255, UInt<4>("h04"), _T_251) @[Control.scala 84:16]
                      node _T_259 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_260 = eq(UInt<30>("h034000000"), _T_259) @[Control.scala 84:19]
                      node _T_261 = mux(_T_260, UInt<4>("h04"), _T_256) @[Control.scala 84:16]
                      node _T_264 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_265 = eq(UInt<30>("h030000000"), _T_264) @[Control.scala 84:19]
                      node _T_266 = mux(_T_265, UInt<4>("h04"), _T_261) @[Control.scala 84:16]
                      node _T_269 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_270 = eq(UInt<30>("h020000000"), _T_269) @[Control.scala 84:19]
                      node _T_271 = mux(_T_270, UInt<3>("h02"), _T_266) @[Control.scala 84:16]
                      io.ALUSrcB <= _T_271 @[Control.scala 252:26]
                      node _T_274 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_275 = eq(UInt<30>("h028000000"), _T_274) @[Control.scala 84:19]
                      node _T_276 = mux(_T_275, UInt<4>("h05"), UInt<4>("h0f")) @[Control.scala 84:16]
                      node _T_279 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_280 = eq(UInt<30>("h038000000"), _T_279) @[Control.scala 84:19]
                      node _T_281 = mux(_T_280, UInt<4>("h04"), _T_276) @[Control.scala 84:16]
                      node _T_284 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_285 = eq(UInt<30>("h034000000"), _T_284) @[Control.scala 84:19]
                      node _T_286 = mux(_T_285, UInt<4>("h03"), _T_281) @[Control.scala 84:16]
                      node _T_289 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_290 = eq(UInt<30>("h030000000"), _T_289) @[Control.scala 84:19]
                      node _T_291 = mux(_T_290, UInt<4>("h02"), _T_286) @[Control.scala 84:16]
                      node _T_294 = and(io.Inst, UInt<32>("h0fc000000")) @[Control.scala 84:19]
                      node _T_295 = eq(UInt<30>("h020000000"), _T_294) @[Control.scala 84:19]
                      node _T_296 = mux(_T_295, UInt<4>("h00"), _T_291) @[Control.scala 84:16]
                      io.ALUOp <= _T_296 @[Control.scala 259:26]
                      cur_state <= UInt<4>("h09") @[Control.scala 267:23]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_297 = eq(UInt<4>("h09"), cur_state) @[Conditional.scala 37:30]
                      when _T_297 : @[Conditional.scala 39:67]
                        io.RegDst <= UInt<1>("h00") @[Control.scala 271:25]
                        io.RegWrite <= UInt<1>("h01") @[Control.scala 272:26]
                        io.MemtoReg <= UInt<1>("h00") @[Control.scala 273:26]
                        cur_state <= UInt<4>("h00") @[Control.scala 275:23]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_301 = eq(UInt<4>("h0a"), cur_state) @[Conditional.scala 37:30]
                        when _T_301 : @[Conditional.scala 39:67]
                          io.ALUSrcA <= UInt<1>("h01") @[Control.scala 279:27]
                          io.ALUSrcB <= UInt<3>("h00") @[Control.scala 280:27]
                          io.ALUOp <= UInt<4>("h01") @[Control.scala 281:27]
                          io.PCWriteBEQ <= isBEQ @[Control.scala 282:27]
                          io.PCWriteBNE <= isBNE @[Control.scala 283:27]
                          io.PCSource <= UInt<2>("h01") @[Control.scala 284:27]
                          cur_state <= UInt<4>("h00") @[Control.scala 286:23]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_303 = eq(UInt<4>("h0b"), cur_state) @[Conditional.scala 37:30]
                          when _T_303 : @[Conditional.scala 39:67]
                            io.PCWrite <= UInt<1>("h01") @[Control.scala 290:26]
                            io.PCSource <= UInt<2>("h02") @[Control.scala 291:26]
                            cur_state <= UInt<4>("h00") @[Control.scala 293:23]
                            skip @[Conditional.scala 39:67]
                          else : @[Conditional.scala 39:67]
                            node _T_305 = eq(UInt<4>("h0c"), cur_state) @[Conditional.scala 37:30]
                            when _T_305 : @[Conditional.scala 39:67]
                              cur_state <= UInt<4>("h0c") @[Control.scala 298:23]
                              skip @[Conditional.scala 39:67]
                            else : @[Conditional.scala 39:67]
                              node _T_306 = eq(UInt<4>("h0d"), cur_state) @[Conditional.scala 37:30]
                              when _T_306 : @[Conditional.scala 39:67]
                                cur_state <= UInt<4>("h00") @[Control.scala 302:23]
                                skip @[Conditional.scala 39:67]
    io.ctrl_dbg.cur_state <= cur_state @[Control.scala 307:27]
    io.ctrl_dbg.isRType <= isRType @[Control.scala 308:27]
    io.ctrl_dbg.isIType <= isIType @[Control.scala 309:27]
    io.ctrl_dbg.isJType <= isJType @[Control.scala 310:27]
    io.ctrl_dbg.isLW <= isLW @[Control.scala 311:27]
    io.ctrl_dbg.isSW <= isSW @[Control.scala 312:27]
    io.ctrl_dbg.isBEQ <= isBEQ @[Control.scala 313:27]
    io.ctrl_dbg.isBNE <= isBNE @[Control.scala 314:27]
    
  module Mem : 
    input clock : Clock
    input reset : UInt<1>
    input io : {flip mem_rdata : UInt<32>, mem_addr : UInt<32>, mem_wdata : UInt<32>, mem_wen : UInt<1>}
    
    wire _T_141 : UInt<32>[128] @[Mem.scala 37:34]
    _T_141[0] <= UInt<32>("h020010001") @[Mem.scala 37:34]
    _T_141[1] <= UInt<32>("h020210001") @[Mem.scala 37:34]
    _T_141[2] <= UInt<32>("h0210820") @[Mem.scala 37:34]
    _T_141[3] <= UInt<32>("h08000002") @[Mem.scala 37:34]
    _T_141[4] <= UInt<32>("h08000003") @[Mem.scala 37:34]
    _T_141[5] <= UInt<32>("h08000003") @[Mem.scala 37:34]
    _T_141[6] <= UInt<32>("h08000003") @[Mem.scala 37:34]
    _T_141[7] <= UInt<32>("h08000003") @[Mem.scala 37:34]
    _T_141[8] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[9] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[10] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[11] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[12] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[13] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[14] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[15] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[16] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[17] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[18] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[19] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[20] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[21] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[22] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[23] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[24] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[25] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[26] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[27] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[28] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[29] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[30] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[31] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[32] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[33] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[34] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[35] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[36] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[37] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[38] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[39] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[40] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[41] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[42] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[43] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[44] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[45] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[46] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[47] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[48] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[49] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[50] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[51] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[52] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[53] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[54] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[55] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[56] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[57] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[58] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[59] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[60] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[61] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[62] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[63] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[64] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[65] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[66] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[67] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[68] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[69] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[70] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[71] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[72] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[73] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[74] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[75] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[76] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[77] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[78] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[79] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[80] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[81] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[82] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[83] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[84] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[85] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[86] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[87] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[88] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[89] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[90] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[91] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[92] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[93] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[94] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[95] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[96] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[97] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[98] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[99] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[100] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[101] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[102] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[103] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[104] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[105] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[106] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[107] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[108] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[109] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[110] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[111] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[112] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[113] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[114] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[115] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[116] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[117] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[118] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[119] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[120] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[121] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[122] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[123] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[124] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[125] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[126] <= UInt<32>("h00") @[Mem.scala 37:34]
    _T_141[127] <= UInt<32>("h00") @[Mem.scala 37:34]
    reg memory : UInt<32>[128], clock with : (reset => (reset, _T_141)) @[Mem.scala 37:25]
    node _T_921 = eq(io.mem_addr, UInt<1>("h00")) @[Mem.scala 39:41]
    node _T_922 = and(io.mem_wen, _T_921) @[Mem.scala 39:26]
    when _T_922 : @[Mem.scala 39:50]
      memory[0] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_926 = bits(io.mem_addr, 6, 0)
    reg _T_928 : UInt, clock @[Mem.scala 43:32]
    _T_928 <= memory[_T_926] @[Mem.scala 43:32]
    io.mem_rdata <= _T_928 @[Mem.scala 43:22]
    node _T_930 = eq(io.mem_addr, UInt<1>("h01")) @[Mem.scala 39:41]
    node _T_931 = and(io.mem_wen, _T_930) @[Mem.scala 39:26]
    when _T_931 : @[Mem.scala 39:50]
      memory[1] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_935 = bits(io.mem_addr, 6, 0)
    reg _T_937 : UInt, clock @[Mem.scala 43:32]
    _T_937 <= memory[_T_935] @[Mem.scala 43:32]
    io.mem_rdata <= _T_937 @[Mem.scala 43:22]
    node _T_939 = eq(io.mem_addr, UInt<2>("h02")) @[Mem.scala 39:41]
    node _T_940 = and(io.mem_wen, _T_939) @[Mem.scala 39:26]
    when _T_940 : @[Mem.scala 39:50]
      memory[2] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_944 = bits(io.mem_addr, 6, 0)
    reg _T_946 : UInt, clock @[Mem.scala 43:32]
    _T_946 <= memory[_T_944] @[Mem.scala 43:32]
    io.mem_rdata <= _T_946 @[Mem.scala 43:22]
    node _T_948 = eq(io.mem_addr, UInt<2>("h03")) @[Mem.scala 39:41]
    node _T_949 = and(io.mem_wen, _T_948) @[Mem.scala 39:26]
    when _T_949 : @[Mem.scala 39:50]
      memory[3] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_953 = bits(io.mem_addr, 6, 0)
    reg _T_955 : UInt, clock @[Mem.scala 43:32]
    _T_955 <= memory[_T_953] @[Mem.scala 43:32]
    io.mem_rdata <= _T_955 @[Mem.scala 43:22]
    node _T_957 = eq(io.mem_addr, UInt<3>("h04")) @[Mem.scala 39:41]
    node _T_958 = and(io.mem_wen, _T_957) @[Mem.scala 39:26]
    when _T_958 : @[Mem.scala 39:50]
      memory[4] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_962 = bits(io.mem_addr, 6, 0)
    reg _T_964 : UInt, clock @[Mem.scala 43:32]
    _T_964 <= memory[_T_962] @[Mem.scala 43:32]
    io.mem_rdata <= _T_964 @[Mem.scala 43:22]
    node _T_966 = eq(io.mem_addr, UInt<3>("h05")) @[Mem.scala 39:41]
    node _T_967 = and(io.mem_wen, _T_966) @[Mem.scala 39:26]
    when _T_967 : @[Mem.scala 39:50]
      memory[5] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_971 = bits(io.mem_addr, 6, 0)
    reg _T_973 : UInt, clock @[Mem.scala 43:32]
    _T_973 <= memory[_T_971] @[Mem.scala 43:32]
    io.mem_rdata <= _T_973 @[Mem.scala 43:22]
    node _T_975 = eq(io.mem_addr, UInt<3>("h06")) @[Mem.scala 39:41]
    node _T_976 = and(io.mem_wen, _T_975) @[Mem.scala 39:26]
    when _T_976 : @[Mem.scala 39:50]
      memory[6] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_980 = bits(io.mem_addr, 6, 0)
    reg _T_982 : UInt, clock @[Mem.scala 43:32]
    _T_982 <= memory[_T_980] @[Mem.scala 43:32]
    io.mem_rdata <= _T_982 @[Mem.scala 43:22]
    node _T_984 = eq(io.mem_addr, UInt<3>("h07")) @[Mem.scala 39:41]
    node _T_985 = and(io.mem_wen, _T_984) @[Mem.scala 39:26]
    when _T_985 : @[Mem.scala 39:50]
      memory[7] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_989 = bits(io.mem_addr, 6, 0)
    reg _T_991 : UInt, clock @[Mem.scala 43:32]
    _T_991 <= memory[_T_989] @[Mem.scala 43:32]
    io.mem_rdata <= _T_991 @[Mem.scala 43:22]
    node _T_993 = eq(io.mem_addr, UInt<4>("h08")) @[Mem.scala 39:41]
    node _T_994 = and(io.mem_wen, _T_993) @[Mem.scala 39:26]
    when _T_994 : @[Mem.scala 39:50]
      memory[8] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_998 = bits(io.mem_addr, 6, 0)
    reg _T_1000 : UInt, clock @[Mem.scala 43:32]
    _T_1000 <= memory[_T_998] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1000 @[Mem.scala 43:22]
    node _T_1002 = eq(io.mem_addr, UInt<4>("h09")) @[Mem.scala 39:41]
    node _T_1003 = and(io.mem_wen, _T_1002) @[Mem.scala 39:26]
    when _T_1003 : @[Mem.scala 39:50]
      memory[9] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1007 = bits(io.mem_addr, 6, 0)
    reg _T_1009 : UInt, clock @[Mem.scala 43:32]
    _T_1009 <= memory[_T_1007] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1009 @[Mem.scala 43:22]
    node _T_1011 = eq(io.mem_addr, UInt<4>("h0a")) @[Mem.scala 39:41]
    node _T_1012 = and(io.mem_wen, _T_1011) @[Mem.scala 39:26]
    when _T_1012 : @[Mem.scala 39:50]
      memory[10] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1016 = bits(io.mem_addr, 6, 0)
    reg _T_1018 : UInt, clock @[Mem.scala 43:32]
    _T_1018 <= memory[_T_1016] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1018 @[Mem.scala 43:22]
    node _T_1020 = eq(io.mem_addr, UInt<4>("h0b")) @[Mem.scala 39:41]
    node _T_1021 = and(io.mem_wen, _T_1020) @[Mem.scala 39:26]
    when _T_1021 : @[Mem.scala 39:50]
      memory[11] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1025 = bits(io.mem_addr, 6, 0)
    reg _T_1027 : UInt, clock @[Mem.scala 43:32]
    _T_1027 <= memory[_T_1025] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1027 @[Mem.scala 43:22]
    node _T_1029 = eq(io.mem_addr, UInt<4>("h0c")) @[Mem.scala 39:41]
    node _T_1030 = and(io.mem_wen, _T_1029) @[Mem.scala 39:26]
    when _T_1030 : @[Mem.scala 39:50]
      memory[12] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1034 = bits(io.mem_addr, 6, 0)
    reg _T_1036 : UInt, clock @[Mem.scala 43:32]
    _T_1036 <= memory[_T_1034] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1036 @[Mem.scala 43:22]
    node _T_1038 = eq(io.mem_addr, UInt<4>("h0d")) @[Mem.scala 39:41]
    node _T_1039 = and(io.mem_wen, _T_1038) @[Mem.scala 39:26]
    when _T_1039 : @[Mem.scala 39:50]
      memory[13] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1043 = bits(io.mem_addr, 6, 0)
    reg _T_1045 : UInt, clock @[Mem.scala 43:32]
    _T_1045 <= memory[_T_1043] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1045 @[Mem.scala 43:22]
    node _T_1047 = eq(io.mem_addr, UInt<4>("h0e")) @[Mem.scala 39:41]
    node _T_1048 = and(io.mem_wen, _T_1047) @[Mem.scala 39:26]
    when _T_1048 : @[Mem.scala 39:50]
      memory[14] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1052 = bits(io.mem_addr, 6, 0)
    reg _T_1054 : UInt, clock @[Mem.scala 43:32]
    _T_1054 <= memory[_T_1052] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1054 @[Mem.scala 43:22]
    node _T_1056 = eq(io.mem_addr, UInt<4>("h0f")) @[Mem.scala 39:41]
    node _T_1057 = and(io.mem_wen, _T_1056) @[Mem.scala 39:26]
    when _T_1057 : @[Mem.scala 39:50]
      memory[15] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1061 = bits(io.mem_addr, 6, 0)
    reg _T_1063 : UInt, clock @[Mem.scala 43:32]
    _T_1063 <= memory[_T_1061] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1063 @[Mem.scala 43:22]
    node _T_1065 = eq(io.mem_addr, UInt<5>("h010")) @[Mem.scala 39:41]
    node _T_1066 = and(io.mem_wen, _T_1065) @[Mem.scala 39:26]
    when _T_1066 : @[Mem.scala 39:50]
      memory[16] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1070 = bits(io.mem_addr, 6, 0)
    reg _T_1072 : UInt, clock @[Mem.scala 43:32]
    _T_1072 <= memory[_T_1070] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1072 @[Mem.scala 43:22]
    node _T_1074 = eq(io.mem_addr, UInt<5>("h011")) @[Mem.scala 39:41]
    node _T_1075 = and(io.mem_wen, _T_1074) @[Mem.scala 39:26]
    when _T_1075 : @[Mem.scala 39:50]
      memory[17] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1079 = bits(io.mem_addr, 6, 0)
    reg _T_1081 : UInt, clock @[Mem.scala 43:32]
    _T_1081 <= memory[_T_1079] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1081 @[Mem.scala 43:22]
    node _T_1083 = eq(io.mem_addr, UInt<5>("h012")) @[Mem.scala 39:41]
    node _T_1084 = and(io.mem_wen, _T_1083) @[Mem.scala 39:26]
    when _T_1084 : @[Mem.scala 39:50]
      memory[18] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1088 = bits(io.mem_addr, 6, 0)
    reg _T_1090 : UInt, clock @[Mem.scala 43:32]
    _T_1090 <= memory[_T_1088] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1090 @[Mem.scala 43:22]
    node _T_1092 = eq(io.mem_addr, UInt<5>("h013")) @[Mem.scala 39:41]
    node _T_1093 = and(io.mem_wen, _T_1092) @[Mem.scala 39:26]
    when _T_1093 : @[Mem.scala 39:50]
      memory[19] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1097 = bits(io.mem_addr, 6, 0)
    reg _T_1099 : UInt, clock @[Mem.scala 43:32]
    _T_1099 <= memory[_T_1097] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1099 @[Mem.scala 43:22]
    node _T_1101 = eq(io.mem_addr, UInt<5>("h014")) @[Mem.scala 39:41]
    node _T_1102 = and(io.mem_wen, _T_1101) @[Mem.scala 39:26]
    when _T_1102 : @[Mem.scala 39:50]
      memory[20] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1106 = bits(io.mem_addr, 6, 0)
    reg _T_1108 : UInt, clock @[Mem.scala 43:32]
    _T_1108 <= memory[_T_1106] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1108 @[Mem.scala 43:22]
    node _T_1110 = eq(io.mem_addr, UInt<5>("h015")) @[Mem.scala 39:41]
    node _T_1111 = and(io.mem_wen, _T_1110) @[Mem.scala 39:26]
    when _T_1111 : @[Mem.scala 39:50]
      memory[21] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1115 = bits(io.mem_addr, 6, 0)
    reg _T_1117 : UInt, clock @[Mem.scala 43:32]
    _T_1117 <= memory[_T_1115] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1117 @[Mem.scala 43:22]
    node _T_1119 = eq(io.mem_addr, UInt<5>("h016")) @[Mem.scala 39:41]
    node _T_1120 = and(io.mem_wen, _T_1119) @[Mem.scala 39:26]
    when _T_1120 : @[Mem.scala 39:50]
      memory[22] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1124 = bits(io.mem_addr, 6, 0)
    reg _T_1126 : UInt, clock @[Mem.scala 43:32]
    _T_1126 <= memory[_T_1124] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1126 @[Mem.scala 43:22]
    node _T_1128 = eq(io.mem_addr, UInt<5>("h017")) @[Mem.scala 39:41]
    node _T_1129 = and(io.mem_wen, _T_1128) @[Mem.scala 39:26]
    when _T_1129 : @[Mem.scala 39:50]
      memory[23] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1133 = bits(io.mem_addr, 6, 0)
    reg _T_1135 : UInt, clock @[Mem.scala 43:32]
    _T_1135 <= memory[_T_1133] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1135 @[Mem.scala 43:22]
    node _T_1137 = eq(io.mem_addr, UInt<5>("h018")) @[Mem.scala 39:41]
    node _T_1138 = and(io.mem_wen, _T_1137) @[Mem.scala 39:26]
    when _T_1138 : @[Mem.scala 39:50]
      memory[24] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1142 = bits(io.mem_addr, 6, 0)
    reg _T_1144 : UInt, clock @[Mem.scala 43:32]
    _T_1144 <= memory[_T_1142] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1144 @[Mem.scala 43:22]
    node _T_1146 = eq(io.mem_addr, UInt<5>("h019")) @[Mem.scala 39:41]
    node _T_1147 = and(io.mem_wen, _T_1146) @[Mem.scala 39:26]
    when _T_1147 : @[Mem.scala 39:50]
      memory[25] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1151 = bits(io.mem_addr, 6, 0)
    reg _T_1153 : UInt, clock @[Mem.scala 43:32]
    _T_1153 <= memory[_T_1151] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1153 @[Mem.scala 43:22]
    node _T_1155 = eq(io.mem_addr, UInt<5>("h01a")) @[Mem.scala 39:41]
    node _T_1156 = and(io.mem_wen, _T_1155) @[Mem.scala 39:26]
    when _T_1156 : @[Mem.scala 39:50]
      memory[26] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1160 = bits(io.mem_addr, 6, 0)
    reg _T_1162 : UInt, clock @[Mem.scala 43:32]
    _T_1162 <= memory[_T_1160] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1162 @[Mem.scala 43:22]
    node _T_1164 = eq(io.mem_addr, UInt<5>("h01b")) @[Mem.scala 39:41]
    node _T_1165 = and(io.mem_wen, _T_1164) @[Mem.scala 39:26]
    when _T_1165 : @[Mem.scala 39:50]
      memory[27] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1169 = bits(io.mem_addr, 6, 0)
    reg _T_1171 : UInt, clock @[Mem.scala 43:32]
    _T_1171 <= memory[_T_1169] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1171 @[Mem.scala 43:22]
    node _T_1173 = eq(io.mem_addr, UInt<5>("h01c")) @[Mem.scala 39:41]
    node _T_1174 = and(io.mem_wen, _T_1173) @[Mem.scala 39:26]
    when _T_1174 : @[Mem.scala 39:50]
      memory[28] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1178 = bits(io.mem_addr, 6, 0)
    reg _T_1180 : UInt, clock @[Mem.scala 43:32]
    _T_1180 <= memory[_T_1178] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1180 @[Mem.scala 43:22]
    node _T_1182 = eq(io.mem_addr, UInt<5>("h01d")) @[Mem.scala 39:41]
    node _T_1183 = and(io.mem_wen, _T_1182) @[Mem.scala 39:26]
    when _T_1183 : @[Mem.scala 39:50]
      memory[29] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1187 = bits(io.mem_addr, 6, 0)
    reg _T_1189 : UInt, clock @[Mem.scala 43:32]
    _T_1189 <= memory[_T_1187] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1189 @[Mem.scala 43:22]
    node _T_1191 = eq(io.mem_addr, UInt<5>("h01e")) @[Mem.scala 39:41]
    node _T_1192 = and(io.mem_wen, _T_1191) @[Mem.scala 39:26]
    when _T_1192 : @[Mem.scala 39:50]
      memory[30] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1196 = bits(io.mem_addr, 6, 0)
    reg _T_1198 : UInt, clock @[Mem.scala 43:32]
    _T_1198 <= memory[_T_1196] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1198 @[Mem.scala 43:22]
    node _T_1200 = eq(io.mem_addr, UInt<5>("h01f")) @[Mem.scala 39:41]
    node _T_1201 = and(io.mem_wen, _T_1200) @[Mem.scala 39:26]
    when _T_1201 : @[Mem.scala 39:50]
      memory[31] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1205 = bits(io.mem_addr, 6, 0)
    reg _T_1207 : UInt, clock @[Mem.scala 43:32]
    _T_1207 <= memory[_T_1205] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1207 @[Mem.scala 43:22]
    node _T_1209 = eq(io.mem_addr, UInt<6>("h020")) @[Mem.scala 39:41]
    node _T_1210 = and(io.mem_wen, _T_1209) @[Mem.scala 39:26]
    when _T_1210 : @[Mem.scala 39:50]
      memory[32] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1214 = bits(io.mem_addr, 6, 0)
    reg _T_1216 : UInt, clock @[Mem.scala 43:32]
    _T_1216 <= memory[_T_1214] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1216 @[Mem.scala 43:22]
    node _T_1218 = eq(io.mem_addr, UInt<6>("h021")) @[Mem.scala 39:41]
    node _T_1219 = and(io.mem_wen, _T_1218) @[Mem.scala 39:26]
    when _T_1219 : @[Mem.scala 39:50]
      memory[33] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1223 = bits(io.mem_addr, 6, 0)
    reg _T_1225 : UInt, clock @[Mem.scala 43:32]
    _T_1225 <= memory[_T_1223] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1225 @[Mem.scala 43:22]
    node _T_1227 = eq(io.mem_addr, UInt<6>("h022")) @[Mem.scala 39:41]
    node _T_1228 = and(io.mem_wen, _T_1227) @[Mem.scala 39:26]
    when _T_1228 : @[Mem.scala 39:50]
      memory[34] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1232 = bits(io.mem_addr, 6, 0)
    reg _T_1234 : UInt, clock @[Mem.scala 43:32]
    _T_1234 <= memory[_T_1232] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1234 @[Mem.scala 43:22]
    node _T_1236 = eq(io.mem_addr, UInt<6>("h023")) @[Mem.scala 39:41]
    node _T_1237 = and(io.mem_wen, _T_1236) @[Mem.scala 39:26]
    when _T_1237 : @[Mem.scala 39:50]
      memory[35] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1241 = bits(io.mem_addr, 6, 0)
    reg _T_1243 : UInt, clock @[Mem.scala 43:32]
    _T_1243 <= memory[_T_1241] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1243 @[Mem.scala 43:22]
    node _T_1245 = eq(io.mem_addr, UInt<6>("h024")) @[Mem.scala 39:41]
    node _T_1246 = and(io.mem_wen, _T_1245) @[Mem.scala 39:26]
    when _T_1246 : @[Mem.scala 39:50]
      memory[36] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1250 = bits(io.mem_addr, 6, 0)
    reg _T_1252 : UInt, clock @[Mem.scala 43:32]
    _T_1252 <= memory[_T_1250] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1252 @[Mem.scala 43:22]
    node _T_1254 = eq(io.mem_addr, UInt<6>("h025")) @[Mem.scala 39:41]
    node _T_1255 = and(io.mem_wen, _T_1254) @[Mem.scala 39:26]
    when _T_1255 : @[Mem.scala 39:50]
      memory[37] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1259 = bits(io.mem_addr, 6, 0)
    reg _T_1261 : UInt, clock @[Mem.scala 43:32]
    _T_1261 <= memory[_T_1259] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1261 @[Mem.scala 43:22]
    node _T_1263 = eq(io.mem_addr, UInt<6>("h026")) @[Mem.scala 39:41]
    node _T_1264 = and(io.mem_wen, _T_1263) @[Mem.scala 39:26]
    when _T_1264 : @[Mem.scala 39:50]
      memory[38] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1268 = bits(io.mem_addr, 6, 0)
    reg _T_1270 : UInt, clock @[Mem.scala 43:32]
    _T_1270 <= memory[_T_1268] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1270 @[Mem.scala 43:22]
    node _T_1272 = eq(io.mem_addr, UInt<6>("h027")) @[Mem.scala 39:41]
    node _T_1273 = and(io.mem_wen, _T_1272) @[Mem.scala 39:26]
    when _T_1273 : @[Mem.scala 39:50]
      memory[39] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1277 = bits(io.mem_addr, 6, 0)
    reg _T_1279 : UInt, clock @[Mem.scala 43:32]
    _T_1279 <= memory[_T_1277] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1279 @[Mem.scala 43:22]
    node _T_1281 = eq(io.mem_addr, UInt<6>("h028")) @[Mem.scala 39:41]
    node _T_1282 = and(io.mem_wen, _T_1281) @[Mem.scala 39:26]
    when _T_1282 : @[Mem.scala 39:50]
      memory[40] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1286 = bits(io.mem_addr, 6, 0)
    reg _T_1288 : UInt, clock @[Mem.scala 43:32]
    _T_1288 <= memory[_T_1286] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1288 @[Mem.scala 43:22]
    node _T_1290 = eq(io.mem_addr, UInt<6>("h029")) @[Mem.scala 39:41]
    node _T_1291 = and(io.mem_wen, _T_1290) @[Mem.scala 39:26]
    when _T_1291 : @[Mem.scala 39:50]
      memory[41] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1295 = bits(io.mem_addr, 6, 0)
    reg _T_1297 : UInt, clock @[Mem.scala 43:32]
    _T_1297 <= memory[_T_1295] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1297 @[Mem.scala 43:22]
    node _T_1299 = eq(io.mem_addr, UInt<6>("h02a")) @[Mem.scala 39:41]
    node _T_1300 = and(io.mem_wen, _T_1299) @[Mem.scala 39:26]
    when _T_1300 : @[Mem.scala 39:50]
      memory[42] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1304 = bits(io.mem_addr, 6, 0)
    reg _T_1306 : UInt, clock @[Mem.scala 43:32]
    _T_1306 <= memory[_T_1304] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1306 @[Mem.scala 43:22]
    node _T_1308 = eq(io.mem_addr, UInt<6>("h02b")) @[Mem.scala 39:41]
    node _T_1309 = and(io.mem_wen, _T_1308) @[Mem.scala 39:26]
    when _T_1309 : @[Mem.scala 39:50]
      memory[43] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1313 = bits(io.mem_addr, 6, 0)
    reg _T_1315 : UInt, clock @[Mem.scala 43:32]
    _T_1315 <= memory[_T_1313] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1315 @[Mem.scala 43:22]
    node _T_1317 = eq(io.mem_addr, UInt<6>("h02c")) @[Mem.scala 39:41]
    node _T_1318 = and(io.mem_wen, _T_1317) @[Mem.scala 39:26]
    when _T_1318 : @[Mem.scala 39:50]
      memory[44] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1322 = bits(io.mem_addr, 6, 0)
    reg _T_1324 : UInt, clock @[Mem.scala 43:32]
    _T_1324 <= memory[_T_1322] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1324 @[Mem.scala 43:22]
    node _T_1326 = eq(io.mem_addr, UInt<6>("h02d")) @[Mem.scala 39:41]
    node _T_1327 = and(io.mem_wen, _T_1326) @[Mem.scala 39:26]
    when _T_1327 : @[Mem.scala 39:50]
      memory[45] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1331 = bits(io.mem_addr, 6, 0)
    reg _T_1333 : UInt, clock @[Mem.scala 43:32]
    _T_1333 <= memory[_T_1331] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1333 @[Mem.scala 43:22]
    node _T_1335 = eq(io.mem_addr, UInt<6>("h02e")) @[Mem.scala 39:41]
    node _T_1336 = and(io.mem_wen, _T_1335) @[Mem.scala 39:26]
    when _T_1336 : @[Mem.scala 39:50]
      memory[46] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1340 = bits(io.mem_addr, 6, 0)
    reg _T_1342 : UInt, clock @[Mem.scala 43:32]
    _T_1342 <= memory[_T_1340] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1342 @[Mem.scala 43:22]
    node _T_1344 = eq(io.mem_addr, UInt<6>("h02f")) @[Mem.scala 39:41]
    node _T_1345 = and(io.mem_wen, _T_1344) @[Mem.scala 39:26]
    when _T_1345 : @[Mem.scala 39:50]
      memory[47] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1349 = bits(io.mem_addr, 6, 0)
    reg _T_1351 : UInt, clock @[Mem.scala 43:32]
    _T_1351 <= memory[_T_1349] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1351 @[Mem.scala 43:22]
    node _T_1353 = eq(io.mem_addr, UInt<6>("h030")) @[Mem.scala 39:41]
    node _T_1354 = and(io.mem_wen, _T_1353) @[Mem.scala 39:26]
    when _T_1354 : @[Mem.scala 39:50]
      memory[48] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1358 = bits(io.mem_addr, 6, 0)
    reg _T_1360 : UInt, clock @[Mem.scala 43:32]
    _T_1360 <= memory[_T_1358] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1360 @[Mem.scala 43:22]
    node _T_1362 = eq(io.mem_addr, UInt<6>("h031")) @[Mem.scala 39:41]
    node _T_1363 = and(io.mem_wen, _T_1362) @[Mem.scala 39:26]
    when _T_1363 : @[Mem.scala 39:50]
      memory[49] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1367 = bits(io.mem_addr, 6, 0)
    reg _T_1369 : UInt, clock @[Mem.scala 43:32]
    _T_1369 <= memory[_T_1367] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1369 @[Mem.scala 43:22]
    node _T_1371 = eq(io.mem_addr, UInt<6>("h032")) @[Mem.scala 39:41]
    node _T_1372 = and(io.mem_wen, _T_1371) @[Mem.scala 39:26]
    when _T_1372 : @[Mem.scala 39:50]
      memory[50] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1376 = bits(io.mem_addr, 6, 0)
    reg _T_1378 : UInt, clock @[Mem.scala 43:32]
    _T_1378 <= memory[_T_1376] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1378 @[Mem.scala 43:22]
    node _T_1380 = eq(io.mem_addr, UInt<6>("h033")) @[Mem.scala 39:41]
    node _T_1381 = and(io.mem_wen, _T_1380) @[Mem.scala 39:26]
    when _T_1381 : @[Mem.scala 39:50]
      memory[51] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1385 = bits(io.mem_addr, 6, 0)
    reg _T_1387 : UInt, clock @[Mem.scala 43:32]
    _T_1387 <= memory[_T_1385] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1387 @[Mem.scala 43:22]
    node _T_1389 = eq(io.mem_addr, UInt<6>("h034")) @[Mem.scala 39:41]
    node _T_1390 = and(io.mem_wen, _T_1389) @[Mem.scala 39:26]
    when _T_1390 : @[Mem.scala 39:50]
      memory[52] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1394 = bits(io.mem_addr, 6, 0)
    reg _T_1396 : UInt, clock @[Mem.scala 43:32]
    _T_1396 <= memory[_T_1394] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1396 @[Mem.scala 43:22]
    node _T_1398 = eq(io.mem_addr, UInt<6>("h035")) @[Mem.scala 39:41]
    node _T_1399 = and(io.mem_wen, _T_1398) @[Mem.scala 39:26]
    when _T_1399 : @[Mem.scala 39:50]
      memory[53] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1403 = bits(io.mem_addr, 6, 0)
    reg _T_1405 : UInt, clock @[Mem.scala 43:32]
    _T_1405 <= memory[_T_1403] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1405 @[Mem.scala 43:22]
    node _T_1407 = eq(io.mem_addr, UInt<6>("h036")) @[Mem.scala 39:41]
    node _T_1408 = and(io.mem_wen, _T_1407) @[Mem.scala 39:26]
    when _T_1408 : @[Mem.scala 39:50]
      memory[54] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1412 = bits(io.mem_addr, 6, 0)
    reg _T_1414 : UInt, clock @[Mem.scala 43:32]
    _T_1414 <= memory[_T_1412] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1414 @[Mem.scala 43:22]
    node _T_1416 = eq(io.mem_addr, UInt<6>("h037")) @[Mem.scala 39:41]
    node _T_1417 = and(io.mem_wen, _T_1416) @[Mem.scala 39:26]
    when _T_1417 : @[Mem.scala 39:50]
      memory[55] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1421 = bits(io.mem_addr, 6, 0)
    reg _T_1423 : UInt, clock @[Mem.scala 43:32]
    _T_1423 <= memory[_T_1421] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1423 @[Mem.scala 43:22]
    node _T_1425 = eq(io.mem_addr, UInt<6>("h038")) @[Mem.scala 39:41]
    node _T_1426 = and(io.mem_wen, _T_1425) @[Mem.scala 39:26]
    when _T_1426 : @[Mem.scala 39:50]
      memory[56] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1430 = bits(io.mem_addr, 6, 0)
    reg _T_1432 : UInt, clock @[Mem.scala 43:32]
    _T_1432 <= memory[_T_1430] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1432 @[Mem.scala 43:22]
    node _T_1434 = eq(io.mem_addr, UInt<6>("h039")) @[Mem.scala 39:41]
    node _T_1435 = and(io.mem_wen, _T_1434) @[Mem.scala 39:26]
    when _T_1435 : @[Mem.scala 39:50]
      memory[57] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1439 = bits(io.mem_addr, 6, 0)
    reg _T_1441 : UInt, clock @[Mem.scala 43:32]
    _T_1441 <= memory[_T_1439] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1441 @[Mem.scala 43:22]
    node _T_1443 = eq(io.mem_addr, UInt<6>("h03a")) @[Mem.scala 39:41]
    node _T_1444 = and(io.mem_wen, _T_1443) @[Mem.scala 39:26]
    when _T_1444 : @[Mem.scala 39:50]
      memory[58] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1448 = bits(io.mem_addr, 6, 0)
    reg _T_1450 : UInt, clock @[Mem.scala 43:32]
    _T_1450 <= memory[_T_1448] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1450 @[Mem.scala 43:22]
    node _T_1452 = eq(io.mem_addr, UInt<6>("h03b")) @[Mem.scala 39:41]
    node _T_1453 = and(io.mem_wen, _T_1452) @[Mem.scala 39:26]
    when _T_1453 : @[Mem.scala 39:50]
      memory[59] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1457 = bits(io.mem_addr, 6, 0)
    reg _T_1459 : UInt, clock @[Mem.scala 43:32]
    _T_1459 <= memory[_T_1457] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1459 @[Mem.scala 43:22]
    node _T_1461 = eq(io.mem_addr, UInt<6>("h03c")) @[Mem.scala 39:41]
    node _T_1462 = and(io.mem_wen, _T_1461) @[Mem.scala 39:26]
    when _T_1462 : @[Mem.scala 39:50]
      memory[60] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1466 = bits(io.mem_addr, 6, 0)
    reg _T_1468 : UInt, clock @[Mem.scala 43:32]
    _T_1468 <= memory[_T_1466] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1468 @[Mem.scala 43:22]
    node _T_1470 = eq(io.mem_addr, UInt<6>("h03d")) @[Mem.scala 39:41]
    node _T_1471 = and(io.mem_wen, _T_1470) @[Mem.scala 39:26]
    when _T_1471 : @[Mem.scala 39:50]
      memory[61] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1475 = bits(io.mem_addr, 6, 0)
    reg _T_1477 : UInt, clock @[Mem.scala 43:32]
    _T_1477 <= memory[_T_1475] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1477 @[Mem.scala 43:22]
    node _T_1479 = eq(io.mem_addr, UInt<6>("h03e")) @[Mem.scala 39:41]
    node _T_1480 = and(io.mem_wen, _T_1479) @[Mem.scala 39:26]
    when _T_1480 : @[Mem.scala 39:50]
      memory[62] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1484 = bits(io.mem_addr, 6, 0)
    reg _T_1486 : UInt, clock @[Mem.scala 43:32]
    _T_1486 <= memory[_T_1484] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1486 @[Mem.scala 43:22]
    node _T_1488 = eq(io.mem_addr, UInt<6>("h03f")) @[Mem.scala 39:41]
    node _T_1489 = and(io.mem_wen, _T_1488) @[Mem.scala 39:26]
    when _T_1489 : @[Mem.scala 39:50]
      memory[63] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1493 = bits(io.mem_addr, 6, 0)
    reg _T_1495 : UInt, clock @[Mem.scala 43:32]
    _T_1495 <= memory[_T_1493] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1495 @[Mem.scala 43:22]
    node _T_1497 = eq(io.mem_addr, UInt<7>("h040")) @[Mem.scala 39:41]
    node _T_1498 = and(io.mem_wen, _T_1497) @[Mem.scala 39:26]
    when _T_1498 : @[Mem.scala 39:50]
      memory[64] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1502 = bits(io.mem_addr, 6, 0)
    reg _T_1504 : UInt, clock @[Mem.scala 43:32]
    _T_1504 <= memory[_T_1502] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1504 @[Mem.scala 43:22]
    node _T_1506 = eq(io.mem_addr, UInt<7>("h041")) @[Mem.scala 39:41]
    node _T_1507 = and(io.mem_wen, _T_1506) @[Mem.scala 39:26]
    when _T_1507 : @[Mem.scala 39:50]
      memory[65] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1511 = bits(io.mem_addr, 6, 0)
    reg _T_1513 : UInt, clock @[Mem.scala 43:32]
    _T_1513 <= memory[_T_1511] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1513 @[Mem.scala 43:22]
    node _T_1515 = eq(io.mem_addr, UInt<7>("h042")) @[Mem.scala 39:41]
    node _T_1516 = and(io.mem_wen, _T_1515) @[Mem.scala 39:26]
    when _T_1516 : @[Mem.scala 39:50]
      memory[66] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1520 = bits(io.mem_addr, 6, 0)
    reg _T_1522 : UInt, clock @[Mem.scala 43:32]
    _T_1522 <= memory[_T_1520] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1522 @[Mem.scala 43:22]
    node _T_1524 = eq(io.mem_addr, UInt<7>("h043")) @[Mem.scala 39:41]
    node _T_1525 = and(io.mem_wen, _T_1524) @[Mem.scala 39:26]
    when _T_1525 : @[Mem.scala 39:50]
      memory[67] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1529 = bits(io.mem_addr, 6, 0)
    reg _T_1531 : UInt, clock @[Mem.scala 43:32]
    _T_1531 <= memory[_T_1529] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1531 @[Mem.scala 43:22]
    node _T_1533 = eq(io.mem_addr, UInt<7>("h044")) @[Mem.scala 39:41]
    node _T_1534 = and(io.mem_wen, _T_1533) @[Mem.scala 39:26]
    when _T_1534 : @[Mem.scala 39:50]
      memory[68] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1538 = bits(io.mem_addr, 6, 0)
    reg _T_1540 : UInt, clock @[Mem.scala 43:32]
    _T_1540 <= memory[_T_1538] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1540 @[Mem.scala 43:22]
    node _T_1542 = eq(io.mem_addr, UInt<7>("h045")) @[Mem.scala 39:41]
    node _T_1543 = and(io.mem_wen, _T_1542) @[Mem.scala 39:26]
    when _T_1543 : @[Mem.scala 39:50]
      memory[69] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1547 = bits(io.mem_addr, 6, 0)
    reg _T_1549 : UInt, clock @[Mem.scala 43:32]
    _T_1549 <= memory[_T_1547] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1549 @[Mem.scala 43:22]
    node _T_1551 = eq(io.mem_addr, UInt<7>("h046")) @[Mem.scala 39:41]
    node _T_1552 = and(io.mem_wen, _T_1551) @[Mem.scala 39:26]
    when _T_1552 : @[Mem.scala 39:50]
      memory[70] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1556 = bits(io.mem_addr, 6, 0)
    reg _T_1558 : UInt, clock @[Mem.scala 43:32]
    _T_1558 <= memory[_T_1556] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1558 @[Mem.scala 43:22]
    node _T_1560 = eq(io.mem_addr, UInt<7>("h047")) @[Mem.scala 39:41]
    node _T_1561 = and(io.mem_wen, _T_1560) @[Mem.scala 39:26]
    when _T_1561 : @[Mem.scala 39:50]
      memory[71] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1565 = bits(io.mem_addr, 6, 0)
    reg _T_1567 : UInt, clock @[Mem.scala 43:32]
    _T_1567 <= memory[_T_1565] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1567 @[Mem.scala 43:22]
    node _T_1569 = eq(io.mem_addr, UInt<7>("h048")) @[Mem.scala 39:41]
    node _T_1570 = and(io.mem_wen, _T_1569) @[Mem.scala 39:26]
    when _T_1570 : @[Mem.scala 39:50]
      memory[72] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1574 = bits(io.mem_addr, 6, 0)
    reg _T_1576 : UInt, clock @[Mem.scala 43:32]
    _T_1576 <= memory[_T_1574] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1576 @[Mem.scala 43:22]
    node _T_1578 = eq(io.mem_addr, UInt<7>("h049")) @[Mem.scala 39:41]
    node _T_1579 = and(io.mem_wen, _T_1578) @[Mem.scala 39:26]
    when _T_1579 : @[Mem.scala 39:50]
      memory[73] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1583 = bits(io.mem_addr, 6, 0)
    reg _T_1585 : UInt, clock @[Mem.scala 43:32]
    _T_1585 <= memory[_T_1583] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1585 @[Mem.scala 43:22]
    node _T_1587 = eq(io.mem_addr, UInt<7>("h04a")) @[Mem.scala 39:41]
    node _T_1588 = and(io.mem_wen, _T_1587) @[Mem.scala 39:26]
    when _T_1588 : @[Mem.scala 39:50]
      memory[74] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1592 = bits(io.mem_addr, 6, 0)
    reg _T_1594 : UInt, clock @[Mem.scala 43:32]
    _T_1594 <= memory[_T_1592] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1594 @[Mem.scala 43:22]
    node _T_1596 = eq(io.mem_addr, UInt<7>("h04b")) @[Mem.scala 39:41]
    node _T_1597 = and(io.mem_wen, _T_1596) @[Mem.scala 39:26]
    when _T_1597 : @[Mem.scala 39:50]
      memory[75] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1601 = bits(io.mem_addr, 6, 0)
    reg _T_1603 : UInt, clock @[Mem.scala 43:32]
    _T_1603 <= memory[_T_1601] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1603 @[Mem.scala 43:22]
    node _T_1605 = eq(io.mem_addr, UInt<7>("h04c")) @[Mem.scala 39:41]
    node _T_1606 = and(io.mem_wen, _T_1605) @[Mem.scala 39:26]
    when _T_1606 : @[Mem.scala 39:50]
      memory[76] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1610 = bits(io.mem_addr, 6, 0)
    reg _T_1612 : UInt, clock @[Mem.scala 43:32]
    _T_1612 <= memory[_T_1610] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1612 @[Mem.scala 43:22]
    node _T_1614 = eq(io.mem_addr, UInt<7>("h04d")) @[Mem.scala 39:41]
    node _T_1615 = and(io.mem_wen, _T_1614) @[Mem.scala 39:26]
    when _T_1615 : @[Mem.scala 39:50]
      memory[77] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1619 = bits(io.mem_addr, 6, 0)
    reg _T_1621 : UInt, clock @[Mem.scala 43:32]
    _T_1621 <= memory[_T_1619] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1621 @[Mem.scala 43:22]
    node _T_1623 = eq(io.mem_addr, UInt<7>("h04e")) @[Mem.scala 39:41]
    node _T_1624 = and(io.mem_wen, _T_1623) @[Mem.scala 39:26]
    when _T_1624 : @[Mem.scala 39:50]
      memory[78] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1628 = bits(io.mem_addr, 6, 0)
    reg _T_1630 : UInt, clock @[Mem.scala 43:32]
    _T_1630 <= memory[_T_1628] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1630 @[Mem.scala 43:22]
    node _T_1632 = eq(io.mem_addr, UInt<7>("h04f")) @[Mem.scala 39:41]
    node _T_1633 = and(io.mem_wen, _T_1632) @[Mem.scala 39:26]
    when _T_1633 : @[Mem.scala 39:50]
      memory[79] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1637 = bits(io.mem_addr, 6, 0)
    reg _T_1639 : UInt, clock @[Mem.scala 43:32]
    _T_1639 <= memory[_T_1637] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1639 @[Mem.scala 43:22]
    node _T_1641 = eq(io.mem_addr, UInt<7>("h050")) @[Mem.scala 39:41]
    node _T_1642 = and(io.mem_wen, _T_1641) @[Mem.scala 39:26]
    when _T_1642 : @[Mem.scala 39:50]
      memory[80] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1646 = bits(io.mem_addr, 6, 0)
    reg _T_1648 : UInt, clock @[Mem.scala 43:32]
    _T_1648 <= memory[_T_1646] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1648 @[Mem.scala 43:22]
    node _T_1650 = eq(io.mem_addr, UInt<7>("h051")) @[Mem.scala 39:41]
    node _T_1651 = and(io.mem_wen, _T_1650) @[Mem.scala 39:26]
    when _T_1651 : @[Mem.scala 39:50]
      memory[81] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1655 = bits(io.mem_addr, 6, 0)
    reg _T_1657 : UInt, clock @[Mem.scala 43:32]
    _T_1657 <= memory[_T_1655] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1657 @[Mem.scala 43:22]
    node _T_1659 = eq(io.mem_addr, UInt<7>("h052")) @[Mem.scala 39:41]
    node _T_1660 = and(io.mem_wen, _T_1659) @[Mem.scala 39:26]
    when _T_1660 : @[Mem.scala 39:50]
      memory[82] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1664 = bits(io.mem_addr, 6, 0)
    reg _T_1666 : UInt, clock @[Mem.scala 43:32]
    _T_1666 <= memory[_T_1664] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1666 @[Mem.scala 43:22]
    node _T_1668 = eq(io.mem_addr, UInt<7>("h053")) @[Mem.scala 39:41]
    node _T_1669 = and(io.mem_wen, _T_1668) @[Mem.scala 39:26]
    when _T_1669 : @[Mem.scala 39:50]
      memory[83] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1673 = bits(io.mem_addr, 6, 0)
    reg _T_1675 : UInt, clock @[Mem.scala 43:32]
    _T_1675 <= memory[_T_1673] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1675 @[Mem.scala 43:22]
    node _T_1677 = eq(io.mem_addr, UInt<7>("h054")) @[Mem.scala 39:41]
    node _T_1678 = and(io.mem_wen, _T_1677) @[Mem.scala 39:26]
    when _T_1678 : @[Mem.scala 39:50]
      memory[84] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1682 = bits(io.mem_addr, 6, 0)
    reg _T_1684 : UInt, clock @[Mem.scala 43:32]
    _T_1684 <= memory[_T_1682] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1684 @[Mem.scala 43:22]
    node _T_1686 = eq(io.mem_addr, UInt<7>("h055")) @[Mem.scala 39:41]
    node _T_1687 = and(io.mem_wen, _T_1686) @[Mem.scala 39:26]
    when _T_1687 : @[Mem.scala 39:50]
      memory[85] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1691 = bits(io.mem_addr, 6, 0)
    reg _T_1693 : UInt, clock @[Mem.scala 43:32]
    _T_1693 <= memory[_T_1691] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1693 @[Mem.scala 43:22]
    node _T_1695 = eq(io.mem_addr, UInt<7>("h056")) @[Mem.scala 39:41]
    node _T_1696 = and(io.mem_wen, _T_1695) @[Mem.scala 39:26]
    when _T_1696 : @[Mem.scala 39:50]
      memory[86] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1700 = bits(io.mem_addr, 6, 0)
    reg _T_1702 : UInt, clock @[Mem.scala 43:32]
    _T_1702 <= memory[_T_1700] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1702 @[Mem.scala 43:22]
    node _T_1704 = eq(io.mem_addr, UInt<7>("h057")) @[Mem.scala 39:41]
    node _T_1705 = and(io.mem_wen, _T_1704) @[Mem.scala 39:26]
    when _T_1705 : @[Mem.scala 39:50]
      memory[87] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1709 = bits(io.mem_addr, 6, 0)
    reg _T_1711 : UInt, clock @[Mem.scala 43:32]
    _T_1711 <= memory[_T_1709] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1711 @[Mem.scala 43:22]
    node _T_1713 = eq(io.mem_addr, UInt<7>("h058")) @[Mem.scala 39:41]
    node _T_1714 = and(io.mem_wen, _T_1713) @[Mem.scala 39:26]
    when _T_1714 : @[Mem.scala 39:50]
      memory[88] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1718 = bits(io.mem_addr, 6, 0)
    reg _T_1720 : UInt, clock @[Mem.scala 43:32]
    _T_1720 <= memory[_T_1718] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1720 @[Mem.scala 43:22]
    node _T_1722 = eq(io.mem_addr, UInt<7>("h059")) @[Mem.scala 39:41]
    node _T_1723 = and(io.mem_wen, _T_1722) @[Mem.scala 39:26]
    when _T_1723 : @[Mem.scala 39:50]
      memory[89] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1727 = bits(io.mem_addr, 6, 0)
    reg _T_1729 : UInt, clock @[Mem.scala 43:32]
    _T_1729 <= memory[_T_1727] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1729 @[Mem.scala 43:22]
    node _T_1731 = eq(io.mem_addr, UInt<7>("h05a")) @[Mem.scala 39:41]
    node _T_1732 = and(io.mem_wen, _T_1731) @[Mem.scala 39:26]
    when _T_1732 : @[Mem.scala 39:50]
      memory[90] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1736 = bits(io.mem_addr, 6, 0)
    reg _T_1738 : UInt, clock @[Mem.scala 43:32]
    _T_1738 <= memory[_T_1736] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1738 @[Mem.scala 43:22]
    node _T_1740 = eq(io.mem_addr, UInt<7>("h05b")) @[Mem.scala 39:41]
    node _T_1741 = and(io.mem_wen, _T_1740) @[Mem.scala 39:26]
    when _T_1741 : @[Mem.scala 39:50]
      memory[91] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1745 = bits(io.mem_addr, 6, 0)
    reg _T_1747 : UInt, clock @[Mem.scala 43:32]
    _T_1747 <= memory[_T_1745] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1747 @[Mem.scala 43:22]
    node _T_1749 = eq(io.mem_addr, UInt<7>("h05c")) @[Mem.scala 39:41]
    node _T_1750 = and(io.mem_wen, _T_1749) @[Mem.scala 39:26]
    when _T_1750 : @[Mem.scala 39:50]
      memory[92] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1754 = bits(io.mem_addr, 6, 0)
    reg _T_1756 : UInt, clock @[Mem.scala 43:32]
    _T_1756 <= memory[_T_1754] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1756 @[Mem.scala 43:22]
    node _T_1758 = eq(io.mem_addr, UInt<7>("h05d")) @[Mem.scala 39:41]
    node _T_1759 = and(io.mem_wen, _T_1758) @[Mem.scala 39:26]
    when _T_1759 : @[Mem.scala 39:50]
      memory[93] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1763 = bits(io.mem_addr, 6, 0)
    reg _T_1765 : UInt, clock @[Mem.scala 43:32]
    _T_1765 <= memory[_T_1763] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1765 @[Mem.scala 43:22]
    node _T_1767 = eq(io.mem_addr, UInt<7>("h05e")) @[Mem.scala 39:41]
    node _T_1768 = and(io.mem_wen, _T_1767) @[Mem.scala 39:26]
    when _T_1768 : @[Mem.scala 39:50]
      memory[94] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1772 = bits(io.mem_addr, 6, 0)
    reg _T_1774 : UInt, clock @[Mem.scala 43:32]
    _T_1774 <= memory[_T_1772] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1774 @[Mem.scala 43:22]
    node _T_1776 = eq(io.mem_addr, UInt<7>("h05f")) @[Mem.scala 39:41]
    node _T_1777 = and(io.mem_wen, _T_1776) @[Mem.scala 39:26]
    when _T_1777 : @[Mem.scala 39:50]
      memory[95] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1781 = bits(io.mem_addr, 6, 0)
    reg _T_1783 : UInt, clock @[Mem.scala 43:32]
    _T_1783 <= memory[_T_1781] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1783 @[Mem.scala 43:22]
    node _T_1785 = eq(io.mem_addr, UInt<7>("h060")) @[Mem.scala 39:41]
    node _T_1786 = and(io.mem_wen, _T_1785) @[Mem.scala 39:26]
    when _T_1786 : @[Mem.scala 39:50]
      memory[96] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1790 = bits(io.mem_addr, 6, 0)
    reg _T_1792 : UInt, clock @[Mem.scala 43:32]
    _T_1792 <= memory[_T_1790] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1792 @[Mem.scala 43:22]
    node _T_1794 = eq(io.mem_addr, UInt<7>("h061")) @[Mem.scala 39:41]
    node _T_1795 = and(io.mem_wen, _T_1794) @[Mem.scala 39:26]
    when _T_1795 : @[Mem.scala 39:50]
      memory[97] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1799 = bits(io.mem_addr, 6, 0)
    reg _T_1801 : UInt, clock @[Mem.scala 43:32]
    _T_1801 <= memory[_T_1799] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1801 @[Mem.scala 43:22]
    node _T_1803 = eq(io.mem_addr, UInt<7>("h062")) @[Mem.scala 39:41]
    node _T_1804 = and(io.mem_wen, _T_1803) @[Mem.scala 39:26]
    when _T_1804 : @[Mem.scala 39:50]
      memory[98] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1808 = bits(io.mem_addr, 6, 0)
    reg _T_1810 : UInt, clock @[Mem.scala 43:32]
    _T_1810 <= memory[_T_1808] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1810 @[Mem.scala 43:22]
    node _T_1812 = eq(io.mem_addr, UInt<7>("h063")) @[Mem.scala 39:41]
    node _T_1813 = and(io.mem_wen, _T_1812) @[Mem.scala 39:26]
    when _T_1813 : @[Mem.scala 39:50]
      memory[99] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1817 = bits(io.mem_addr, 6, 0)
    reg _T_1819 : UInt, clock @[Mem.scala 43:32]
    _T_1819 <= memory[_T_1817] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1819 @[Mem.scala 43:22]
    node _T_1821 = eq(io.mem_addr, UInt<7>("h064")) @[Mem.scala 39:41]
    node _T_1822 = and(io.mem_wen, _T_1821) @[Mem.scala 39:26]
    when _T_1822 : @[Mem.scala 39:50]
      memory[100] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1826 = bits(io.mem_addr, 6, 0)
    reg _T_1828 : UInt, clock @[Mem.scala 43:32]
    _T_1828 <= memory[_T_1826] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1828 @[Mem.scala 43:22]
    node _T_1830 = eq(io.mem_addr, UInt<7>("h065")) @[Mem.scala 39:41]
    node _T_1831 = and(io.mem_wen, _T_1830) @[Mem.scala 39:26]
    when _T_1831 : @[Mem.scala 39:50]
      memory[101] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1835 = bits(io.mem_addr, 6, 0)
    reg _T_1837 : UInt, clock @[Mem.scala 43:32]
    _T_1837 <= memory[_T_1835] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1837 @[Mem.scala 43:22]
    node _T_1839 = eq(io.mem_addr, UInt<7>("h066")) @[Mem.scala 39:41]
    node _T_1840 = and(io.mem_wen, _T_1839) @[Mem.scala 39:26]
    when _T_1840 : @[Mem.scala 39:50]
      memory[102] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1844 = bits(io.mem_addr, 6, 0)
    reg _T_1846 : UInt, clock @[Mem.scala 43:32]
    _T_1846 <= memory[_T_1844] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1846 @[Mem.scala 43:22]
    node _T_1848 = eq(io.mem_addr, UInt<7>("h067")) @[Mem.scala 39:41]
    node _T_1849 = and(io.mem_wen, _T_1848) @[Mem.scala 39:26]
    when _T_1849 : @[Mem.scala 39:50]
      memory[103] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1853 = bits(io.mem_addr, 6, 0)
    reg _T_1855 : UInt, clock @[Mem.scala 43:32]
    _T_1855 <= memory[_T_1853] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1855 @[Mem.scala 43:22]
    node _T_1857 = eq(io.mem_addr, UInt<7>("h068")) @[Mem.scala 39:41]
    node _T_1858 = and(io.mem_wen, _T_1857) @[Mem.scala 39:26]
    when _T_1858 : @[Mem.scala 39:50]
      memory[104] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1862 = bits(io.mem_addr, 6, 0)
    reg _T_1864 : UInt, clock @[Mem.scala 43:32]
    _T_1864 <= memory[_T_1862] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1864 @[Mem.scala 43:22]
    node _T_1866 = eq(io.mem_addr, UInt<7>("h069")) @[Mem.scala 39:41]
    node _T_1867 = and(io.mem_wen, _T_1866) @[Mem.scala 39:26]
    when _T_1867 : @[Mem.scala 39:50]
      memory[105] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1871 = bits(io.mem_addr, 6, 0)
    reg _T_1873 : UInt, clock @[Mem.scala 43:32]
    _T_1873 <= memory[_T_1871] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1873 @[Mem.scala 43:22]
    node _T_1875 = eq(io.mem_addr, UInt<7>("h06a")) @[Mem.scala 39:41]
    node _T_1876 = and(io.mem_wen, _T_1875) @[Mem.scala 39:26]
    when _T_1876 : @[Mem.scala 39:50]
      memory[106] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1880 = bits(io.mem_addr, 6, 0)
    reg _T_1882 : UInt, clock @[Mem.scala 43:32]
    _T_1882 <= memory[_T_1880] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1882 @[Mem.scala 43:22]
    node _T_1884 = eq(io.mem_addr, UInt<7>("h06b")) @[Mem.scala 39:41]
    node _T_1885 = and(io.mem_wen, _T_1884) @[Mem.scala 39:26]
    when _T_1885 : @[Mem.scala 39:50]
      memory[107] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1889 = bits(io.mem_addr, 6, 0)
    reg _T_1891 : UInt, clock @[Mem.scala 43:32]
    _T_1891 <= memory[_T_1889] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1891 @[Mem.scala 43:22]
    node _T_1893 = eq(io.mem_addr, UInt<7>("h06c")) @[Mem.scala 39:41]
    node _T_1894 = and(io.mem_wen, _T_1893) @[Mem.scala 39:26]
    when _T_1894 : @[Mem.scala 39:50]
      memory[108] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1898 = bits(io.mem_addr, 6, 0)
    reg _T_1900 : UInt, clock @[Mem.scala 43:32]
    _T_1900 <= memory[_T_1898] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1900 @[Mem.scala 43:22]
    node _T_1902 = eq(io.mem_addr, UInt<7>("h06d")) @[Mem.scala 39:41]
    node _T_1903 = and(io.mem_wen, _T_1902) @[Mem.scala 39:26]
    when _T_1903 : @[Mem.scala 39:50]
      memory[109] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1907 = bits(io.mem_addr, 6, 0)
    reg _T_1909 : UInt, clock @[Mem.scala 43:32]
    _T_1909 <= memory[_T_1907] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1909 @[Mem.scala 43:22]
    node _T_1911 = eq(io.mem_addr, UInt<7>("h06e")) @[Mem.scala 39:41]
    node _T_1912 = and(io.mem_wen, _T_1911) @[Mem.scala 39:26]
    when _T_1912 : @[Mem.scala 39:50]
      memory[110] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1916 = bits(io.mem_addr, 6, 0)
    reg _T_1918 : UInt, clock @[Mem.scala 43:32]
    _T_1918 <= memory[_T_1916] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1918 @[Mem.scala 43:22]
    node _T_1920 = eq(io.mem_addr, UInt<7>("h06f")) @[Mem.scala 39:41]
    node _T_1921 = and(io.mem_wen, _T_1920) @[Mem.scala 39:26]
    when _T_1921 : @[Mem.scala 39:50]
      memory[111] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1925 = bits(io.mem_addr, 6, 0)
    reg _T_1927 : UInt, clock @[Mem.scala 43:32]
    _T_1927 <= memory[_T_1925] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1927 @[Mem.scala 43:22]
    node _T_1929 = eq(io.mem_addr, UInt<7>("h070")) @[Mem.scala 39:41]
    node _T_1930 = and(io.mem_wen, _T_1929) @[Mem.scala 39:26]
    when _T_1930 : @[Mem.scala 39:50]
      memory[112] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1934 = bits(io.mem_addr, 6, 0)
    reg _T_1936 : UInt, clock @[Mem.scala 43:32]
    _T_1936 <= memory[_T_1934] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1936 @[Mem.scala 43:22]
    node _T_1938 = eq(io.mem_addr, UInt<7>("h071")) @[Mem.scala 39:41]
    node _T_1939 = and(io.mem_wen, _T_1938) @[Mem.scala 39:26]
    when _T_1939 : @[Mem.scala 39:50]
      memory[113] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1943 = bits(io.mem_addr, 6, 0)
    reg _T_1945 : UInt, clock @[Mem.scala 43:32]
    _T_1945 <= memory[_T_1943] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1945 @[Mem.scala 43:22]
    node _T_1947 = eq(io.mem_addr, UInt<7>("h072")) @[Mem.scala 39:41]
    node _T_1948 = and(io.mem_wen, _T_1947) @[Mem.scala 39:26]
    when _T_1948 : @[Mem.scala 39:50]
      memory[114] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1952 = bits(io.mem_addr, 6, 0)
    reg _T_1954 : UInt, clock @[Mem.scala 43:32]
    _T_1954 <= memory[_T_1952] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1954 @[Mem.scala 43:22]
    node _T_1956 = eq(io.mem_addr, UInt<7>("h073")) @[Mem.scala 39:41]
    node _T_1957 = and(io.mem_wen, _T_1956) @[Mem.scala 39:26]
    when _T_1957 : @[Mem.scala 39:50]
      memory[115] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1961 = bits(io.mem_addr, 6, 0)
    reg _T_1963 : UInt, clock @[Mem.scala 43:32]
    _T_1963 <= memory[_T_1961] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1963 @[Mem.scala 43:22]
    node _T_1965 = eq(io.mem_addr, UInt<7>("h074")) @[Mem.scala 39:41]
    node _T_1966 = and(io.mem_wen, _T_1965) @[Mem.scala 39:26]
    when _T_1966 : @[Mem.scala 39:50]
      memory[116] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1970 = bits(io.mem_addr, 6, 0)
    reg _T_1972 : UInt, clock @[Mem.scala 43:32]
    _T_1972 <= memory[_T_1970] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1972 @[Mem.scala 43:22]
    node _T_1974 = eq(io.mem_addr, UInt<7>("h075")) @[Mem.scala 39:41]
    node _T_1975 = and(io.mem_wen, _T_1974) @[Mem.scala 39:26]
    when _T_1975 : @[Mem.scala 39:50]
      memory[117] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1979 = bits(io.mem_addr, 6, 0)
    reg _T_1981 : UInt, clock @[Mem.scala 43:32]
    _T_1981 <= memory[_T_1979] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1981 @[Mem.scala 43:22]
    node _T_1983 = eq(io.mem_addr, UInt<7>("h076")) @[Mem.scala 39:41]
    node _T_1984 = and(io.mem_wen, _T_1983) @[Mem.scala 39:26]
    when _T_1984 : @[Mem.scala 39:50]
      memory[118] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1988 = bits(io.mem_addr, 6, 0)
    reg _T_1990 : UInt, clock @[Mem.scala 43:32]
    _T_1990 <= memory[_T_1988] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1990 @[Mem.scala 43:22]
    node _T_1992 = eq(io.mem_addr, UInt<7>("h077")) @[Mem.scala 39:41]
    node _T_1993 = and(io.mem_wen, _T_1992) @[Mem.scala 39:26]
    when _T_1993 : @[Mem.scala 39:50]
      memory[119] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_1997 = bits(io.mem_addr, 6, 0)
    reg _T_1999 : UInt, clock @[Mem.scala 43:32]
    _T_1999 <= memory[_T_1997] @[Mem.scala 43:32]
    io.mem_rdata <= _T_1999 @[Mem.scala 43:22]
    node _T_2001 = eq(io.mem_addr, UInt<7>("h078")) @[Mem.scala 39:41]
    node _T_2002 = and(io.mem_wen, _T_2001) @[Mem.scala 39:26]
    when _T_2002 : @[Mem.scala 39:50]
      memory[120] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2006 = bits(io.mem_addr, 6, 0)
    reg _T_2008 : UInt, clock @[Mem.scala 43:32]
    _T_2008 <= memory[_T_2006] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2008 @[Mem.scala 43:22]
    node _T_2010 = eq(io.mem_addr, UInt<7>("h079")) @[Mem.scala 39:41]
    node _T_2011 = and(io.mem_wen, _T_2010) @[Mem.scala 39:26]
    when _T_2011 : @[Mem.scala 39:50]
      memory[121] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2015 = bits(io.mem_addr, 6, 0)
    reg _T_2017 : UInt, clock @[Mem.scala 43:32]
    _T_2017 <= memory[_T_2015] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2017 @[Mem.scala 43:22]
    node _T_2019 = eq(io.mem_addr, UInt<7>("h07a")) @[Mem.scala 39:41]
    node _T_2020 = and(io.mem_wen, _T_2019) @[Mem.scala 39:26]
    when _T_2020 : @[Mem.scala 39:50]
      memory[122] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2024 = bits(io.mem_addr, 6, 0)
    reg _T_2026 : UInt, clock @[Mem.scala 43:32]
    _T_2026 <= memory[_T_2024] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2026 @[Mem.scala 43:22]
    node _T_2028 = eq(io.mem_addr, UInt<7>("h07b")) @[Mem.scala 39:41]
    node _T_2029 = and(io.mem_wen, _T_2028) @[Mem.scala 39:26]
    when _T_2029 : @[Mem.scala 39:50]
      memory[123] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2033 = bits(io.mem_addr, 6, 0)
    reg _T_2035 : UInt, clock @[Mem.scala 43:32]
    _T_2035 <= memory[_T_2033] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2035 @[Mem.scala 43:22]
    node _T_2037 = eq(io.mem_addr, UInt<7>("h07c")) @[Mem.scala 39:41]
    node _T_2038 = and(io.mem_wen, _T_2037) @[Mem.scala 39:26]
    when _T_2038 : @[Mem.scala 39:50]
      memory[124] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2042 = bits(io.mem_addr, 6, 0)
    reg _T_2044 : UInt, clock @[Mem.scala 43:32]
    _T_2044 <= memory[_T_2042] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2044 @[Mem.scala 43:22]
    node _T_2046 = eq(io.mem_addr, UInt<7>("h07d")) @[Mem.scala 39:41]
    node _T_2047 = and(io.mem_wen, _T_2046) @[Mem.scala 39:26]
    when _T_2047 : @[Mem.scala 39:50]
      memory[125] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2051 = bits(io.mem_addr, 6, 0)
    reg _T_2053 : UInt, clock @[Mem.scala 43:32]
    _T_2053 <= memory[_T_2051] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2053 @[Mem.scala 43:22]
    node _T_2055 = eq(io.mem_addr, UInt<7>("h07e")) @[Mem.scala 39:41]
    node _T_2056 = and(io.mem_wen, _T_2055) @[Mem.scala 39:26]
    when _T_2056 : @[Mem.scala 39:50]
      memory[126] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2060 = bits(io.mem_addr, 6, 0)
    reg _T_2062 : UInt, clock @[Mem.scala 43:32]
    _T_2062 <= memory[_T_2060] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2062 @[Mem.scala 43:22]
    node _T_2064 = eq(io.mem_addr, UInt<7>("h07f")) @[Mem.scala 39:41]
    node _T_2065 = and(io.mem_wen, _T_2064) @[Mem.scala 39:26]
    when _T_2065 : @[Mem.scala 39:50]
      memory[127] <= io.mem_wdata @[Mem.scala 40:23]
      skip @[Mem.scala 39:50]
    node _T_2069 = bits(io.mem_addr, 6, 0)
    reg _T_2071 : UInt, clock @[Mem.scala 43:32]
    _T_2071 <= memory[_T_2069] @[Mem.scala 43:32]
    io.mem_rdata <= _T_2071 @[Mem.scala 43:22]
    
  module CPU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {debug : {ir : UInt<32>, mdr : UInt<32>, aluout : UInt<32>, pc : UInt<32>, flip ra_c : UInt<5>, rd_c : UInt<32>}, flip ctrl_dbg : {flip cur_state : UInt<4>, flip isRType : UInt<1>, flip isIType : UInt<1>, flip isJType : UInt<1>, flip isLW : UInt<1>, flip isSW : UInt<1>, flip isBEQ : UInt<1>, flip isBNE : UInt<1>}}
    
    inst datapath of Datapath @[CPU.scala 30:26]
    datapath.clock <= clock
    datapath.reset <= reset
    io.debug.rd_c <= datapath.io.debug.rd_c @[CPU.scala 31:14]
    datapath.io.debug.ra_c <= io.debug.ra_c @[CPU.scala 31:14]
    io.debug.pc <= datapath.io.debug.pc @[CPU.scala 31:14]
    io.debug.aluout <= datapath.io.debug.aluout @[CPU.scala 31:14]
    io.debug.mdr <= datapath.io.debug.mdr @[CPU.scala 31:14]
    io.debug.ir <= datapath.io.debug.ir @[CPU.scala 31:14]
    inst ctrl of Control @[CPU.scala 33:22]
    ctrl.clock <= clock
    ctrl.reset <= reset
    datapath.io.ctrl.ctrl_dbg.isBNE <= ctrl.io.ctrl_dbg.isBNE @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isBEQ <= ctrl.io.ctrl_dbg.isBEQ @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isSW <= ctrl.io.ctrl_dbg.isSW @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isLW <= ctrl.io.ctrl_dbg.isLW @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isJType <= ctrl.io.ctrl_dbg.isJType @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isIType <= ctrl.io.ctrl_dbg.isIType @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.isRType <= ctrl.io.ctrl_dbg.isRType @[CPU.scala 34:13]
    datapath.io.ctrl.ctrl_dbg.cur_state <= ctrl.io.ctrl_dbg.cur_state @[CPU.scala 34:13]
    datapath.io.ctrl.MemtoReg <= ctrl.io.MemtoReg @[CPU.scala 34:13]
    datapath.io.ctrl.MemWrite <= ctrl.io.MemWrite @[CPU.scala 34:13]
    datapath.io.ctrl.MemRead <= ctrl.io.MemRead @[CPU.scala 34:13]
    datapath.io.ctrl.IorD <= ctrl.io.IorD @[CPU.scala 34:13]
    datapath.io.ctrl.PCWrite <= ctrl.io.PCWrite @[CPU.scala 34:13]
    datapath.io.ctrl.PCWriteBNE <= ctrl.io.PCWriteBNE @[CPU.scala 34:13]
    datapath.io.ctrl.PCWriteBEQ <= ctrl.io.PCWriteBEQ @[CPU.scala 34:13]
    datapath.io.ctrl.PCSource <= ctrl.io.PCSource @[CPU.scala 34:13]
    datapath.io.ctrl.ALUOp <= ctrl.io.ALUOp @[CPU.scala 34:13]
    datapath.io.ctrl.ALUSrcB <= ctrl.io.ALUSrcB @[CPU.scala 34:13]
    datapath.io.ctrl.ALUSrcA <= ctrl.io.ALUSrcA @[CPU.scala 34:13]
    datapath.io.ctrl.RegWrite <= ctrl.io.RegWrite @[CPU.scala 34:13]
    datapath.io.ctrl.RegDst <= ctrl.io.RegDst @[CPU.scala 34:13]
    datapath.io.ctrl.IRWrite <= ctrl.io.IRWrite @[CPU.scala 34:13]
    ctrl.io.Inst <= datapath.io.ctrl.Inst @[CPU.scala 34:13]
    io.ctrl_dbg.isBNE <= ctrl.io.ctrl_dbg.isBNE @[CPU.scala 35:17]
    io.ctrl_dbg.isBEQ <= ctrl.io.ctrl_dbg.isBEQ @[CPU.scala 35:17]
    io.ctrl_dbg.isSW <= ctrl.io.ctrl_dbg.isSW @[CPU.scala 35:17]
    io.ctrl_dbg.isLW <= ctrl.io.ctrl_dbg.isLW @[CPU.scala 35:17]
    io.ctrl_dbg.isJType <= ctrl.io.ctrl_dbg.isJType @[CPU.scala 35:17]
    io.ctrl_dbg.isIType <= ctrl.io.ctrl_dbg.isIType @[CPU.scala 35:17]
    io.ctrl_dbg.isRType <= ctrl.io.ctrl_dbg.isRType @[CPU.scala 35:17]
    io.ctrl_dbg.cur_state <= ctrl.io.ctrl_dbg.cur_state @[CPU.scala 35:17]
    inst mem of Mem @[CPU.scala 37:21]
    mem.clock <= clock
    mem.reset <= reset
    mem.io.mem_wen <= datapath.io.mem.mem_wen @[CPU.scala 38:12]
    mem.io.mem_wdata <= datapath.io.mem.mem_wdata @[CPU.scala 38:12]
    mem.io.mem_addr <= datapath.io.mem.mem_addr @[CPU.scala 38:12]
    datapath.io.mem.mem_rdata <= mem.io.mem_rdata @[CPU.scala 38:12]
    
