<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3144" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3144{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3144{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3144{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3144{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_3144{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t6_3144{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3144{left:69px;bottom:1037px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_3144{left:69px;bottom:987px;letter-spacing:-0.08px;}
#t9_3144{left:155px;bottom:987px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ta_3144{left:69px;bottom:963px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#tb_3144{left:415px;bottom:963px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#tc_3144{left:515px;bottom:963px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#td_3144{left:670px;bottom:963px;letter-spacing:-0.12px;word-spacing:-1.15px;}
#te_3144{left:69px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_3144{left:69px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_3144{left:794px;bottom:930px;letter-spacing:-0.15px;}
#th_3144{left:841px;bottom:930px;}
#ti_3144{left:69px;bottom:913px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_3144{left:69px;bottom:896px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_3144{left:69px;bottom:879px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tl_3144{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tm_3144{left:69px;bottom:838px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_3144{left:69px;bottom:779px;letter-spacing:0.13px;}
#to_3144{left:151px;bottom:779px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_3144{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3144{left:69px;bottom:705px;letter-spacing:-0.09px;}
#tr_3144{left:155px;bottom:705px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ts_3144{left:69px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3144{left:69px;bottom:655px;}
#tu_3144{left:95px;bottom:658px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tv_3144{left:199px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tw_3144{left:95px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3144{left:95px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3144{left:95px;bottom:600px;}
#tz_3144{left:121px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3144{left:95px;bottom:576px;}
#t11_3144{left:121px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_3144{left:95px;bottom:551px;}
#t13_3144{left:121px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3144{left:95px;bottom:527px;}
#t15_3144{left:121px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3144{left:95px;bottom:503px;}
#t17_3144{left:121px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3144{left:95px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3144{left:95px;bottom:455px;}
#t1a_3144{left:121px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3144{left:121px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3144{left:95px;bottom:414px;}
#t1d_3144{left:121px;bottom:414px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1e_3144{left:121px;bottom:397px;letter-spacing:-0.25px;word-spacing:-0.42px;}
#t1f_3144{left:95px;bottom:373px;}
#t1g_3144{left:121px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1h_3144{left:121px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1i_3144{left:95px;bottom:331px;}
#t1j_3144{left:121px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1k_3144{left:121px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_3144{left:95px;bottom:290px;}
#t1m_3144{left:121px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_3144{left:121px;bottom:273px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1o_3144{left:69px;bottom:247px;}
#t1p_3144{left:95px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1q_3144{left:199px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_3144{left:95px;bottom:234px;letter-spacing:-0.18px;}
#t1s_3144{left:95px;bottom:209px;}
#t1t_3144{left:121px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_3144{left:121px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1v_3144{left:95px;bottom:168px;}
#t1w_3144{left:121px;bottom:168px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1x_3144{left:121px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1y_3144{left:95px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1z_3144{left:95px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3144{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3144{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3144{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3144{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3144{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3144{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3144{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3144" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3144Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3144" style="-webkit-user-select: none;"><object width="935" height="1210" data="3144/3144.svg" type="image/svg+xml" id="pdf3144" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3144" class="t s1_3144">4-44 </span><span id="t2_3144" class="t s1_3144">Vol. 3A </span>
<span id="t3_3144" class="t s2_3144">PAGING </span>
<span id="t4_3144" class="t s3_3144">If software modifies the paging structures so that the page size used for a 4-KByte range of linear addresses </span>
<span id="t5_3144" class="t s3_3144">changes, the TLBs may subsequently contain multiple translations for the address range (one for each page size). </span>
<span id="t6_3144" class="t s3_3144">A reference to a linear address in the address range may use any of these translations. Which translation is used </span>
<span id="t7_3144" class="t s3_3144">may vary from one execution to another, and the choice may be implementation-specific. </span>
<span id="t8_3144" class="t s4_3144">4.10.2.4 </span><span id="t9_3144" class="t s4_3144">Global Pages </span>
<span id="ta_3144" class="t s3_3144">The Intel-64 and IA-32 architectures also allow for </span><span id="tb_3144" class="t s5_3144">global pages </span><span id="tc_3144" class="t s3_3144">when the PGE flag (bit </span><span id="td_3144" class="t s3_3144">7) is 1 in CR4. If the G flag </span>
<span id="te_3144" class="t s3_3144">(bit 8) is 1 in a paging-structure entry that maps a page (either a PTE or a paging-structure entry in which the PS </span>
<span id="tf_3144" class="t s3_3144">flag is 1), any TLB entry cached for a linear address using that paging-structure entry is considered to be </span><span id="tg_3144" class="t s5_3144">global</span><span id="th_3144" class="t s3_3144">. </span>
<span id="ti_3144" class="t s3_3144">Because the G flag is used only in paging-structure entries that map a page, and because information from such </span>
<span id="tj_3144" class="t s3_3144">entries is not cached in the paging-structure caches, the global-page feature does not affect the behavior of the </span>
<span id="tk_3144" class="t s3_3144">paging-structure caches. </span>
<span id="tl_3144" class="t s3_3144">A logical processor may use a global TLB entry to translate a linear address, even if the TLB entry is associated with </span>
<span id="tm_3144" class="t s3_3144">a PCID different from the current PCID. </span>
<span id="tn_3144" class="t s6_3144">4.10.3 </span><span id="to_3144" class="t s6_3144">Paging-Structure Caches </span>
<span id="tp_3144" class="t s3_3144">In addition to the TLBs, a processor may cache other information about the paging structures in memory. </span>
<span id="tq_3144" class="t s4_3144">4.10.3.1 </span><span id="tr_3144" class="t s4_3144">Caches for Paging Structures </span>
<span id="ts_3144" class="t s3_3144">A processor may support any or all of the following paging-structure caches: </span>
<span id="tt_3144" class="t s7_3144">â€¢ </span><span id="tu_3144" class="t s5_3144">PML5E cache </span><span id="tv_3144" class="t s3_3144">(5-level paging only). Each PML5E-cache entry is referenced by a 9-bit value and is used for </span>
<span id="tw_3144" class="t s3_3144">linear addresses for which bits 56:48 have that value. The entry contains information from the PML5E used to </span>
<span id="tx_3144" class="t s3_3144">translate such linear addresses: </span>
<span id="ty_3144" class="t s3_3144">â€” </span><span id="tz_3144" class="t s3_3144">The physical address from the PML5E (the address of the PML4 table). </span>
<span id="t10_3144" class="t s3_3144">â€” </span><span id="t11_3144" class="t s3_3144">The value of the R/W flag of the PML5E. </span>
<span id="t12_3144" class="t s3_3144">â€” </span><span id="t13_3144" class="t s3_3144">The value of the U/S flag of the PML5E. </span>
<span id="t14_3144" class="t s3_3144">â€” </span><span id="t15_3144" class="t s3_3144">The value of the XD flag of the PML5E. </span>
<span id="t16_3144" class="t s3_3144">â€” </span><span id="t17_3144" class="t s3_3144">The values of the PCD and PWT flags of the PML5E. </span>
<span id="t18_3144" class="t s3_3144">The following items detail how a processor may use the PML5E cache: </span>
<span id="t19_3144" class="t s3_3144">â€” </span><span id="t1a_3144" class="t s3_3144">If the processor has a PML5E-cache entry for a linear address, it may use that entry when translating the </span>
<span id="t1b_3144" class="t s3_3144">linear address (instead of the PML5E in memory). </span>
<span id="t1c_3144" class="t s3_3144">â€” </span><span id="t1d_3144" class="t s3_3144">The processor does not create a PML5E-cache entry unless the P flag is 1 and all reserved bits are 0 in the </span>
<span id="t1e_3144" class="t s3_3144">PML5E in memory. </span>
<span id="t1f_3144" class="t s3_3144">â€” </span><span id="t1g_3144" class="t s3_3144">The processor does not create a PML5E-cache entry unless the accessed flag is 1 in the PML5E in memory; </span>
<span id="t1h_3144" class="t s3_3144">before caching a translation, the processor sets the accessed flag if it is not already 1. </span>
<span id="t1i_3144" class="t s3_3144">â€” </span><span id="t1j_3144" class="t s3_3144">The processor may create a PML5E-cache entry even if there are no translations for any linear address that </span>
<span id="t1k_3144" class="t s3_3144">might use that entry (e.g., because the P flags are 0 in all entries in the referenced PML4 table). </span>
<span id="t1l_3144" class="t s3_3144">â€” </span><span id="t1m_3144" class="t s3_3144">If the processor creates a PML5E-cache entry, the processor may retain it unmodified even if software </span>
<span id="t1n_3144" class="t s3_3144">subsequently modifies the corresponding PML5E in memory. </span>
<span id="t1o_3144" class="t s7_3144">â€¢ </span><span id="t1p_3144" class="t s5_3144">PML4E cache </span><span id="t1q_3144" class="t s3_3144">(4-level paging and 5-level paging only). The use of the PML4E cache depends on the paging </span>
<span id="t1r_3144" class="t s3_3144">mode: </span>
<span id="t1s_3144" class="t s3_3144">â€” </span><span id="t1t_3144" class="t s3_3144">For 4-level paging, each PML4E-cache entry is referenced by a 9-bit value and is used for linear addresses </span>
<span id="t1u_3144" class="t s3_3144">for which bits 47:39 have that value. </span>
<span id="t1v_3144" class="t s3_3144">â€” </span><span id="t1w_3144" class="t s3_3144">For 5-level paging, each PML4E-cache entry is referenced by an 18-bit value and is used for linear </span>
<span id="t1x_3144" class="t s3_3144">addresses for which bits 56:39 have that value. </span>
<span id="t1y_3144" class="t s3_3144">A PML4E-cache entry contains information from the PML5E and PML4E used to translate the relevant linear </span>
<span id="t1z_3144" class="t s3_3144">addresses (for 4-level paging, the PML5E does not apply): </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
