INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_AXI
WARNING: [VRFC 10-2938] 'outLayer1' is already implicitly declared on line 152 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:156]
WARNING: [VRFC 10-2938] 'outLayer1Valid' is already implicitly declared on line 153 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:158]
WARNING: [VRFC 10-2938] 'outLayer2' is already implicitly declared on line 208 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:212]
WARNING: [VRFC 10-2938] 'outLayer2Valid' is already implicitly declared on line 209 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:214]
WARNING: [VRFC 10-2938] 'outLayer3' is already implicitly declared on line 264 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:268]
WARNING: [VRFC 10-2938] 'outLayer3Valid' is already implicitly declared on line 265 [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:270]
WARNING: [VRFC 10-3380] identifier 'outLayer1Valid' is used before its declaration [D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/NN_AXI.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/S_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/findOutputMax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module findOutputMax
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/hidden_layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hidden_layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/hidden_layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hidden_layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/output_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sources_1/new/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Graduation_Project/NIDS_ARTYZ7/NIDS_ARTYZ7.srcs/sim_1/new/NN_AXI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_AXI_tb
