PPA Report for duty_cycle_timer.v (Module: duty_cycle_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 55
FF Count: 13
IO Count: 23
Cell Count: 171

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 548.55 MHz
Reg-to-Reg Critical Path Delay: 1.535 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
