m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vfAdder
Z0 !s110 1705888735
!i10b 1
!s100 @PL4ImfRhG0QK4;4?U5=U3
IF7fWG7ClKWU<]a9YAH9Z?3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Tao Wang/Desktop/EEC180/lab2/test/partIII
w1705559512
8C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v
FC:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1705888735.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/fAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nf@adder
vgenAdder
R0
!i10b 1
!s100 hIZ?`?g=2QKnU>8;8235h3
IF?5gdhHMB0An6XEzQbmkB0
R1
R2
w1705895719
8C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/genAdder.v
FC:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/genAdder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/genAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/genAdder.v|
!i113 1
R5
R6
ngen@adder
vtestBench
R0
!i10b 1
!s100 Egd`]GiTZS198Iib;hUEz0
INX0QT20FBl;Ik5il_4l5I3
R1
R2
w1705888731
8C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partIII/tb_partIII.v
FC:/Users/Tao Wang/Desktop/EEC180/lab2/test/partIII/tb_partIII.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partIII/tb_partIII.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab2/test/partIII/tb_partIII.v|
!i113 1
R5
R6
ntest@bench
