{
    "PDK": "sky130A",
    "DESIGN_NAME": "counter",
    "VERILOG_FILES": "dir::src/counter.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "FP_SIZING": "relative",
    "DIE_AREA": "0 0 200 200",
    "FP_CORE_UTIL": 20,
    "FP_ASPECT_RATIO": 1
}
