# Introduction
### This project designed a circuit (SW.v) with 16 PEs to perform Smith-Waterman Algorithm on 64-bits reference and 48-bits query.
### The circuit (SW.v) was synthesized with Synopsys Design Compiler (to SW_syn.v) and the APR process was done with Cadence Innovus (to SW_APR.v). 
