Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 28 11:01:31 2023
| Host         : DESKTOP-8HIEODL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Basys3_Abacus_Top_timing_summary_routed.rpt -pb Basys3_Abacus_Top_timing_summary_routed.pb -rpx Basys3_Abacus_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_Abacus_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     112         
LUTAR-1    Warning           LUT drives async reset alert    82          
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               72          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1209)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (296)
5. checking no_input_delay (21)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1209)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B1_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B2_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B2_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: u4/q_reg[26]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u5/q_reg[26]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u6/q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (296)
--------------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.413        0.000                      0                  105        0.104        0.000                      0                  105        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.413        0.000                      0                  105        0.104        0.000                      0                  105        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 u4/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.924ns (25.569%)  route 2.690ns (74.431%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.076    u4/CLK
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  u4/q_reg[26]/Q
                         net (fo=1, routed)           0.980     6.512    u4_n_12
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.608 r  msg_array_reg[23]_i_2/O
                         net (fo=45, routed)          1.710     8.318    u4/S[0]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.690 r  u4/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.690    u4/q_reg[24]_i_1_n_5
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    14.779    u4/CLK
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[26]/C
                         clock pessimism              0.297    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.062    15.103    u4/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 u6/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.988ns (28.973%)  route 2.422ns (71.027%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.565     5.086    u6/CLK
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  u6/q_reg[26]/Q
                         net (fo=1, routed)           0.699     6.303    u6_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.399 r  msg_array_reg[23]_i_2__1/O
                         net (fo=35, routed)          1.723     8.122    u6/S[0]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374     8.496 r  u6/q_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     8.496    u6/q_reg[24]_i_1__1_n_5
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u6/CLK
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.160    u6/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 u5/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.924ns (27.635%)  route 2.420ns (72.365%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566     5.087    u5/CLK
    SLICE_X37Y47         FDCE                                         r  u5/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  u5/q_reg[26]/Q
                         net (fo=1, routed)           0.707     6.251    u5_n_11
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.347 r  msg_array_reg[23]_i_2__0/O
                         net (fo=35, routed)          1.712     8.059    u5/S[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.431 r  u5/q_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.431    u5/q_reg[24]_i_1__0_n_5
    SLICE_X37Y47         FDCE                                         r  u5/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.787    u5/CLK
    SLICE_X37Y47         FDCE                                         r  u5/q_reg[26]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.062    15.114    u5/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.034ns (79.035%)  route 0.540ns (20.965%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.084    u4/q_reg_n_0_[1]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.759    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    u4/q_reg[8]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    u4/q_reg[12]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u4/q_reg[16]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    u4/q_reg[20]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.663 r  u4/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.663    u4/q_reg[24]_i_1_n_6
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    14.779    u4/CLK
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.062    14.985    u4/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.563     5.084    u6/CLK
    SLICE_X34Y41         FDCE                                         r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    u6/q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.800    u6/q_reg[0]_i_1__1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.917    u6/q_reg[4]_i_1__1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.034    u6/q_reg[8]_i_1__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.151    u6/q_reg[12]_i_1__1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u6/q_reg[16]_i_1__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  u6/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.385    u6/q_reg[20]_i_1__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.708 r  u6/q_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.708    u6/q_reg[24]_i_1__1_n_6
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u6/CLK
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    u6/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.084    u4/q_reg_n_0_[1]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.759    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    u4/q_reg[8]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    u4/q_reg[12]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u4/q_reg[16]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    u4/q_reg[20]_i_1_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.552 r  u4/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.552    u4/q_reg[24]_i_1_n_7
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    14.779    u4/CLK
    SLICE_X44Y55         FDCE                                         r  u4/q_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.062    14.985    u4/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.920ns (78.063%)  route 0.540ns (21.937%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.084    u4/q_reg_n_0_[1]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.759    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    u4/q_reg[8]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    u4/q_reg[12]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u4/q_reg[16]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.549 r  u4/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.549    u4/q_reg[20]_i_1_n_6
    SLICE_X44Y54         FDCE                                         r  u4/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    14.779    u4/CLK
    SLICE_X44Y54         FDCE                                         r  u4/q_reg[21]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDCE (Setup_fdce_C_D)        0.062    14.985    u4/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.899ns (77.874%)  route 0.540ns (22.126%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.084    u4/q_reg_n_0_[1]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.758 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.759    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    u4/q_reg[8]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    u4/q_reg[12]_i_1_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u4/q_reg[16]_i_1_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.528 r  u4/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.528    u4/q_reg[20]_i_1_n_4
    SLICE_X44Y54         FDCE                                         r  u4/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438    14.779    u4/CLK
    SLICE_X44Y54         FDCE                                         r  u4/q_reg[23]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDCE (Setup_fdce_C_D)        0.062    14.985    u4/q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u5/CLK
    SLICE_X37Y41         FDCE                                         r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.022    u5/q_reg_n_0_[1]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.696 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.696    u5/q_reg[0]_i_1__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.810    u5/q_reg[4]_i_1__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    u5/q_reg[8]_i_1__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.038    u5/q_reg[12]_i_1__0_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    u5/q_reg[16]_i_1__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u5/q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.266    u5/q_reg[20]_i_1__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.600 r  u5/q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.600    u5/q_reg[24]_i_1__0_n_6
    SLICE_X37Y47         FDCE                                         r  u5/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.787    u5/CLK
    SLICE_X37Y47         FDCE                                         r  u5/q_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    u5/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.563     5.084    u6/CLK
    SLICE_X34Y41         FDCE                                         r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    u6/q_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.800    u6/q_reg[0]_i_1__1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.917    u6/q_reg[4]_i_1__1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.034    u6/q_reg[8]_i_1__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.151    u6/q_reg[12]_i_1__1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    u6/q_reg[16]_i_1__1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  u6/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.385    u6/q_reg[20]_i_1__1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.604 r  u6/q_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     7.604    u6/q_reg[24]_i_1__1_n_7
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u6/CLK
    SLICE_X34Y47         FDCE                                         r  u6/q_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    u6/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  u4/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    u4/q_reg[4]_i_1_n_7
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  u4/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    u4/q_reg[4]_i_1_n_5
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  u4/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.961    u4/q_reg[4]_i_1_n_6
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  u4/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    u4/q_reg[4]_i_1_n_4
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y50         FDCE                                         r  u4/q_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  u4/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    u4/q_reg[8]_i_1_n_7
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  u4/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.975    u4/q_reg[8]_i_1_n_5
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.000 r  u4/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.000    u4/q_reg[8]_i_1_n_4
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  u4/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    u4/q_reg[8]_i_1_n_6
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y51         FDCE                                         r  u4/q_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u4/CLK
    SLICE_X44Y49         FDCE                                         r  u4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u4/q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.711    u4/q_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    u4/q_reg[0]_i_1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    u4/q_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    u4/q_reg[8]_i_1_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  u4/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    u4/q_reg[12]_i_1_n_7
    SLICE_X44Y52         FDCE                                         r  u4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833     1.960    u4/CLK
    SLICE_X44Y52         FDCE                                         r  u4/q_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y52         FDCE (Hold_fdce_C_D)         0.105     1.821    u4/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u7/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.308%)  route 0.390ns (67.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     1.448    u7/CLK
    SLICE_X44Y48         FDCE                                         r  u7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u7/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.390     1.979    u6/s[1]
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  u6/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.024    u7/D[0]
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.835    u7/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   u10/pp1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   u10/pp1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   u10/pp1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   u10/pp1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   u10/pp1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   u10/pp1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   u10/pp1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y50   u10/pp1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y49   u11/pp2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   u10/pp1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   u10/pp1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y49   u10/pp1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   u10/pp1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y50   u10/pp1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           296 Endpoints
Min Delay           296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 2.198ns (18.703%)  route 9.553ns (81.297%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           1.170    11.031    u10/B11_out
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.155 r  u10/B_reg[9]_i_1/O
                         net (fo=1, routed)           0.596    11.751    u10_n_3
    SLICE_X52Y53         LDCE                                         r  B_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.549ns  (logic 2.198ns (19.029%)  route 9.352ns (80.971%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.977    10.837    u10/B11_out
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  u10/B_reg[11]_i_1/O
                         net (fo=1, routed)           0.588    11.549    u10_n_1
    SLICE_X52Y53         LDCE                                         r  B_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.494ns  (logic 2.198ns (19.120%)  route 9.297ns (80.880%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 r  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 r  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.990    10.850    u8/B11_out
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    10.974 r  u8/B_reg[7]_i_1/O
                         net (fo=1, routed)           0.520    11.494    u8_n_1
    SLICE_X50Y53         LDCE                                         r  B_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 2.198ns (19.172%)  route 9.265ns (80.828%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.949    10.810    u12/B11_out
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.934 r  u12/B_reg[13]_i_1/O
                         net (fo=1, routed)           0.529    11.463    u12_n_2
    SLICE_X50Y53         LDCE                                         r  B_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.436ns  (logic 2.198ns (19.218%)  route 9.238ns (80.782%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 r  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 r  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.901    10.762    u8/B11_out
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.886 r  u8/B_reg[3]_i_1/O
                         net (fo=1, routed)           0.550    11.436    u8_n_5
    SLICE_X46Y52         LDCE                                         r  B_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.192ns  (logic 2.198ns (19.637%)  route 8.994ns (80.363%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 r  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 r  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.682    10.543    u8/B11_out
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  u8/B_reg[0]_i_1/O
                         net (fo=1, routed)           0.525    11.192    u8_n_8
    SLICE_X48Y51         LDCE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 2.198ns (19.726%)  route 8.944ns (80.274%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           1.157    11.017    u12/B11_out
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.141 r  u12/B_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    11.141    u12_n_0
    SLICE_X50Y53         LDCE                                         r  B_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            B_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.997ns  (logic 2.370ns (21.556%)  route 8.626ns (78.444%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=49, routed)          5.515     6.964    u7/led_OBUF[3]
    SLICE_X45Y50         LUT4 (Prop_lut4_I3_O)        0.124     7.088 r  u7/B_reg[15]_i_25/O
                         net (fo=1, routed)           0.000     7.088    u7/B_reg[15]_i_25_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.638 r  u7/B_reg[15]_i_7/CO[3]
                         net (fo=28, routed)          1.402     9.040    u8/CO[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.164 r  u8/B_reg[2]_i_2/O
                         net (fo=1, routed)           0.913    10.077    u8/B_reg[2]_i_2_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.201 r  u8/B_reg[2]_i_1/O
                         net (fo=1, routed)           0.796    10.997    u8_n_6
    SLICE_X46Y52         LDCE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.962ns  (logic 2.198ns (20.048%)  route 8.765ns (79.952%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.648    10.509    u10/B11_out
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  u10/B_reg[10]_i_1/O
                         net (fo=1, routed)           0.330    10.962    u10_n_2
    SLICE_X52Y53         LDCE                                         r  B_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            B_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.935ns  (logic 2.198ns (20.099%)  route 8.737ns (79.901%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=50, routed)          6.390     7.840    u7/led_OBUF[6]
    SLICE_X46Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.964 r  u7/B_reg[15]_i_15/O
                         net (fo=1, routed)           0.000     7.964    u7/B_reg[15]_i_15_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.340 f  u7/B_reg[15]_i_6/CO[3]
                         net (fo=27, routed)          1.396     9.737    B20_in
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.861 f  B_reg[15]_i_5/O
                         net (fo=9, routed)           0.619    10.479    u11/B11_out
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.603 r  u11/B_reg[8]_i_1/O
                         net (fo=1, routed)           0.331    10.935    u11_n_0
    SLICE_X49Y53         LDCE                                         r  B_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u6/msg_array_reg[22]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u6/msg_array_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDPE                         0.000     0.000 r  u6/msg_array_reg[22]/C
    SLICE_X45Y61         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  u6/msg_array_reg[22]/Q
                         net (fo=1, routed)           0.120     0.248    u6/p_2_in_0[18]
    SLICE_X45Y61         FDCE                                         r  u6/msg_array_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/msg_array_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/msg_array_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.090%)  route 0.110ns (43.910%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE                         0.000     0.000 r  u6/msg_array_reg[18]/C
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/msg_array_reg[18]/Q
                         net (fo=1, routed)           0.110     0.251    u6/p_2_in_0[14]
    SLICE_X45Y61         FDCE                                         r  u6/msg_array_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/msg_array_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/msg_array_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE                         0.000     0.000 r  u6/msg_array_reg[11]/C
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/msg_array_reg[11]/Q
                         net (fo=3, routed)           0.128     0.269    u6/p_6_in[3]
    SLICE_X39Y62         FDCE                                         r  u6/msg_array_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/msg_array_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/msg_array_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.549%)  route 0.144ns (50.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE                         0.000     0.000 r  u6/msg_array_reg[12]/C
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/msg_array_reg[12]/Q
                         net (fo=3, routed)           0.144     0.285    u6/msg_array_reg_n_0_[12]
    SLICE_X40Y51         FDPE                                         r  u6/msg_array_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/msg_array_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/msg_array_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.540%)  route 0.173ns (57.460%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE                         0.000     0.000 r  u6/msg_array_reg[19]/C
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u6/msg_array_reg[19]/Q
                         net (fo=1, routed)           0.173     0.301    u6/p_2_in_0[15]
    SLICE_X45Y61         FDCE                                         r  u6/msg_array_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/msg_array_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u5/msg_array_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  u5/msg_array_reg[16]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u5/msg_array_reg[16]/Q
                         net (fo=1, routed)           0.176     0.317    u5/p_2_in[12]
    SLICE_X45Y45         FDCE                                         r  u5/msg_array_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/msg_array_reg[23]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u5/msg_array_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDPE                         0.000     0.000 r  u5/msg_array_reg[23]/C
    SLICE_X45Y60         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u5/msg_array_reg[23]/Q
                         net (fo=1, routed)           0.176     0.317    u5/p_2_in[19]
    SLICE_X45Y60         FDCE                                         r  u5/msg_array_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/msg_array_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/msg_array_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE                         0.000     0.000 r  u6/msg_array_reg[21]/C
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/msg_array_reg[21]/Q
                         net (fo=1, routed)           0.176     0.317    u6/p_2_in_0[17]
    SLICE_X39Y60         FDCE                                         r  u6/msg_array_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/msg_array_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u5/msg_array_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE                         0.000     0.000 r  u5/msg_array_reg[18]/C
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u5/msg_array_reg[18]/Q
                         net (fo=1, routed)           0.179     0.320    u5/p_2_in[14]
    SLICE_X44Y60         FDCE                                         r  u5/msg_array_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/msg_array_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u5/msg_array_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.593%)  route 0.182ns (56.407%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  u5/msg_array_reg[12]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u5/msg_array_reg[12]/Q
                         net (fo=3, routed)           0.182     0.323    u5/msg_array_reg[12]_0
    SLICE_X41Y47         FDCE                                         r  u5/msg_array_reg[8]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u7/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.382ns (47.166%)  route 4.909ns (52.834%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.076    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  u7/digit_reg[0]/Q
                         net (fo=7, routed)           1.215     6.809    u7/digit[0]
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.152     6.961 r  u7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.694    10.655    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.367 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.367    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.406ns (48.194%)  route 4.736ns (51.806%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.076    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  u7/digit_reg[0]/Q
                         net (fo=7, routed)           1.243     6.837    u7/digit[0]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.150     6.987 r  u7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.493    10.480    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.217 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.217    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 4.111ns (45.664%)  route 4.892ns (54.336%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     5.074    u7/CLK
    SLICE_X44Y59         FDRE                                         r  u7/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u7/digit_reg[2]/Q
                         net (fo=7, routed)           0.988     6.517    u7/digit[2]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.641 r  u7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.905    10.546    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.078 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.078    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 4.171ns (47.058%)  route 4.693ns (52.942%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.076    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  u7/digit_reg[0]/Q
                         net (fo=7, routed)           1.243     6.837    u7/digit[0]
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.124     6.961 r  u7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.450    10.410    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.940 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.940    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.177ns (47.905%)  route 4.542ns (52.095%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.076    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  u7/digit_reg[0]/Q
                         net (fo=7, routed)           1.215     6.809    u7/digit[0]
    SLICE_X45Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.933 r  u7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.327    10.260    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.795 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.795    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 4.326ns (49.808%)  route 4.360ns (50.192%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u7/CLK
    SLICE_X44Y48         FDCE                                         r  u7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  u7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.349     6.894    u7/s[0]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.046 r  u7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.011    10.057    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.775 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.775    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.309ns (49.921%)  route 4.323ns (50.079%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u7/CLK
    SLICE_X44Y48         FDCE                                         r  u7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  u7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.350     6.895    u7/s[0]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.047 r  u7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.973    10.020    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    13.721 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.721    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.626ns  (logic 4.324ns (50.122%)  route 4.303ns (49.878%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     5.074    u7/CLK
    SLICE_X44Y59         FDRE                                         r  u7/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u7/digit_reg[2]/Q
                         net (fo=7, routed)           0.983     6.512    u7/digit[2]
    SLICE_X45Y56         LUT4 (Prop_lut4_I1_O)        0.154     6.666 r  u7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.320     9.987    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.700 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.700    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.100ns (47.695%)  route 4.496ns (52.305%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     5.074    u7/CLK
    SLICE_X44Y59         FDRE                                         r  u7/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u7/digit_reg[2]/Q
                         net (fo=7, routed)           0.983     6.512    u7/digit[2]
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.636 r  u7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.514    10.150    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.670 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.670    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u7/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.103ns (49.402%)  route 4.202ns (50.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.568     5.089    u7/CLK
    SLICE_X44Y48         FDCE                                         r  u7/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u7/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.349     6.894    u7/s[0]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.018 r  u7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.853     9.872    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.395 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.395    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u13/qu_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.408%)  route 0.085ns (37.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u13/CLK
    SLICE_X40Y55         FDRE                                         r  u13/qu_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u13/qu_reg[6]/Q
                         net (fo=1, routed)           0.085     1.670    QU[6]
    SLICE_X41Y55         LDCE                                         r  B1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/qu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u13/CLK
    SLICE_X45Y53         FDRE                                         r  u13/qu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u13/qu_reg[0]/Q
                         net (fo=1, routed)           0.166     1.752    QU[0]
    SLICE_X45Y52         LDCE                                         r  B1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/qu_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u13/CLK
    SLICE_X39Y55         FDRE                                         r  u13/qu_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u13/qu_reg[7]/Q
                         net (fo=1, routed)           0.170     1.756    QU[7]
    SLICE_X39Y56         LDCE                                         r  B1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/qu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u13/CLK
    SLICE_X42Y55         FDRE                                         r  u13/qu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u13/qu_reg[1]/Q
                         net (fo=1, routed)           0.160     1.769    QU[1]
    SLICE_X41Y55         LDCE                                         r  B1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u13/rem_reg[1]/Q
                         net (fo=1, routed)           0.166     1.775    REM[1]
    SLICE_X43Y54         LDCE                                         r  B2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u13/rem_reg[2]/Q
                         net (fo=1, routed)           0.166     1.775    REM[2]
    SLICE_X42Y54         LDCE                                         r  B2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u13/rem_reg[0]/Q
                         net (fo=1, routed)           0.168     1.777    REM[0]
    SLICE_X42Y54         LDCE                                         r  B2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u13/rem_reg[7]/Q
                         net (fo=1, routed)           0.172     1.781    REM[7]
    SLICE_X42Y54         LDCE                                         r  B2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u13/rem_reg[3]/Q
                         net (fo=1, routed)           0.172     1.782    REM[3]
    SLICE_X43Y52         LDCE                                         r  B2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u13/rem_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     1.444    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u13/rem_reg[5]/Q
                         net (fo=1, routed)           0.175     1.783    REM[5]
    SLICE_X43Y54         LDCE                                         r  B2_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.411ns  (logic 8.542ns (26.355%)  route 23.869ns (73.645%))
  Logic Levels:           28  (CARRY4=10 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.088 r  u13/rem_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.088    u13/rem_reg[3]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.411 r  u13/rem_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    32.411    u13/rem_reg[7]_i_1_n_6
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437     4.778    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.403ns  (logic 8.534ns (26.336%)  route 23.869ns (73.664%))
  Logic Levels:           28  (CARRY4=10 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.088 r  u13/rem_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.088    u13/rem_reg[3]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.403 r  u13/rem_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    32.403    u13/rem_reg[7]_i_1_n_4
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437     4.778    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.327ns  (logic 8.458ns (26.163%)  route 23.869ns (73.837%))
  Logic Levels:           28  (CARRY4=10 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.088 r  u13/rem_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.088    u13/rem_reg[3]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.327 r  u13/rem_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    32.327    u13/rem_reg[7]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437     4.778    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[6]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.307ns  (logic 8.438ns (26.118%)  route 23.869ns (73.882%))
  Logic Levels:           28  (CARRY4=10 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.088 r  u13/rem_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.088    u13/rem_reg[3]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.307 r  u13/rem_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    32.307    u13/rem_reg[7]_i_1_n_7
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437     4.778    u13/CLK
    SLICE_X42Y53         FDRE                                         r  u13/rem_reg[4]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.155ns  (logic 8.286ns (25.768%)  route 23.869ns (74.232%))
  Logic Levels:           27  (CARRY4=9 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    32.155 r  u13/rem_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    32.155    u13/rem_reg[3]_i_1_n_4
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438     4.779    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.124ns  (logic 8.255ns (25.697%)  route 23.869ns (74.303%))
  Logic Levels:           27  (CARRY4=9 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.631    32.124 r  u13/rem_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    32.124    u13/rem_reg[3]_i_1_n_6
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438     4.779    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.095ns  (logic 8.226ns (25.630%)  route 23.869ns (74.370%))
  Logic Levels:           27  (CARRY4=9 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602    32.095 r  u13/rem_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    32.095    u13/rem_reg[3]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438     4.779    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/rem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.003ns  (logic 8.134ns (25.416%)  route 23.869ns (74.584%))
  Logic Levels:           27  (CARRY4=9 IBUF=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.717 f  u13/rem1_carry__0/O[0]
                         net (fo=9, routed)           1.006    30.723    u13/rem1_carry__0_n_7
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.299    31.022 r  u13/rem[3]_i_2/O
                         net (fo=1, routed)           0.471    31.493    u13/rem[3]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    32.003 r  u13/rem_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    32.003    u13/rem_reg[3]_i_1_n_7
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438     4.779    u13/CLK
    SLICE_X42Y52         FDRE                                         r  u13/rem_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/qu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.495ns  (logic 7.103ns (24.081%)  route 22.392ns (75.919%))
  Logic Levels:           24  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          1.341    26.839    u13/p_0_in
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.152    26.991 r  u13/rem[3]_i_4/O
                         net (fo=3, routed)           1.036    28.026    u13/rem[3]_i_4_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I0_O)        0.332    28.358 r  u13/rem1_carry_i_3/O
                         net (fo=1, routed)           0.629    28.988    u13/rem1_carry_i_3_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.495 r  u13/rem1_carry/CO[3]
                         net (fo=2, routed)           0.000    29.495    u13/rem1_carry_n_0
    SLICE_X45Y53         FDRE                                         r  u13/qu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.438     4.779    u13/CLK
    SLICE_X45Y53         FDRE                                         r  u13/qu_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            u13/qu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.498ns  (logic 6.112ns (23.969%)  route 19.386ns (76.031%))
  Logic Levels:           21  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=53, routed)          4.011     5.462    u13/led_OBUF[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  u13/qu[7]_i_2/O
                         net (fo=1, routed)           0.279     5.865    u13/qu[7]_i_2_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.989 r  u13/qu[7]_i_1/O
                         net (fo=23, routed)          0.962     6.952    u13/qu[7]_i_1_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.076 r  u13/i__carry__0_i_2__4/O
                         net (fo=9, routed)           1.201     8.276    u13/i__carry__0_i_2__4_n_0
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.400 r  u13/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.400    u13/i__carry__0_i_5_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.647 r  u13/rem0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           0.730     9.377    u13/rem0_inferred__0/i__carry__0_n_7
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.325     9.702 r  u13/i__carry_i_10/O
                         net (fo=2, routed)           1.027    10.729    u13/p_0_in1_in__0[5]
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.326    11.055 r  u13/i__carry_i_2/O
                         net (fo=1, routed)           0.379    11.434    u13/i__carry_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.832 r  u13/qu1_inferred__1/i__carry/CO[3]
                         net (fo=27, routed)          1.093    12.925    u13/qu1_inferred__1/i__carry_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124    13.049 r  u13/i__carry__0_i_1/O
                         net (fo=5, routed)           0.915    13.964    u13/p_0_in1_in__1[5]
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.088 r  u13/i__carry_i_2__0/O
                         net (fo=1, routed)           0.541    14.629    u13/i__carry_i_2__0_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.027 r  u13/qu1_inferred__2/i__carry/CO[3]
                         net (fo=23, routed)          1.511    16.538    u13/qu1_inferred__2/i__carry_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.662 r  u13/i__carry_i_2__6/O
                         net (fo=9, routed)           1.021    17.684    u13/p_0_in1_in__2[2]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.808 r  u13/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.808    u13/i__carry_i_7__2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.341 r  u13/qu1_inferred__3/i__carry/CO[3]
                         net (fo=27, routed)          1.812    20.153    u13/qu1_inferred__3/i__carry_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.124    20.277 r  u13/i__carry_i_2__7/O
                         net (fo=9, routed)           1.276    21.553    u13/p_0_in1_in__3[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  u13/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    21.677    u13/i__carry_i_7__3_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.227 r  u13/qu1_inferred__4/i__carry/CO[3]
                         net (fo=27, routed)          1.142    23.369    u13/qu1_inferred__4/i__carry_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.124    23.493 r  u13/i__carry_i_9__2/O
                         net (fo=5, routed)           0.963    24.456    u13/p_0_in1_in__4__0[6]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    24.580 r  u13/i__carry_i_1__4/O
                         net (fo=1, routed)           0.522    25.102    u13/i__carry_i_1__4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.498 r  u13/qu1_inferred__5/i__carry/CO[3]
                         net (fo=22, routed)          0.000    25.498    u13/p_0_in
    SLICE_X42Y55         FDRE                                         r  u13/qu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437     4.778    u13/CLK
    SLICE_X42Y55         FDRE                                         r  u13/qu_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/msg_array_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            u7/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.276ns (39.432%)  route 0.424ns (60.568%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE                         0.000     0.000 r  u4/msg_array_reg[1]_C/C
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/msg_array_reg[1]_C/Q
                         net (fo=1, routed)           0.100     0.241    u4/msg_array_reg[1]_C_n_0
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.286 r  u4/msg_array[21]_i_1/O
                         net (fo=3, routed)           0.164     0.450    u6/digit_reg[3]_1[1]
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.495 r  u6/digit[1]_i_3/O
                         net (fo=1, routed)           0.160     0.655    u6/digit[1]_i_3_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.700 r  u6/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    u7/D[1]
    SLICE_X42Y58         FDRE                                         r  u7/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     1.957    u7/CLK
    SLICE_X42Y58         FDRE                                         r  u7/digit_reg[1]/C

Slack:                    inf
  Source:                 u5/msg_array_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u7/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.276ns (37.482%)  route 0.460ns (62.518%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE                         0.000     0.000 r  u5/msg_array_reg[14]/C
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u5/msg_array_reg[14]/Q
                         net (fo=2, routed)           0.157     0.298    u6/digit[2]_i_4_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.343 r  u6/digit[2]_i_8/O
                         net (fo=1, routed)           0.154     0.496    u6/digit[2]_i_8_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.541 r  u6/digit[2]_i_4/O
                         net (fo=1, routed)           0.150     0.691    u6/digit[2]_i_4_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.736 r  u6/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.736    u7/D[2]
    SLICE_X44Y59         FDRE                                         r  u7/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u7/CLK
    SLICE_X44Y59         FDRE                                         r  u7/digit_reg[2]/C

Slack:                    inf
  Source:                 u5/msg_array_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u7/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.276ns (37.408%)  route 0.462ns (62.592%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE                         0.000     0.000 r  u5/msg_array_reg[11]/C
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u5/msg_array_reg[11]/Q
                         net (fo=3, routed)           0.122     0.263    u6/p_9_in[3]
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  u6/digit[3]_i_9/O
                         net (fo=1, routed)           0.171     0.479    u6/digit[3]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.524 r  u6/digit[3]_i_5/O
                         net (fo=1, routed)           0.169     0.693    u6/digit[3]_i_5_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.738 r  u6/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.738    u7/D[3]
    SLICE_X45Y59         FDRE                                         r  u7/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u7/CLK
    SLICE_X45Y59         FDRE                                         r  u7/digit_reg[3]/C

Slack:                    inf
  Source:                 u6/msg_array_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u7/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.276ns (34.921%)  route 0.514ns (65.079%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE                         0.000     0.000 r  u6/msg_array_reg[12]/C
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/msg_array_reg[12]/Q
                         net (fo=3, routed)           0.217     0.358    u6/msg_array_reg_n_0_[12]
    SLICE_X43Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.403 r  u6/digit[0]_i_8/O
                         net (fo=1, routed)           0.135     0.538    u6/digit[0]_i_8_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  u6/digit[0]_i_4/O
                         net (fo=1, routed)           0.162     0.745    u6/digit[0]_i_4_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.790 r  u6/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    u7/D[0]
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u7/CLK
    SLICE_X42Y51         FDRE                                         r  u7/digit_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            u11/pp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.331ns (32.781%)  route 0.679ns (67.219%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=40, routed)          0.679     0.900    u11/led_OBUF[5]
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  u11/pv0__2_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.945    u11/pv0__2_carry_i_5__1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.011 r  u11/pv0__2_carry/O[2]
                         net (fo=1, routed)           0.000     1.011    u11/pv[2]
    SLICE_X53Y49         FDRE                                         r  u11/pp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     1.965    u11/CLK
    SLICE_X53Y49         FDRE                                         r  u11/pp2_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            u11/pp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.331ns (31.909%)  route 0.705ns (68.091%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=27, routed)          0.705     0.928    u11/led_OBUF[4]
    SLICE_X53Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.973 r  u11/pv0__2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.973    u11/pv0__2_carry_i_4__1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.036 r  u11/pv0__2_carry/O[3]
                         net (fo=1, routed)           0.000     1.036    u11/pv[3]
    SLICE_X53Y49         FDRE                                         r  u11/pp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     1.965    u11/CLK
    SLICE_X53Y49         FDRE                                         r  u11/pp2_reg[3]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            u9/pp0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.335ns (32.127%)  route 0.708ns (67.873%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=44, routed)          0.708     0.934    u9/led_OBUF[6]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.979 r  u9/pv0__2_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    u9/pv0__2_carry_i_4_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.043 r  u9/pv0__2_carry/O[3]
                         net (fo=1, routed)           0.000     1.043    u9/pv[3]
    SLICE_X50Y50         FDRE                                         r  u9/pp0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     1.963    u9/CLK
    SLICE_X50Y50         FDRE                                         r  u9/pp0_reg[3]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            u8/sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.268ns (25.598%)  route 0.780ns (74.402%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=41, routed)          0.780     1.004    u8/led_OBUF[15]
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.044     1.048 r  u8/sum[7]_i_2/O
                         net (fo=1, routed)           0.000     1.048    u8/p_23_out[7]
    SLICE_X50Y48         FDRE                                         r  u8/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.838     1.965    u8/CLK
    SLICE_X50Y48         FDRE                                         r  u8/sum_reg[7]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            u11/pp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.343ns (32.525%)  route 0.711ns (67.475%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=35, routed)          0.711     0.943    u11/led_OBUF[7]
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  u11/pv0__2_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     0.988    u11/pv0__2_carry__0_i_4__1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.054 r  u11/pv0__2_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.054    u11/pv[6]
    SLICE_X53Y50         FDRE                                         r  u11/pp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     1.963    u11/CLK
    SLICE_X53Y50         FDRE                                         r  u11/pp2_reg[6]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            u8/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.269ns (25.537%)  route 0.785ns (74.463%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=41, routed)          0.785     1.009    u8/led_OBUF[15]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.054 r  u8/cout_i_1/O
                         net (fo=1, routed)           0.000     1.054    u8/p_0_in
    SLICE_X48Y49         FDRE                                         r  u8/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.837     1.964    u8/CLK
    SLICE_X48Y49         FDRE                                         r  u8/cout_reg/C





