 
****************************************
Report : design
        -physical
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 15:05:25 2023
****************************************

****************************** P&R Summary ********************************
Date : Thu Feb  9 15:05:25 2023
Machine Host Name: c01n10
Working Directory: /bks2/PB20000328/ic_design/apr
Library Name:      systolic_array_APR
Cell Name:         metal_fill_icc.CEL;1
Design Statistics:
    Number of Module Cells:        12894
    Number of Pins:                51475
    Number of IO Pad Cells:        32
    Number of IO Pins:             20
    Number of Nets:                4368
    Average Pins Per Net (Signal): 3.15563

Chip Utilization:
    Total Std Cell Area:           85634.75
    Total Blockage Area:           10820.14
    Total Pad Cell Area:           374800.00
    Core Size:     width 590.24, height 588.00; area 347061.12
    Pad Core Size: width 660.24, height 660.00; area 435758.40
    Chip Size:     width 900.24, height 900.00; area 810216.00
    Std cells utilization:         25.47% 
    Cell/Core Ratio:               24.67%
    Cell/Chip Ratio:               56.83%
    Number of Cell Rows:            150

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	TAPCELLBWP7T	STD	2250
	FILL1BWP7T	STD	2204
	DCAP8BWP7T	STD	2185
	DCAP4BWP7T	STD	1648
	FILL2BWP7T	STD	1579
	DCAP16BWP7T	STD	1085
	DCAPBWP7T	STD	800
	DFQD0BWP7T	STD	617
	DCAP32BWP7T	STD	608
	FILL8BWP7T	STD	565
	NR2D1BWP7T	STD	514
	OAI21D0BWP7T	STD	434
	FILL4BWP7T	STD	427
	AOI22D0BWP7T	STD	387
	FILL16BWP7T	STD	376
	FILL32BWP7T	STD	331
	FA1D0BWP7T	STD	288
	DCAP64BWP7T	STD	271
	ND2D1BWP7T	STD	231
	DFQD1BWP7T	STD	151
	INVD0BWP7T	STD	131
	INVD1BWP7T	STD	117
	FILL64BWP7T	STD	90
	AN2D1BWP7T	STD	86
	CKBD1BWP7T	STD	83
	MAOI22D0BWP7T	STD	68
	INVD2BWP7T	STD	63
	XOR4D0BWP7T	STD	40
	ND3D0BWP7T	STD	40
	MOAI22D0BWP7T	STD	36
	XNR4D0BWP7T	STD	36
	AOI21D0BWP7T	STD	33
	ND2D1P5BWP7T	STD	32
	NR3D1BWP7T	STD	32
	AOI21D1BWP7T	STD	31
	AN3D1BWP7T	STD	28
	MAOI222D1BWP7T	STD	26
	BUFFD1P5BWP7T	STD	26
	XNR3D0BWP7T	STD	24
	IAO21D0BWP7T	STD	22
	AO22D0BWP7T	STD	21
	CKND1BWP7T	STD	21
	IOA21D0BWP7T	STD	19
	ND2D2BWP7T	STD	19
	MOAI22D1BWP7T	STD	19
	OA21D0BWP7T	STD	18
	OAI31D1BWP7T	STD	17
	AOI22D1BWP7T	STD	17
	DFQD2BWP7T	STD	16
	BUFFD3BWP7T	STD	15
	NR3D0BWP7T	STD	13
	OAI21D1BWP7T	STD	13
	OAI31D2BWP7T	STD	12
	XOR3D0BWP7T	STD	11
	BUFFD0BWP7T	STD	10
	MAOI222D2BWP7T	STD	10
	AOI211D1BWP7T	STD	9
	BUFFD1BWP7T	STD	9
	OAI211D0BWP7T	STD	9
	NR2D0BWP7T	STD	8
	INR2XD2BWP7T	STD	8
	IAO21D1BWP7T	STD	7
	ND3D1BWP7T	STD	7
	OAI22D1BWP7T	STD	7
	NR2XD0BWP7T	STD	6
	BUFFD5BWP7T	STD	6
	CKND12BWP7T	STD	6
	CKND2D2BWP7T	STD	5
	AOI21D2BWP7T	STD	5
	INVD2P5BWP7T	STD	5
	OAI21D2BWP7T	STD	4
	INVD1P5BWP7T	STD	4
	CKBD0BWP7T	STD	4
	BUFFD2BWP7T	STD	4
	CKND2BWP7T	STD	4
	OA31D0BWP7T	STD	3
	OA32D0BWP7T	STD	3
	AO211D0BWP7T	STD	3
	BUFFD6BWP7T	STD	3
	CKND0BWP7T	STD	3
	BUFFD12BWP7T	STD	3
	INVD3BWP7T	STD	3
	BUFFD4BWP7T	STD	3
	ND2D3BWP7T	STD	3
	BUFFD8BWP7T	STD	3
	IOA22D2BWP7T	STD	3
	INVD4BWP7T	STD	3
	INVD10BWP7T	STD	3
	IAO22D2BWP7T	STD	3
	OAI211D1BWP7T	STD	2
	IND3D0BWP7T	STD	2
	OR4D1BWP7T	STD	2
	ND2D4BWP7T	STD	2
	NR2D1P5BWP7T	STD	2
	OAI22D2BWP7T	STD	2
	NR2XD3BWP7T	STD	2
	CKND10BWP7T	STD	2
	INVD12BWP7T	STD	2
	INR2XD4BWP7T	STD	2
	IAO21D2BWP7T	STD	2
	NR3D3BWP7T	STD	2
	OAI22D0BWP7T	STD	1
	CKND2D3BWP7T	STD	1
	TIEHBWP7T	STD	1
	TIELBWP7T	STD	1
	OA211D0BWP7T	STD	1
	AOI31D0BWP7T	STD	1
	CKBD10BWP7T	STD	1
	OA21D1BWP7T	STD	1
	INR2XD0BWP7T	STD	1
	AOI31D1BWP7T	STD	1
	NR4D3BWP7T	STD	1
	NR4D1BWP7T	STD	1
	CKND4BWP7T	STD	1
	AO21D0BWP7T	STD	1
	INVD8BWP7T	STD	1
	CKND2D1BWP7T	STD	1
	INVD5BWP7T	STD	1
	NR3D2BWP7T	STD	1
	AOI211XD1BWP7T	STD	1
	NR2XD4BWP7T	STD	1
	AOI211XD0BWP7T	STD	1
	AOI22D2BWP7T	STD	1
	XOR3D1BWP7T	STD	1
	INVD6BWP7T	STD	1
	AOI221D2BWP7T	STD	1
	ND2D0BWP7T	STD	1
	CKBD12BWP7T	STD	1
	AN3D4BWP7T	STD	1
	OR2D4BWP7T	STD	1
	NR2D3BWP7T	STD	1
	AOI221D1BWP7T	STD	1
	NR3D4BWP7T	STD	1
	NR4D4BWP7T	STD	1
	NR2XD1BWP7T	STD	1
	MAOI22D1BWP7T	STD	1
	CKAN2D0BWP7T	STD	1
	IOA22D1BWP7T	STD	1
	PFILLER0005	IO	96
	PDDW0208CDG	IO	18
	PVDD2CDG	IO	4
	PVSS3CDG	IO	4
	PVDD1CDG	IO	4
	PDUW0208SCDG	IO	1
	PDDW0208SCDG	IO	1
	PCORNER		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer METAL1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
    layer METAL2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL5, dir Hor, min width = 0.44, min space = 0.46 pitch = 0.90
     
    Average gCell capacity  1.20	 on layer (1)	 METAL1
    Average gCell capacity  3.51	 on layer (2)	 METAL2
    Average gCell capacity  3.28	 on layer (3)	 METAL3
    Average gCell capacity  6.23	 on layer (4)	 METAL4
    Average gCell capacity  4.33	 on layer (5)	 METAL5
     
    Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.01%)
    phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
    phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
     
    Total Wire Length = 10.75
    Layer METAL1 wire length = 0.00
    Layer METAL2 wire length = 0.00
    Layer METAL3 wire length = 10.75
    Layer METAL4 wire length = 0.00
    Layer METAL5 wire length = 0.00
    Total Number of Contacts = 20
    Via VIA12 count = 9
    Via VIA23 count = 11
    Via VIA34 count = 0
    Via VIA45 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2506

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 72 of 113

    Number of wires with overlap after iteration 1 = 60 of 97

    Total METAL1 wire length: 29.5
    Total METAL2 wire length: 23.0
    Total METAL3 wire length: 25.9
    Total METAL4 wire length: 0.0
    Total METAL5 wire length: 0.0
    Total wire length: 78.5

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544

Detailed Routing Information:
    

    ---------- Detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Same net spacing : 1
     
    Begin DRC fixing ...

     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:04
    Total Proc Memory(MB): 2503
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:04
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2503
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:04
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	Internal-only types : 1
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:07
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:07
    

    ---------- Eco detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:03
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:10
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4368
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2544
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:10
     
    Total Wire Length =                    280158 micron
    Total Number of Contacts =             32443
    Total Number of Wires =                47572
    Total Number of PtConns =              9230
    Total Number of Routed Wires =       47572
    Total Routed Wire Length =           277904 micron
    Total Number of Routed Contacts =       32443
    	Layer          METAL1 :      10329 micron
    	Layer          METAL2 :     110951 micron
    	Layer          METAL3 :     126959 micron
    	Layer          METAL4 :      31920 micron
    	Layer          METAL5 :          0 micron
    	Via             VIA34 :          2
    	Via         VIA34_2x1 :       1883
    	Via    VIA34(rot)_2x1 :          6
    	Via         VIA34_1x2 :        164
    	Via             VIA23 :        350
    	Via         VIA23_1x2 :      11691
    	Via    VIA23(rot)_2x1 :          1
    	Via    VIA23(rot)_1x2 :          4
    	Via         VIA23_2x1 :       3390
    	Via             VIA12 :        222
    	Via            VIA12V :        278
    	Via       VIA12V(rot) :          2
    	Via   VIA12H(rot)_1x2 :       8320
    	Via        VIA12H_2x1 :        397
    	Via        VIA12H_1x2 :         33
    	Via   VIA12H(rot)_2x1 :       2472
    	Via         VIA12_2x1 :       2381
    	Via    VIA12(rot)_1x2 :         35
    	Via    VIA12(rot)_2x1 :         34
    	Via         VIA12_1x2 :        778
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
            Weight 1     = 96.64% (14450   vias)
            Un-optimized =  3.36% (502     vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
            Weight 1     = 97.73% (15086   vias)
            Un-optimized =  2.27% (350     vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
            Weight 1     = 99.90% (2053    vias)
            Un-optimized =  0.10% (2       vias)
     
      Total double via conversion rate    = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
     
      The optimized via conversion rate based on total routed via count = 97.37% (31589 / 32443 vias)
     
        Layer VIA12      = 96.64% (14450  / 14952   vias)
            Weight 1     = 96.64% (14450   vias)
            Un-optimized =  3.36% (502     vias)
        Layer VIA23      = 97.73% (15086  / 15436   vias)
            Weight 1     = 97.73% (15086   vias)
            Un-optimized =  2.27% (350     vias)
        Layer VIA34      = 99.90% (2053   / 2055    vias)
            Weight 1     = 99.90% (2053    vias)
            Un-optimized =  0.10% (2       vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal3 Wire Length(count):               2460.08(4)
    metal4 Wire Length(count):               2450.88(4)
  ==============================================
    Total Wire Length(count):                4910.96(8)
    Number of via3 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal4 Wire Length(count):              17408.16(28)
  ==============================================
    Total Wire Length(count):               17408.16(28)
    Number of via3 Contacts:             56
  ==============================================
    Total Number of Contacts:       56

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):              94469.83(151)
  ==============================================
    Total Wire Length(count):               94469.83(151)
    Number of via1 Contacts:           2416
    Number of via2 Contacts:           2416
    Number of via3 Contacts:           2410
  ==============================================
    Total Number of Contacts:     7242

Signal Wiring Statistics:
    metal1 Wire Length(count):              10367.36(3484)
    metal2 Wire Length(count):             110958.43(30151)
    metal3 Wire Length(count):             126962.26(21483)
    metal4 Wire Length(count):              31919.97(1767)
  ==============================================
    Total Wire Length(count):              280208.03(56885)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)               222	       1.48
        via1          VIA12V(4)               280	       1.87
        via1_1x2       VIA12(2)               812	       5.43
        via1_1x2      VIA12H(3)              2505	       16.8
        via1_2x1       VIA12(2)              2416	       16.2
        via1_2x1      VIA12H(3)              8717	       58.3
 Default via for layer via1:                   3.36%
 Yield-optmized via for layer via1:            96.6%

        via2           VIA23(5)               350	       2.27
        via2_2x1       VIA23(5)              3394	         22
        via2_1x2       VIA23(5)             11692	       75.7
 Default via for layer via2:                   2.27%
 Yield-optmized via for layer via2:            97.7%

        via3           VIA34(6)                 2	     0.0973
        via3_1x2       VIA34(6)               170	       8.27
        via3_2x1       VIA34(6)              1883	       91.6
 Default via for layer via3:                   0.0973%
 Yield-optmized via for layer via3:            99.9%


 Double Via rate for all layers:           97.4%
  ==============================================
    Total Number of Contacts:    32443

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         10232.85 ( 7.41%)           134.51 ( 0.09%)
    metal2          1067.29 ( 0.77%)        109891.15 (77.34%)
    metal3        126760.38 (91.78%)           201.88 ( 0.14%)
    metal4            50.66 ( 0.04%)         31869.31 (22.43%)
  ==============================================================
    Total         138111.18                 142096.85
1
