<!DOCTYPE html>
<!--[if lte 8]><html class="pre-ie9" lang="en"><![endif]-->
<!--[if gte IE 9]><!-->
<html lang="en">
  <!--<![endif]-->

  <head>
    <script src="/js/edu_su_common.js"></script>
    <noscript>
      <style>
        html,
        body {
          margin: 0;
          overflow: hidden;
        }
      </style>
      <iframe src="/frame_noscript.html" style="width:100%;height:100vh;border:none;display:block"></iframe>
    </noscript>

    <title>Verify truth table of Half adder and Full adder in Proteus - CSU1051 - CSE 2026 - Shoolini University</title>
    <meta name="description" content="Know more about verification of half adder and full adder's truth table in data structure and algorithms. Tailored for the level from basic to computer science students.">

    <meta property="og:image" content="/logo.png">
    <meta property="og:type" content="article">

    <meta name="twitter:card" content="summary">
    <meta name="twitter:site" content="@divyamohan1993">
    <meta name="twitter:creator" content="@divyamohan1993">
    <meta name="twitter:image" content="/logo.png">

    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />

    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/katex.min.js" integrity="sha512-sHSNLECRJSK+BFs7E8DiFc6pf6n90bLI85Emiw1jhreduZhK3VXgq9l4kAt9eTIHYAcuQBKHL01QKs4/3Xgl8g==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.4/contrib/auto-render.min.js" integrity="sha512-iWiuBS5nt6r60fCz26Nd0Zqe0nbk1ZTIQbl3Kv7kYsX+yKMUFHzjaH2+AnM6vp2Xs+gNmaBAVWJjSmuPw76Efg==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
    <script>
      document.addEventListener("DOMContentLoaded", function () {
        renderMathInElement(document.body, {
          // customised options
          // • auto-render specific keys, e.g.:
          delimiters: [
            { left: '$$', right: '$$', display: true },
            { left: '$', right: '$', display: false },
            { left: '\\(', right: '\\)', display: false },
            { left: '\\[', right: '\\]', display: true }
          ],
          // • rendering keys, e.g.:
          throwOnError: false
        });
      });
    </script>
  </head>

  <body>

    <script>header_author("dm");</script>

    <main>
      <article>
        <h2 class="text-center">
          Verification of truth table of Half Adder and Full Adder in Proteus
        </h2>
      </article>

      <article>
        <h3>Half Adder</h3>
        <p><strong>Title:</strong> Verification of Truth Table of a Half Adder Circuit in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of a half adder circuit in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7486 XOR gate IC, 7408 AND gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add 7486 XOR gate IC and 7408 AND gate IC to the schematic.</li>
          <li>Connect the inputs of both the XOR and AND gates together to form the half adder circuit.</li>
          <li>Place the Logic State tool to provide inputs to the half adder circuit.</li>
          <li>Place the Logic Probe tool to observe the Sum and Carry outputs of the half adder circuit.</li>
          <li>Start the simulation and apply the input combinations "00", "01", "10", and "11".</li>
          <li>Observe the output values and compare them to the expected truth table for a half adder circuit.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of a half adder circuit in Proteus software.</p>
      </article>
      <article>
        <h3>Full Adder</h3>
        <p><strong>Title:</strong> Verification of Truth Table of a Full Adder Circuit in Proteus Software</p>
        <p><strong>Aim:</strong> To verify the truth table of a full adder circuit in Proteus software.</p>
        <p><strong>Requirements:</strong> Proteus software, 7486 XOR gate IC, 7408 AND gate IC, 7432 OR gate IC, Logic State and Logic Probe tools.</p>
        <h4>Procedure</h4>
        <ol>
          <li>Open Proteus software and create a new schematic.</li>
          <li>Add two 7486 XOR gate ICs, two 7408 AND gate ICs, and one 7432 OR gate IC to the schematic.</li>
          <li>Connect the components to form the full adder circuit (two half adders and an OR gate for the carry output).</li>
          <li>Place the Logic State tool to provide inputs (A, B, and Cin) to the full adder circuit.</li>
          <li>Place the Logic Probe tool to observe the Sum and Carry outputs of the full adder circuit.</li>
          <li>Start the simulation and apply the input combinations "000", "001", "010", "011", "100", "101", "110", and "111".</li>
          <li>Observe the output values and compare them to the expected truth table for a full adder circuit.</li>
        </ol>
        <p><strong>Conclusion:</strong> The observed results match the expected truth table, validating the functionality of a full adder circuit in Proteus software.</p>
      </article>
      <article>
        <p class="text-center"><strong>Want to know more? Carry on!</strong></p>
      </article>

      <article>
        <h3>1. Half Adder</h3>
        <p>A half adder is a combinational circuit that performs the addition of two single-bit binary numbers. It has two input bits (A and B) and produces two output bits: a Sum bit (S) and a Carry bit (C).</p>
      </article>
      <article>
        <h4>1.1 Half Adder Implementation</h4>
        <p>A half adder can be implemented using an XOR gate (IC 7486) and an AND gate (IC 7408).</p>
        <p>Sum (S) = A ⊕ B</p>
        <p>Carry (C) = A ⋅ B</p>
      </article>
      <article>
        <h4>1.2 Half Adder Applications</h4>
        <p>Half adders are used in various digital systems, such as digital signal processing and binary arithmetic operations, where simple addition of binary numbers is required. However, they are limited as they do not handle carry-in from a previous stage, making them unsuitable for multi-bit addition.</p>
      </article>
      <article>
        <h3>2. Full Adder</h3>
        <p>A full adder is an extension of the half adder as it can add three binary numbers (A, B, and a Carry-in Cin) and produces a Sum bit (S) and a Carry-out bit (Cout). Full adders are capable of handling carry-in from a previous stage, making them ideal for multi-bit addition operations.</p>
      </article>
      <article>
        <h4>2.1 Full Adder Implementation</h4>
        <p>A full adder can be implemented using two half adders and an OR gate (IC 7432).</p>
        <p>Step 1: Add A and B using the first half adder (HA1).</p>
        <p>Step 2: Add the Sum of HA1 (S1) and Carry-in (Cin) using the second half adder (HA2).</p>
        <p>Step 3: Combine the Carry-out of HA1 (C1) and HA2 (C2) using an OR gate.</p>
        <p>Sum (S) = S2</p>
        <p>Carry-out (Cout) = C1 ⋅ C2</p>
      </article>
      <article>
        <h4>2.2 Full Adder Applications</h4>
        <p>Full adders are widely used in digital systems, such as arithmetic logic units (ALUs), digital signal processing, and multi-bit addition operations in various computing devices. They can be chained together to form n-bit adders for larger binary numbers.</p>
      </article>
      <article>
        <h5>2.3 Advanced Concepts for computer science Students</h5>
        <p>In recent years, research has been conducted on optimizing full adder circuits using novel technologies, such as quantum computing and nanotechnology. These advancements aim to minimize power consumption, increase speed, and reduce the physical size of the circuits, which can significantly improve the performance of modern digital systems.</p>
      </article>
      <article>
        <h4>2.4 Full Adder Implementation in C++</h4>
        <pre><code class="language-cpp">//cpp code
#include &lt;iostream&gt;
using namespace std;

// Half Adder function
void half_adder(bool A, bool B, bool &Sum, bool &Carry) {
Sum = A ^ B;
Carry = A & B;
}

// Full Adder function
void full_adder(bool A, bool B, bool Cin, bool &Sum, bool &Cout) {
bool S1, C1, S2, C2;
half_adder(A, B, S1, C1);
half_adder(S1, Cin, S2, C2);
Sum = S2;
Cout = C1 | C2;
}

int main() {
bool A, B, Cin, Sum, Cout;
// Test the full adder with sample inputs
A = 1;
B = 0;
Cin = 1;
full_adder(A, B, Cin, Sum, Cout);

cout << "A: " << A << ", B: " << B << ", Cin: " << Cin << endl; cout << "Sum: " << Sum << ", Carry-out: " << Cout << endl; return 0;
}</code></pre>

      </article>


      <article>
        <h4>3. Truth Tables</h4>
        <p>The truth tables for half adder and full adder are shown below.</p>
      </article>
      <article>
        <h5>3.1 Half Adder Truth Table</h5>
        <table class="table table-striped">
          <thead>
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Sum (S)</th>
              <th>Carry (C)</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
          </tbody>
        </table>
      </article>
      <article>
        <h5>3.2 Full Adder Truth Table</h5>
        <table class="table table-striped">
          <thead>
            <tr>
              <th>A</th>
              <th>B</th>
              <th>Cin</th>
              <th>Sum (S)</th>
              <th>Carry-out (Cout)</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>0</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
            </tr>
            <tr>
              <td>1</td>
              <td>0</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>0</td>
              <td>1</td>
            </tr>
            <tr>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
            </tr>
          </tbody>
        </table>
      </article>
    </main>

    <script>copyright("all");</script>
  </body>

</html>