#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb 14 10:42:25 2022
# Process ID: 22256
# Current directory: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22908 C:\Users\rferr\Desktop\Vivado Projects\Four_Bit_RCA\Four_Bit_RCA.xpr
# Log file: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/vivado.log
# Journal file: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA\vivado.jou
# Running On: DESKTOP-HNEPMEK, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/rferr/Desktop/Vivado Projects/Lab1/tb_my_full_adder.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1412.582 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new
file mkdir {C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new}
close [ open {C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new/tb_nbit_RCA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new/tb_nbit_RCA.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Feb 14 11:13:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.runs/synth_1/runme.log
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 8
[Mon Feb 14 11:13:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_nbit_RCA'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_nbit_RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_nbit_RCA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new/tb_nbit_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_nbit_RCA'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_nbit_RCA_behav xil_defaultlib.tb_nbit_RCA -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_nbit_RCA_behav xil_defaultlib.tb_nbit_RCA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.n_bit_RCA [n_bit_rca_default]
Compiling architecture structural of entity xil_defaultlib.tb_nbit_rca
Built simulation snapshot tb_nbit_RCA_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_nbit_RCA_behav -key {Behavioral:sim_1:Functional:tb_nbit_RCA} -tclbatch {tb_nbit_RCA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_nbit_RCA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_nbit_RCA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1412.582 ; gain = 0.000
add_force {/tb_nbit_RCA/A} -radix dec {5 0ns}
add_force {/tb_nbit_RCA/B} -radix dec {-2 0ns}
add_force {/tb_nbit_RCA/Cin[0]} -radix dec {0 0ns}
run 10 us
set_property is_enabled true [get_files  {{C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sources_1/new/my_RCA.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sources_1/new/n_bit_RCA.vhd}}]
set_property is_enabled false [get_files  {{C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.srcs/sim_1/new/tb_nbit_RCA.vhd}}]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Feb 14 13:38:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Feb 14 13:39:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'my_RCA'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/rferr/Desktop/Vivado Projects/Four_Bit_RCA/Four_Bit_RCA.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 13:40:30 2022...
