# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/kccistc/Desktop/add4bit.v" \
"C:/Users/kccistc/Desktop/adder.v" \
"C:/Users/kccistc/Desktop/full_adder.v" \
"C:/Users/kccistc/Desktop/tb_add4bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
