 
****************************************
Report : area
Design : SVD
Version: G-2012.06
Date   : Sun May  6 13:08:51 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    CORE90GPSVT (File: /cell_libs/cmos090_50a/CORE90GPSVT_SNPS-AVT_2.1/SIGNOFF/bc_1.10V_m40C_wc_0.90V_105C/PT_LIB/CORE90GPSVT_NomLeak.db)
    CORE90GPHVT (File: /cell_libs/cmos090_50a/CORE90GPHVT_SNPS-AVT_2.1.a/SIGNOFF/bc_1.10V_m40C_wc_0.90V_105C/PT_LIB/CORE90GPHVT_NomLeak.db)

Number of ports:                          124
Number of nets:                           488
Number of cells:                          288
Number of combinational cells:            202
Number of sequential cells:                80
Number of macros:                           0
Number of buf/inv:                         42
Number of references:                      19

Combinational area:       67624.232881
Noncombinational area:    13434.624481
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          81058.857362
Total area:                 undefined
1
