###############################################################################
##      DISCLAIMER OF LIABILITY						     
##  									     
##    This file contains proprietary and confidential information of	     
##    Xilinx, Inc. ("Xilinx"), that is distributed under a license	     
##    from Xilinx, and may be used, copied and/or disclosed only	     
##    pursuant to the terms of a valid license agreement with Xilinx.	     
##    								     
##    XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION		     
##    ("MATERIALS") "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER	     
##    EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING WITHOUT		     
##    LIMITATION, ANY WARRANTY WITH RESPECT TO NONINFRINGEMENT,	     
##    MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. Xilinx	     
##    does not warrant that functions included in the Materials will	     
##    meet the requirements of Licensee, or that the operation of the	     
##    Materials will be uninterrupted or error-free, or that defects	     
##    in the Materials will be corrected. Furthermore, Xilinx does	     
##    not warrant or make any representations regarding use, or the	     
##    results of the use, of the Materials in terms of correctness,	     
##    accuracy, reliability or otherwise.				     
##    								     
##    Xilinx products are not designed or intended to be fail-safe,	     
##    or for use in any application requiring fail-safe performance,	     
##    such as life-support or safety devices or systems, Class III	     
##    medical devices, nuclear facilities, applications related to	     
##    the deployment of airbags, or any other applications that could	     
##    lead to death, personal injury or severe property or		     
##    environmental damage (individually and collectively, "critical	     
##    applications"). Customer assumes the sole risk and liability	     
##    of any use of Xilinx products in critical applications,		     
##    subject only to applicable laws and regulations governing	     
##    limitations on product liability.				     
##    								     
##    Copyright 2005, 2008, 2009 Xilinx, Inc.	                             
##    All rights reserved.						     
##    								     
##    This disclaimer and copyright notice must be retained as part	     
##    of this file at all times.					     
## 
## Last Modified: Feb 2010 by Ali Akbar Zarezadeh (akzare) to fit inside PICSY Hard ORB project
## (University of Potsdam, Computer Science Department)
###############################################################################
##
## hardorb_fpga_v3_01_a.pao
##
## Peripheral Analyze Order File
##
###############################################################################

lib proc_common_v3_00_a all
lib plbv46_slave_burst_v1_01_a all
lib hardorb_fpga_v3_01_a mac_pkg.vhd vhdl
lib hardorb_fpga_v3_01_a cntr5bit.vhd vhdl
lib hardorb_fpga_v3_01_a rx_statemachine.vhd vhdl
lib hardorb_fpga_v3_01_a rx_intrfce.vhd vhdl
lib hardorb_fpga_v3_01_a crcgenrx.vhd vhdl
lib hardorb_fpga_v3_01_a crcnibshiftreg.vhd vhdl
lib hardorb_fpga_v3_01_a receive.vhd vhdl
lib hardorb_fpga_v3_01_a crcgentx.vhd vhdl
lib hardorb_fpga_v3_01_a tx_intrfce.vhd vhdl
lib hardorb_fpga_v3_01_a tx_statemachine.vhd vhdl
lib hardorb_fpga_v3_01_a defer_state.vhd vhdl
lib hardorb_fpga_v3_01_a lfsr16.vhd vhdl
lib hardorb_fpga_v3_01_a bocntr.vhd vhdl
lib hardorb_fpga_v3_01_a deferral.vhd vhdl
lib hardorb_fpga_v3_01_a ram16x4.vhd vhdl
lib hardorb_fpga_v3_01_a macaddrram.vhd vhdl
lib hardorb_fpga_v3_01_a msh_cnt.vhd vhdl
lib hardorb_fpga_v3_01_a transmit.vhd vhdl
lib hardorb_fpga_v3_01_a emac.vhd vhdl
lib hardorb_fpga_v3_01_a emac_dpram.vhd vhdl
lib hardorb_fpga_v3_01_a mdio_if.vhd vhdl
lib hardorb_fpga_v3_01_a xps_ipif_ssp1.vhd vhdl
lib hardorb_fpga_v3_01_a xemac.vhd vhdl
lib hardorb_fpga_v3_01_a hardorb_fpga.vhd vhdl
lib hardorb_fpga_v3_01_a arp3.vhd vhdl
lib hardorb_fpga_v3_01_a arpsnd.vhd vhdl
lib hardorb_fpga_v3_01_a mem_tcp_data.vhd vhdl
lib hardorb_fpga_v3_01_a txorb_dpmem_v4.vhd vhdl
lib hardorb_fpga_v3_01_a dma_fifo_v4_rd_32.vhd vhdl
lib hardorb_fpga_v3_01_a dma_fifo_v4_wr_32.vhd vhdl
lib hardorb_fpga_v3_01_a icmp.vhd vhdl
lib hardorb_fpga_v3_01_a internet.vhd vhdl
lib hardorb_fpga_v3_01_a internetsnd.vhd vhdl
lib hardorb_fpga_v3_01_a orb_switch.vhd vhdl
lib hardorb_fpga_v3_01_a tcp_client.vhd vhdl
lib hardorb_fpga_v3_01_a tcp_server.vhd vhdl
lib hardorb_fpga_v3_01_a npi_eng.vhd vhdl
lib hardorb_fpga_v3_01_a fifo.vhd vhdl
lib hardorb_fpga_v3_01_a fifo_sync.vhd vhdl
lib hardorb_fpga_v3_01_a filter_inc_pack.vhd vhdl
lib hardorb_fpga_v3_01_a pattern_match.vhd vhdl
lib hardorb_fpga_v3_01_a icon.vhd vhdl
lib hardorb_fpga_v3_01_a ila.vhd vhdl
lib hardorb_fpga_v3_01_a automat0.vhd vhdl
lib hardorb_fpga_v3_01_a comp_vect0.vhd vhdl
lib hardorb_fpga_v3_01_a pattern_match_irc.vhd vhdl
lib hardorb_fpga_v3_01_a automat0_irc.vhd vhdl
lib hardorb_fpga_v3_01_a comp_vect0_irc.vhd vhdl
