$date
	Sun Oct 23 02:41:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#967419
b111 !
1"
#967422
b111 &
b111 %
1$
#967423
0"
#967426
b10110 &
b10110 %
#967430
b1011 &
b1011 %
#967434
b100010 &
b100010 %
#967438
b10001 &
b10001 %
#967442
b110100 &
b110100 %
#967446
b11010 &
b11010 %
#967450
b1101 &
b1101 %
#967454
b101000 &
b101000 %
#967458
b10100 &
b10100 %
#967462
b1010 &
b1010 %
#967466
b101 &
b101 %
#967470
b10000 &
b10000 %
#967474
b1000 &
b1000 %
#967478
b100 &
b100 %
#967482
b10 &
b10 %
#967486
b1 &
1#
b1 %
#967490
b0 &
b0 %
0#
0$
#1959352
b1011 !
1"
#1959354
b1011 &
b1011 %
1$
#1959355
0"
#1959358
b100010 &
b100010 %
#1959362
b10001 &
b10001 %
#1959366
b110100 &
b110100 %
#1959370
b11010 &
b11010 %
#1959374
b1101 &
b1101 %
#1959378
b101000 &
b101000 %
#1959382
b10100 &
b10100 %
#1959386
b1010 &
b1010 %
#1959390
b101 &
b101 %
#1959394
b10000 &
b10000 %
#1959398
b1000 &
b1000 %
#1959402
b100 &
b100 %
#1959406
b10 &
b10 %
#1959410
b1 &
b1 %
1#
#1959414
b0 &
0#
b0 %
0$
#2947450
b10000 &
b10000 %
1$
b10000 !
1"
#2947451
0"
#2947454
b1000 &
b1000 %
#2947458
b100 &
b100 %
#2947462
b10 &
b10 %
#2947466
b1 &
b1 %
1#
#2947470
b0 &
0#
b0 %
0$
#4500012
