-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\combinedTxRx_ExternalMode\CombinedT_ip_src_HDL_Opt_Complex_FIR.vhd
-- Created: 2018-02-01 13:20:09
-- 
-- Generated by MATLAB 9.3 and HDL Coder 3.11
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: CombinedT_ip_src_HDL_Opt_Complex_FIR
-- Source Path: combinedTxRx_ExternalMode/Combined TX and RX/Receiver HDL/Frame Recover/Barker Locate/HDL Opt Complex 
-- FI
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY CombinedT_ip_src_HDL_Opt_Complex_FIR IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In1_re                            :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        In1_im                            :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        validIn                           :   IN    std_logic;
        Out1_re                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- int16
        Out1_im                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- int16
        validOut                          :   OUT   std_logic
        );
END CombinedT_ip_src_HDL_Opt_Complex_FIR;


ARCHITECTURE rtl OF CombinedT_ip_src_HDL_Opt_Complex_FIR IS

  -- Component Declarations
  COMPONENT CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(14 DOWNTO 0);  -- sfix15
          dataOut_im                      :   OUT   std_logic_vector(14 DOWNTO 0);  -- sfix15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized1
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(14 DOWNTO 0);  -- sfix15
          dataOut_im                      :   OUT   std_logic_vector(14 DOWNTO 0);  -- sfix15
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized
    USE ENTITY work.CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized(rtl);

  FOR ALL : CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized1
    USE ENTITY work.CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized1(rtl);

  -- Signals
  SIGNAL Discrete_FIR_Filter_HDL_Optimized_out1_re : std_logic_vector(14 DOWNTO 0);  -- ufix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized_out1_im : std_logic_vector(14 DOWNTO 0);  -- ufix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized_out2 : std_logic;
  SIGNAL Discrete_FIR_Filter_HDL_Optimized_out1_re_signed : signed(14 DOWNTO 0);  -- sfix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized_out1_im_signed : signed(14 DOWNTO 0);  -- sfix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized1_out1_re : std_logic_vector(14 DOWNTO 0);  -- ufix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized1_out1_im : std_logic_vector(14 DOWNTO 0);  -- ufix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized1_out2 : std_logic;
  SIGNAL Discrete_FIR_Filter_HDL_Optimized1_out1_re_signed : signed(14 DOWNTO 0);  -- sfix15
  SIGNAL Discrete_FIR_Filter_HDL_Optimized1_out1_im_signed : signed(14 DOWNTO 0);  -- sfix15
  SIGNAL Add_out1_re                      : signed(15 DOWNTO 0);  -- int16
  SIGNAL Add_out1_im                      : signed(15 DOWNTO 0);  -- int16
  SIGNAL Logical_Operator_out1            : std_logic;

BEGIN
  u_Discrete_FIR_Filter_HDL_Optimized : CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => In1_re,  -- int16
              dataIn_im => In1_im,  -- int16
              validIn => validIn,
              dataOut_re => Discrete_FIR_Filter_HDL_Optimized_out1_re,  -- sfix15
              dataOut_im => Discrete_FIR_Filter_HDL_Optimized_out1_im,  -- sfix15
              validOut => Discrete_FIR_Filter_HDL_Optimized_out2
              );

  u_Discrete_FIR_Filter_HDL_Optimized1 : CombinedT_ip_src_Discrete_FIR_Filter_HDL_Optimized1
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => In1_re,  -- int16
              dataIn_im => In1_im,  -- int16
              validIn => validIn,
              dataOut_re => Discrete_FIR_Filter_HDL_Optimized1_out1_re,  -- sfix15
              dataOut_im => Discrete_FIR_Filter_HDL_Optimized1_out1_im,  -- sfix15
              validOut => Discrete_FIR_Filter_HDL_Optimized1_out2
              );

  Discrete_FIR_Filter_HDL_Optimized_out1_re_signed <= signed(Discrete_FIR_Filter_HDL_Optimized_out1_re);

  Discrete_FIR_Filter_HDL_Optimized_out1_im_signed <= signed(Discrete_FIR_Filter_HDL_Optimized_out1_im);

  Discrete_FIR_Filter_HDL_Optimized1_out1_re_signed <= signed(Discrete_FIR_Filter_HDL_Optimized1_out1_re);

  Discrete_FIR_Filter_HDL_Optimized1_out1_im_signed <= signed(Discrete_FIR_Filter_HDL_Optimized1_out1_im);

  Add_out1_re <= resize(Discrete_FIR_Filter_HDL_Optimized_out1_re_signed, 16) + resize(Discrete_FIR_Filter_HDL_Optimized1_out1_re_signed, 16);
  Add_out1_im <= resize(Discrete_FIR_Filter_HDL_Optimized_out1_im_signed, 16) + resize(Discrete_FIR_Filter_HDL_Optimized1_out1_im_signed, 16);

  Out1_re <= std_logic_vector(Add_out1_re);

  Out1_im <= std_logic_vector(Add_out1_im);

  Logical_Operator_out1 <= Discrete_FIR_Filter_HDL_Optimized_out2 AND Discrete_FIR_Filter_HDL_Optimized1_out2;

  validOut <= Logical_Operator_out1;

END rtl;

