// Seed: 2913452448
module module_0 (
    output logic id_0,
    input  tri0  id_1,
    output logic id_2
);
  always @(posedge -1 or posedge -1'b0)
    for (id_2 = 1 * 1; id_1 != id_1; id_2 = id_1)
      id_0 = 1 == $clog2(5);
  ;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    inout supply1 id_7,
    output uwire id_8,
    output tri1 id_9
);
  always @(id_4 == (id_1) or posedge id_3) begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  wire id_11;
  struct packed {id_12 id_13;} id_14, id_15;
endmodule
